(pcb P:\ISA_IO\VIDEO\HARDWARE\video.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "9.0.2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  213230 -34613.1  213541 -34647.6  213846 -34720.2  214139 -34829.9
            214417 -34974.8  214674 -35152.9  214908 -35361.5  215114 -35597.2
            215290 -35856.6  215432 -36135.6  215539 -36430.1  215609 -36735.4
            215640 -37047.1  215639 -37203.7  215639 -136264  215636 -136429
            215594 -136757  215510 -137077  215385 -137383  215220 -137670
            215020 -137934  214788 -138169  214526 -138371  214241 -138538
            213936 -138667  213617 -138754  213289 -138800  213124 -138804
            192804 -138791  192779 -145865  192776 -145948  192733 -146109
            192650 -146253  192532 -146371  192388 -146454  192227 -146497
            192144 -146500  112024 -146508  111941 -146505  111780 -146462
            111636 -146379  111518 -146261  111435 -146117  111392 -145956
            111389 -145873  111372 -138727  106546 -138727  41554.4 -138760
            41400.9 -138758  41096.1 -138721  40798.1 -138647  40511 -138539
            40239.2 -138396  39986.5 -138221  39756.7 -138018  39553.1 -137788
            39378.7 -137535  39236.1 -137264  39127.2 -136977  39053.7 -136678
            39016.7 -136374  39014.4 -136220  38939.1 -43238.2  38941.3 -43088.6
            38979.6 -42792.1  39055.9 -42502.9  39169 -42226  39316.8 -41966.1
            39497 -41727.4  39706.5 -41514.1  39941.9 -41329.5  40199.1 -41177
            40473.8 -41058.9  40761.5 -40977.3  41057.4 -40933.6  41206.8 -40928.7
            79303.1 -40850.7  79468.3 -40846.6  79795.4 -40800.6  80113.8 -40712.6
            80418 -40583.8  80703 -40416.7  80963.7 -40213.9  81195.9 -39978.9
            81395.6 -39715.7  81559.3 -39428.8  81684.4 -39123  81768.6 -38803.6
            81810.6 -38475.9  81812.8 -38310.7  81823.7 -37225.7  81826.3 -37061.7
            81868.6 -36736.3  81952.5 -36419.2  82076.7 -36115.6  82239.1 -35830.5
            82436.9 -35568.8  82666.9 -35334.8  82925.1 -35132.5  83207.4 -34965.2
            83508.8 -34835.8  83824.5 -34746.4  84149 -34698.5  84313 -34693.1
            213073 -34612.9  213230 -34613.1)
    )
    (keepout "" (polygon signal 0  213450 -52630  215150 -52630  215150 -50830  213450 -50830
            213450 -52630))
    (keepout "" (polygon signal 0  213450 -44130  215150 -44130  215150 -42330  213450 -42330
            213450 -44130))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200)
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Custom:RPi_Pico_SMD_TH_DDW
      (place U36 64270.000000 -66830.000000 front 0.000000 (PN Pico))
    )
    (component Custom:STD_DDW_DIP20
      (place U6 165436.000000 -98786.000000 front 0.000000 (PN 74LS245))
      (place U5 99306.000000 -85176.000000 front 0.000000 (PN 74LS244))
      (place U4 99146.000000 -116756.000000 front 0.000000 (PN 74LS244))
      (place U9 97946.000000 -53776.000000 front 0.000000 (PN 74LS688))
      (place U7 125986.000000 -53646.000000 front 0.000000 (PN 74LS688))
      (place U32 67139.333000 -116956.000000 front 0.000000 (PN 74LVC245))
      (place U34 51136.000000 -117386.000000 front 0.000000 (PN 74LVC245))
      (place U20 185706.000000 -53656.000000 front 0.000000 (PN 74LS374))
      (place U18 139246.000000 -99336.000000 front 0.000000 (PN 74LS244))
      (place U19 118878.000000 -98872.000000 front 0.000000 (PN 74LS374))
      (place U33 83142.667000 -116826.000000 front 0.000000 (PN 74LVC245))
    )
    (component Custom:STD_DDW_DIP14
      (place U2 152136.000000 -95006.000000 front 0.000000 (PN 74LS32))
      (place U3 198256.000000 -114626.000000 front 0.000000 (PN 74LS08))
      (place P3 185486.000000 -80686.000000 front 0.000000 (PN "1 MHz CLK"))
    )
    (component Custom:STD_DDW_DIP28_SKINNY
      (place U40 184980.000000 -112780.000000 front 0.000000 (PN "SRAM-32K"))
    )
    (component Custom:STD_DDW_DIP28
      (place U16 160336.000000 -58832.000000 front 0.000000 (PN 6581))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place U1 84984.000000 -70670.000000 front 0.000000 (PN "LP2950-3.3_TO92"))
    )
    (component Custom:STD_DDW_PCAP
      (place C39 174933.000000 -51847.000000 front 0.000000 (PN 10uf))
      (place C14 43173.000000 -133407.000000 front 0.000000 (PN 10µF))
      (place C43 175060.000000 -61360.000000 front 0.000000 (PN 10uf))
      (place C13 206502.000000 -132842.000000 front 0.000000 (PN 10µF))
      (place C50 175797.900000 -72047.000000 front 0.000000 (PN 0.47uf))
      (place C38 174883.000000 -42627.000000 front 0.000000 (PN 0.22uf))
    )
    (component Custom:STD_DDW_CAP
      (place C4 150204.000000 -110246.000000 front 0.000000 (PN 0.1µF))
      (place C45 174034.000000 -81956.000000 front 0.000000 (PN 470pf))
      (place C3 119380.000000 -79700.000000 front 0.000000 (PN 0.1µF))
      (place C37 85874.000000 -42606.000000 front 0.000000 (PN "0.1 uF"))
      (place C7 139414.000000 -57226.000000 front 0.000000 (PN 0.1µF))
      (place C10 91064.000000 -101076.000000 front 0.000000 (PN 0.1µF))
      (place C12 197544.000000 -129456.000000 front 0.000000 (PN 0.1µF))
      (place C6 173734.000000 -129216.000000 front 0.000000 (PN 0.1µF))
      (place C44 139310.000000 -77300.000000 front 0.000000 (PN 470pf))
      (place C1 75214.000000 -100866.000000 front 0.000000 (PN 0.1µF))
      (place C8 147404.000000 -81296.000000 front 0.000000 (PN 0.1µF))
      (place C2 45494.000000 -100326.000000 front 0.000000 (PN 0.1µF))
      (place C5 129032.000000 -109982.000000 front 0.000000 (PN 0.1µF))
      (place C9 165694.000000 -116526.000000 front 0.000000 (PN 0.1µF))
      (place C11 59304.000000 -100796.000000 front 0.000000 (PN 0.1µF))
    )
    (component Custom:STD_DDW_RESISTOR
      (place R22 197906.000000 -67400.000000 front 0.000000 (PN 2K))
      (place R23 197906.000000 -71450.000000 front 0.000000 (PN 510))
      (place R3 197906.000000 -55250.000000 front 0.000000 (PN 1KΩ))
      (place R26 197906.000000 -83600.000000 front 0.000000 (PN 510))
      (place R27 197906.000000 -87650.000000 front 0.000000 (PN 1K))
      (place R25 197906.000000 -79550.000000 front 0.000000 (PN 2K))
      (place R24 197906.000000 -75500.000000 front 0.000000 (PN 1K))
      (place R1 197906.000000 -51200.000000 front 0.000000 (PN 1KΩ))
      (place R31 197906.000000 -99800.000000 front 0.000000 (PN 47))
      (place R28 197906.000000 -91700.000000 front 0.000000 (PN 2K))
      (place R29 197906.000000 -95750.000000 front 0.000000 (PN 47))
      (place R4 197906.000000 -59300.000000 front 0.000000 (PN 510))
      (place R5 197906.000000 -63350.000000 front 0.000000 (PN 1K))
    )
    (component Custom:STD_DDW_SIP9
      (place RR1 108438.000000 -66748.000000 front -90.000000 (PN 10KΩ))
    )
    (component Custom:STD_DDW_VGA
      (place J11 201330.000000 -77907.000000 front 90.000000 (PN DE15_Receptacle_HighDensity))
    )
    (component Custom:BUSEDGE_XT
      (place J6 150592.600000 -132025.200000 front 0.000000 (PN Bus_ISA_8bit_CUSTOM))
    )
    (component Custom:STD_DDW_CAP::1
      (place C42 148350.000000 -43990.000000 front -90.000000 (PN 2200pf))
      (place C46 148400.000000 -51700.000000 front -90.000000 (PN 2200pf))
    )
    (component Resistor_THT:R_Array_SIP6
      (place RN1 44390.000000 -88570.000000 front 90.000000 (PN 10K))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x03
      (place JP3 139700.000000 -68190.000000 front 0.000000 (PN "SID CS"))
    )
    (component Custom:STD_DDW_SIP9::1
      (place RN2 129092.000000 -82682.000000 front 90.000000 (PN 4.7k))
    )
    (component Custom:STD_DDW_DIP10
      (place SW2 111820.000000 -39016.000000 front 0.000000 (PN "Memory Window"))
      (place SW1 139150.000000 -39386.000000 front 0.000000 (PN BaseAddress))
    )
    (component "Custom:CUI_RCJ-047"
      (place J24 215150.000000 -47480.000000 front 0.000000 (PN "SID OUT"))
    )
  )
  (library
    (image Custom:RPi_Pico_SMD_TH_DDW
      (outline (path signal 120  -10500 25500  -10500 25200))
      (outline (path signal 120  -10500 25500  10500 25500))
      (outline (path signal 120  -10500 23100  -10500 22700))
      (outline (path signal 120  -10500 22833  -7493 22833))
      (outline (path signal 120  -10500 20500  -10500 20100))
      (outline (path signal 120  -10500 18000  -10500 17600))
      (outline (path signal 120  -10500 15400  -10500 15000))
      (outline (path signal 120  -10500 12900  -10500 12500))
      (outline (path signal 120  -10500 10400  -10500 10000))
      (outline (path signal 120  -10500 7800  -10500 7400))
      (outline (path signal 120  -10500 5300  -10500 4900))
      (outline (path signal 120  -10500 2700  -10500 2300))
      (outline (path signal 120  -10500 200  -10500 -200))
      (outline (path signal 120  -10500 -2300  -10500 -2700))
      (outline (path signal 120  -10500 -4900  -10500 -5300))
      (outline (path signal 120  -10500 -7400  -10500 -7800))
      (outline (path signal 120  -10500 -10000  -10500 -10400))
      (outline (path signal 120  -10500 -12500  -10500 -12900))
      (outline (path signal 120  -10500 -15100  -10500 -15500))
      (outline (path signal 120  -10500 -17600  -10500 -18000))
      (outline (path signal 120  -10500 -20100  -10500 -20500))
      (outline (path signal 120  -10500 -22700  -10500 -23100))
      (outline (path signal 120  -7493 22833  -7493 25500))
      (outline (path signal 120  -3700 -25500  -10500 -25500))
      (outline (path signal 120  -1500 -25500  -1100 -25500))
      (outline (path signal 120  1100 -25500  1500 -25500))
      (outline (path signal 120  10500 25500  10500 25200))
      (outline (path signal 120  10500 23100  10500 22700))
      (outline (path signal 120  10500 20500  10500 20100))
      (outline (path signal 120  10500 18000  10500 17600))
      (outline (path signal 120  10500 15400  10500 15000))
      (outline (path signal 120  10500 12900  10500 12500))
      (outline (path signal 120  10500 10400  10500 10000))
      (outline (path signal 120  10500 7800  10500 7400))
      (outline (path signal 120  10500 5300  10500 4900))
      (outline (path signal 120  10500 2700  10500 2300))
      (outline (path signal 120  10500 200  10500 -200))
      (outline (path signal 120  10500 -2300  10500 -2700))
      (outline (path signal 120  10500 -4900  10500 -5300))
      (outline (path signal 120  10500 -7400  10500 -7800))
      (outline (path signal 120  10500 -10000  10500 -10400))
      (outline (path signal 120  10500 -12500  10500 -12900))
      (outline (path signal 120  10500 -15100  10500 -15500))
      (outline (path signal 120  10500 -17600  10500 -18000))
      (outline (path signal 120  10500 -20100  10500 -20500))
      (outline (path signal 120  10500 -22700  10500 -23100))
      (outline (path signal 120  10500 -25500  3700 -25500))
      (outline (path signal 120  -11000 26000  11000 26000))
      (outline (path signal 120  -11000 -26000  -11000 26000))
      (outline (path signal 120  11000 26000  11000 -26000))
      (outline (path signal 120  11000 -26000  -11000 -26000))
      (outline (path signal 120  -10500 25500  10500 25500))
      (outline (path signal 120  -10500 24200  -9200 25500))
      (outline (path signal 120  -10500 -25500  -10500 25500))
      (outline (path signal 120  10500 25500  10500 -25500))
      (outline (path signal 120  10500 -25500  -10500 -25500))
      (pin Oval[A]Pad_1800.000000x1800.000000_um @1 -2725 24000)
      (pin Oval[A]Pad_1500.000000x1500.000000_um @2 -2425 20970)
      (pin Oval[A]Pad_1500.000000x1500.000000_um @3 2425 20970)
      (pin Oval[A]Pad_1800.000000x1800.000000_um @4 2725 24000)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 1 -8890 24130)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 1@1 -8890 24130)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 -8890 21590)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 2@1 -8890 21590)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 3 -8890 19050)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 3@1 -8890 19050)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 4 -8890 16510)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 4@1 -8890 16510)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 5 -8890 13970)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 5@1 -8890 13970)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 6 -8890 11430)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 6@1 -8890 11430)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 7 -8890 8890)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 7@1 -8890 8890)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 8 -8890 6350)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 8@1 -8890 6350)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 9 -8890 3810)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 9@1 -8890 3810)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 10 -8890 1270)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 10@1 -8890 1270)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 11 -8890 -1270)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 11@1 -8890 -1270)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 12 -8890 -3810)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 12@1 -8890 -3810)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 13 -8890 -6350)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 13@1 -8890 -6350)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 14 -8890 -8890)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 14@1 -8890 -8890)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 15 -8890 -11430)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 15@1 -8890 -11430)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 16 -8890 -13970)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 16@1 -8890 -13970)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 17 -8890 -16510)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 17@1 -8890 -16510)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 18 -8890 -19050)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 18@1 -8890 -19050)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 19 -8890 -21590)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 19@1 -8890 -21590)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 20 -8890 -24130)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" 20@1 -8890 -24130)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 21 8890 -24130)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 21@1 8890 -24130)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 22 8890 -21590)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 22@1 8890 -21590)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 23 8890 -19050)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 23@1 8890 -19050)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 24 8890 -16510)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 24@1 8890 -16510)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 25 8890 -13970)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 25@1 8890 -13970)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 26 8890 -11430)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 26@1 8890 -11430)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 27 8890 -8890)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 27@1 8890 -8890)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 28 8890 -6350)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 28@1 8890 -6350)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 29 8890 -3810)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 29@1 8890 -3810)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 30 8890 -1270)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 30@1 8890 -1270)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 31 8890 1270)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 31@1 8890 1270)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 32 8890 3810)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 32@1 8890 3810)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 33 8890 6350)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 33@1 8890 6350)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 34 8890 8890)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 34@1 8890 8890)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 35 8890 11430)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 35@1 8890 11430)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 36 8890 13970)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 36@1 8890 13970)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 37 8890 16510)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 37@1 8890 16510)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 38 8890 19050)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 38@1 8890 19050)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 39 8890 21590)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 39@1 8890 21590)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 40 8890 24130)
      (pin Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um 40@1 8890 24130)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 41 -2540 -23900)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" (rotate 90) 41@1 -2540 -23900)
      (pin Rect[A]Pad_1700.000000x1700.000000_um 42 0 -23900)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" (rotate 90) 42@1 0 -23900)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 43 2540 -23900)
      (pin "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um" (rotate 90) 43@1 2540 -23900)
    )
    (image Custom:STD_DDW_DIP20
      (outline (path signal 120  -5256 12886  -5256 -12754))
      (outline (path signal 120  -5256 -12754  5244 -12754))
      (outline (path signal 120  -2256 12826  -2256 -12694))
      (outline (path signal 120  -2256 -12694  2244 -12694))
      (outline (path signal 120  -1006 12826  -2256 12826))
      (outline (path signal 120  2244 12826  994 12826))
      (outline (path signal 120  2244 -12694  2244 12826))
      (outline (path signal 120  5244 12886  -5256 12886))
      (outline (path signal 120  5244 -12754  5244 12886))
      (outline (path signal 0  -950.567 12849  -950.567 12826  -946 12826  -927.938 12642.6
            -874.447 12466.3  -787.581 12303.8  -670.68 12161.3  -528.236 12044.4
            -365.722 11957.6  -189.385 11904.1  -6 11886  177.385 11904.1
            353.722 11957.6  516.236 12044.4  658.68 12161.3  775.581 12303.8
            862.447 12466.3  915.938 12642.6  934 12826  938.567 12826  938.567 12849
            971.039 12881.4  1016.96 12881.4  1049.43 12849  1049.43 12826
            1054 12826  1035.95 12631.2  982.421 12443.1  895.23 12268  777.349 12111.9
            632.793 11980.1  466.483 11877.1  284.083 11806.5  91.804 11770.5
            -103.804 11770.5  -296.083 11806.5  -478.483 11877.1  -644.793 11980.1
            -789.349 12111.9  -907.23 12268  -994.421 12443.1  -1047.95 12631.2
            -1066 12826  -1061.43 12826  -1061.43 12849  -1028.96 12881.4
            -983.039 12881.4))
      (outline (path signal 50  -5366 13096  -5366 -12954))
      (outline (path signal 50  -5366 -12954  5334 -12954))
      (outline (path signal 50  5334 13096  -5366 13096))
      (outline (path signal 50  5334 -12954  5334 13096))
      (outline (path signal 100  -5086 12826  -5086 -12694))
      (outline (path signal 100  -5086 -12694  5074 -12694))
      (outline (path signal 100  -3181 11766  -2181 12766))
      (outline (path signal 100  -3181 -12634  -3181 11766))
      (outline (path signal 100  -2181 12766  3169 12766))
      (outline (path signal 100  3169 12766  3169 -12634))
      (outline (path signal 100  3169 -12634  -3181 -12634))
      (outline (path signal 100  5074 12826  -5086 12826))
      (outline (path signal 100  5074 -12694  5074 12826))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3816 11496)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3816 8956)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3816 6416)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3816 3876)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3816 1336)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -3816 -1204)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -3816 -3744)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -3816 -6284)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 -3816 -8824)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 -3816 -11364)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 3804 -11364)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 3804 -8824)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 3804 -6284)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 3804 -3744)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 3804 -1204)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 3804 1336)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 17 3804 3876)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 18 3804 6416)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 19 3804 8956)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 20 3804 11496)
    )
    (image Custom:STD_DDW_DIP14
      (outline (path signal 120  -5256 9096  -5256 -8924))
      (outline (path signal 120  -5256 -8924  5244 -8924))
      (outline (path signal 120  -2256 9036  -2256 -8864))
      (outline (path signal 120  -2256 -8864  2244 -8864))
      (outline (path signal 120  -1006 9036  -2256 9036))
      (outline (path signal 120  2244 9036  994 9036))
      (outline (path signal 120  2244 -8864  2244 9036))
      (outline (path signal 120  5244 9096  -5256 9096))
      (outline (path signal 120  5244 -8924  5244 9096))
      (outline (path signal 0  -950.567 9058.96  -950.567 9036  -946 9036  -927.938 8852.61
            -874.447 8676.28  -787.581 8513.76  -670.68 8371.32  -528.236 8254.42
            -365.722 8167.55  -189.385 8114.06  -6 8096  177.385 8114.06
            353.722 8167.55  516.236 8254.42  658.68 8371.32  775.581 8513.76
            862.447 8676.28  915.938 8852.61  934 9036  938.567 9036  938.567 9058.96
            971.039 9091.43  1016.96 9091.43  1049.43 9058.96  1049.43 9036
            1054 9036  1035.95 8841.23  982.421 8653.08  895.23 8477.98
            777.349 8321.88  632.793 8190.1  466.483 8087.13  284.083 8016.47
            91.804 7980.52  -103.804 7980.52  -296.083 8016.47  -478.483 8087.13
            -644.793 8190.1  -789.349 8321.88  -907.23 8477.98  -994.421 8653.08
            -1047.95 8841.23  -1066 9036  -1061.43 9036  -1061.43 9058.96
            -1028.96 9091.43  -983.039 9091.43))
      (outline (path signal 50  -5366 9306  -5366 -9144))
      (outline (path signal 50  -5366 -9144  5334 -9144))
      (outline (path signal 50  5334 9306  -5366 9306))
      (outline (path signal 50  5334 -9144  5334 9306))
      (outline (path signal 100  -5086 9036  -5086 -8864))
      (outline (path signal 100  -5086 -8864  5074 -8864))
      (outline (path signal 100  -3181 7976  -2181 8976))
      (outline (path signal 100  -3181 -8804  -3181 7976))
      (outline (path signal 100  -2181 8976  3169 8976))
      (outline (path signal 100  3169 8976  3169 -8804))
      (outline (path signal 100  3169 -8804  -3181 -8804))
      (outline (path signal 100  5074 9036  -5086 9036))
      (outline (path signal 100  5074 -8864  5074 9036))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3816 7706)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3816 5166)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3816 2626)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3816 86)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3816 -2454)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -3816 -4994)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -3816 -7534)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 3804 -7534)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 3804 -4994)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 3804 -2454)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 3804 86)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 3804 2626)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 3804 5166)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 3804 7706)
    )
    (image Custom:STD_DDW_DIP28_SKINNY
      (outline (path signal 120  -5250 17900  -5250 -17900))
      (outline (path signal 120  -5250 -17900  5250 -17900))
      (outline (path signal 120  -2250 17840  -2250 -17840))
      (outline (path signal 120  -2250 -17840  2250 -17840))
      (outline (path signal 120  -1000 17840  -2250 17840))
      (outline (path signal 120  2250 17840  1000 17840))
      (outline (path signal 120  2250 -17840  2250 17840))
      (outline (path signal 120  5250 17900  -5250 17900))
      (outline (path signal 120  5250 -17900  5250 17900))
      (outline (path signal 0  -944.567 17863  -944.567 17840  -940 17840  -921.938 17656.6
            -868.447 17480.3  -781.581 17317.8  -664.68 17175.3  -522.236 17058.4
            -359.722 16971.6  -183.385 16918.1  0 16900  183.385 16918.1
            359.722 16971.6  522.236 17058.4  664.68 17175.3  781.581 17317.8
            868.447 17480.3  921.938 17656.6  940 17840  944.567 17840  944.567 17863
            977.039 17895.4  1022.96 17895.4  1055.43 17863  1055.43 17840
            1060 17840  1041.95 17645.2  988.421 17457.1  901.23 17282  783.349 17125.9
            638.793 16994.1  472.483 16891.1  290.083 16820.5  97.804 16784.5
            -97.804 16784.5  -290.083 16820.5  -472.483 16891.1  -638.793 16994.1
            -783.349 17125.9  -901.23 17282  -988.421 17457.1  -1041.95 17645.2
            -1060 17840  -1055.43 17840  -1055.43 17863  -1022.96 17895.4
            -977.039 17895.4))
      (outline (path signal 50  -5360 18110  -5360 -18140))
      (outline (path signal 50  -5360 -18140  5340 -18140))
      (outline (path signal 50  5340 18110  -5360 18110))
      (outline (path signal 50  5340 -18140  5340 18110))
      (outline (path signal 100  -5080 17840  -5080 -17840))
      (outline (path signal 100  -5080 -17840  5080 -17840))
      (outline (path signal 100  -3175 16780  -2175 17780))
      (outline (path signal 100  -3175 -17780  -3175 16780))
      (outline (path signal 100  -2175 17780  3175 17780))
      (outline (path signal 100  3175 17780  3175 -17780))
      (outline (path signal 100  3175 -17780  -3175 -17780))
      (outline (path signal 100  5080 17840  -5080 17840))
      (outline (path signal 100  5080 -17840  5080 17840))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3810 16510)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3810 13970)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3810 11430)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3810 8890)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3810 6350)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -3810 3810)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -3810 1270)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -3810 -1270)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 -3810 -3810)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 -3810 -6350)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 -3810 -8890)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 -3810 -11430)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 -3810 -13970)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 -3810 -16510)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 3810 -16510)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 3810 -13970)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 17 3810 -11430)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 18 3810 -8890)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 19 3810 -6350)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 20 3810 -3810)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 21 3810 -1270)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 22 3810 1270)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 23 3810 3810)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 24 3810 6350)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 25 3810 8890)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 26 3810 11430)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 27 3810 13970)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 28 3810 16510)
    )
    (image Custom:STD_DDW_DIP28
      (outline (path signal 120  -9096 17752  -9096 -18048))
      (outline (path signal 120  -9096 -18048  9024 -18048))
      (outline (path signal 120  -6096 17692  -6096 -17988))
      (outline (path signal 120  -6096 -17988  6024 -17988))
      (outline (path signal 120  -1036 17692  -6096 17692))
      (outline (path signal 120  6024 17692  964 17692))
      (outline (path signal 120  6024 -17988  6024 17692))
      (outline (path signal 120  9024 17752  -9096 17752))
      (outline (path signal 120  9024 -18048  9024 17752))
      (outline (path signal 0  -980.567 17715  -980.567 17692  -976 17692  -957.938 17508.6
            -904.447 17332.3  -817.581 17169.8  -700.68 17027.3  -558.236 16910.4
            -395.722 16823.6  -219.385 16770.1  -36 16752  147.385 16770.1
            323.722 16823.6  486.236 16910.4  628.68 17027.3  745.581 17169.8
            832.447 17332.3  885.938 17508.6  904 17692  908.567 17692  908.567 17715
            941.039 17747.4  986.961 17747.4  1019.43 17715  1019.43 17692
            1024 17692  1005.95 17497.2  952.421 17309.1  865.23 17134  747.349 16977.9
            602.793 16846.1  436.483 16743.1  254.083 16672.5  61.804 16636.5
            -133.804 16636.5  -326.083 16672.5  -508.483 16743.1  -674.793 16846.1
            -819.349 16977.9  -937.23 17134  -1024.42 17309.1  -1077.95 17497.2
            -1096 17692  -1091.43 17692  -1091.43 17715  -1058.96 17747.4
            -1013.04 17747.4))
      (outline (path signal 50  -9206 17962  -9206 -18288))
      (outline (path signal 50  -9206 -18288  9144 -18288))
      (outline (path signal 50  9144 17962  -9206 17962))
      (outline (path signal 50  9144 -18288  9144 17962))
      (outline (path signal 100  -8926 17692  -8926 -17988))
      (outline (path signal 100  -8926 -17988  8854 -17988))
      (outline (path signal 100  -7401 16632  -6401 17632))
      (outline (path signal 100  -7401 -17928  -7401 16632))
      (outline (path signal 100  -6401 17632  7329 17632))
      (outline (path signal 100  7329 17632  7329 -17928))
      (outline (path signal 100  7329 -17928  -7401 -17928))
      (outline (path signal 100  8854 17692  -8926 17692))
      (outline (path signal 100  8854 -17988  8854 17692))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -7656 16362)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -7656 13822)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -7656 11282)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -7656 8742)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -7656 6202)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 -7656 3662)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 -7656 1122)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 -7656 -1418)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 -7656 -3958)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 -7656 -6498)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 -7656 -9038)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 -7656 -11578)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 -7656 -14118)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 -7656 -16658)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 7584 -16658)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 7584 -14118)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 17 7584 -11578)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 18 7584 -9038)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 19 7584 -6498)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 20 7584 -3958)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 21 7584 -1418)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 22 7584 1122)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 23 7584 3662)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 24 7584 6202)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 25 7584 8742)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 26 7584 11282)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 27 7584 13822)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 28 7584 16362)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 0  1270 2655.43  1292.96 2655.43  1325.43 2622.96  1325.43 2577.04
            1292.96 2544.57  1270 2544.57  1270 2540  971.455 2522.39  677.049 2469.82
            390.862 2383.01  116.864 2263.16  -141.149 2111.93  -379.599 1931.43
            -595.18 1724.15  -784.904 1492.97  -946.141 1241.1  -1076.65 972.016
            -1174.64 689.459  -1238.73 397.344  -1268.04 99.72  -1262.17 -199.286
            -1221.2 -495.53  -1145.68 -784.903  -1036.68 -1063.4  -895.707 -1327.15
            -724.706 -1572.5  -526.052 -1796.05  -529.281 -1799.28  -513.045 -1815.52
            -513.045 -1861.44  -545.517 -1893.91  -591.439 -1893.91  -607.675 -1877.67
            -610.905 -1880.9  -818.944 -1646.79  -998.024 -1389.85  -1145.66 -1113.63
            -1259.81 -821.986  -1338.89 -518.94  -1381.8 -208.701  -1387.95 104.431
            -1357.25 416.116  -1290.13 722.032  -1187.52 1017.94  -1050.84 1299.73
            -881.986 1563.51  -683.299 1805.61  -457.532 2022.68  -207.817 2211.71
            62.385 2370.08  349.328 2495.59  649.035 2586.51  957.35 2641.56
            1270 2660))
      (outline (path signal 0  1582.65 2641.56  1890.96 2586.5  2190.67 2495.59  2477.61 2370.08
            2747.82 2211.71  2997.53 2022.68  3223.3 1805.61  3421.99 1563.51
            3590.84 1299.73  3727.52 1017.94  3830.13 722.032  3897.25 416.116
            3927.95 104.431  3921.8 -208.701  3878.89 -518.94  3799.81 -821.985
            3685.66 -1113.63  3538.02 -1389.85  3358.94 -1646.79  3150.9 -1880.9
            3147.68 -1877.67  3131.44 -1893.91  3085.52 -1893.91  3053.05 -1861.44
            3053.05 -1815.52  3069.28 -1799.28  3066.05 -1796.05  3264.7 -1572.5
            3435.71 -1327.15  3576.68 -1063.4  3685.68 -784.903  3761.2 -495.529
            3802.17 -199.286  3808.04 99.72  3778.73 397.344  3714.64 689.459
            3616.65 972.016  3486.14 1241.1  3324.9 1492.97  3135.18 1724.15
            2919.6 1931.43  2681.15 2111.93  2423.14 2263.16  2149.14 2383.01
            1862.95 2469.82  1568.55 2522.39  1270 2540  1270 2544.57  1247.04 2544.57
            1214.57 2577.04  1214.57 2622.96  1247.04 2655.43  1270 2655.43
            1270 2660))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 0  1270 2526.19  1289.13 2526.19  1316.19 2499.13  1316.19 2460.87
            1289.13 2433.81  1270 2433.81  1270 2430  969.427 2411.34  673.47 2355.64
            386.676 2263.77  113.448 2137.12  -142.017 1977.65  -375.794 1787.81
            -584.294 1570.51  -764.315 1329.08  -913.09 1067.25  -1028.34 789.02
            -1108.28 498.673  -1151.7 200.668  -1157.92 -100.42  -1126.86 -399.965
            -1058.98 -693.367  -955.329 -976.12  -817.501 -1243.88  -647.611 -1492.54
            -448.269 -1718.27  -450.961 -1720.96  -437.431 -1734.49  -437.431 -1772.76
            -464.491 -1799.82  -502.759 -1799.82  -516.289 -1786.29  -518.98 -1788.98
            -716.852 -1566.31  -887.18 -1321.92  -1027.6 -1059.21  -1136.17 -781.813
            -1211.39 -493.579  -1252.2 -198.502  -1258.05 99.327  -1228.85 395.779
            -1165.01 686.744  -1067.41 968.189  -937.415 1236.21  -776.813 1487.1
            -587.836 1717.37  -373.104 1923.83  -135.593 2103.62  121.404 2254.25
            394.324 2373.62  679.383 2460.1  972.63 2512.46  1270 2530))
      (outline (path signal 0  1567.37 2512.46  1860.62 2460.1  2145.68 2373.62  2418.6 2254.25
            2675.59 2103.62  2913.1 1923.83  3127.84 1717.37  3316.81 1487.1
            3477.41 1236.21  3607.41 968.189  3705.01 686.744  3768.85 395.779
            3798.05 99.327  3792.2 -198.502  3751.39 -493.579  3676.17 -781.813
            3567.6 -1059.21  3427.18 -1321.92  3256.85 -1566.31  3058.98 -1788.98
            3056.29 -1786.29  3042.76 -1799.82  3004.49 -1799.82  2977.43 -1772.76
            2977.43 -1734.49  2990.96 -1720.96  2988.27 -1718.27  3187.61 -1492.54
            3357.5 -1243.88  3495.33 -976.12  3598.98 -693.367  3666.86 -399.965
            3697.92 -100.42  3691.7 200.668  3648.28 498.673  3568.34 789.02
            3453.09 1067.25  3304.32 1329.08  3124.29 1570.51  2915.79 1787.81
            2682.02 1977.65  2426.55 2137.12  2153.32 2263.77  1866.53 2355.64
            1570.57 2411.34  1270 2430  1270 2433.81  1250.87 2433.81  1223.81 2460.87
            1223.81 2499.13  1250.87 2526.19  1270 2526.19  1270 2530))
      (pin Rect[A]Pad_1050.000000x1500.000000_um 1 0 0)
      (pin Oval[A]Pad_1050.000000x1500.000000_um 2 1270 0)
      (pin Oval[A]Pad_1050.000000x1500.000000_um 3 2540 0)
    )
    (image Custom:STD_DDW_PCAP
      (outline (path signal 120  -2907.78 1482  -2407.78 1482))
      (outline (path signal 120  -2657.78 1732  -2657.78 1232))
      (outline (path signal 120  -103 2587  -103 -2573))
      (outline (path signal 120  -63 2587  -63 -2573))
      (outline (path signal 120  -23 2586  -23 -2572))
      (outline (path signal 120  17 2585  17 -2571))
      (outline (path signal 120  57 2583  57 -2569))
      (outline (path signal 120  97 2580  97 -2566))
      (outline (path signal 120  137 2576  137 1047))
      (outline (path signal 120  137 -1033  137 -2562))
      (outline (path signal 120  177 2572  177 1047))
      (outline (path signal 120  177 -1033  177 -2558))
      (outline (path signal 120  217 2568  217 1047))
      (outline (path signal 120  217 -1033  217 -2554))
      (outline (path signal 120  257 2563  257 1047))
      (outline (path signal 120  257 -1033  257 -2549))
      (outline (path signal 120  297 2557  297 1047))
      (outline (path signal 120  297 -1033  297 -2543))
      (outline (path signal 120  337 2550  337 1047))
      (outline (path signal 120  337 -1033  337 -2536))
      (outline (path signal 120  377 2543  377 1047))
      (outline (path signal 120  377 -1033  377 -2529))
      (outline (path signal 120  417 2535  417 1047))
      (outline (path signal 120  417 -1033  417 -2521))
      (outline (path signal 120  457 2527  457 1047))
      (outline (path signal 120  457 -1033  457 -2513))
      (outline (path signal 120  497 2518  497 1047))
      (outline (path signal 120  497 -1033  497 -2504))
      (outline (path signal 120  537 2508  537 1047))
      (outline (path signal 120  537 -1033  537 -2494))
      (outline (path signal 120  577 2498  577 1047))
      (outline (path signal 120  577 -1033  577 -2484))
      (outline (path signal 120  618 2487  618 1047))
      (outline (path signal 120  618 -1033  618 -2473))
      (outline (path signal 120  658 2475  658 1047))
      (outline (path signal 120  658 -1033  658 -2461))
      (outline (path signal 120  698 2462  698 1047))
      (outline (path signal 120  698 -1033  698 -2448))
      (outline (path signal 120  738 2449  738 1047))
      (outline (path signal 120  738 -1033  738 -2435))
      (outline (path signal 120  778 2435  778 1047))
      (outline (path signal 120  778 -1033  778 -2421))
      (outline (path signal 120  818 2421  818 1047))
      (outline (path signal 120  818 -1033  818 -2407))
      (outline (path signal 120  858 2405  858 1047))
      (outline (path signal 120  858 -1033  858 -2391))
      (outline (path signal 120  898 2389  898 1047))
      (outline (path signal 120  898 -1033  898 -2375))
      (outline (path signal 120  938 2372  938 1047))
      (outline (path signal 120  938 -1033  938 -2358))
      (outline (path signal 120  978 2355  978 1047))
      (outline (path signal 120  978 -1033  978 -2341))
      (outline (path signal 120  1018 2336  1018 1047))
      (outline (path signal 120  1018 -1033  1018 -2322))
      (outline (path signal 120  1058 2317  1058 1047))
      (outline (path signal 120  1058 -1033  1058 -2303))
      (outline (path signal 120  1098 2297  1098 1047))
      (outline (path signal 120  1098 -1033  1098 -2283))
      (outline (path signal 120  1138 2275  1138 1047))
      (outline (path signal 120  1138 -1033  1138 -2261))
      (outline (path signal 120  1178 2254  1178 1047))
      (outline (path signal 120  1178 -1033  1178 -2240))
      (outline (path signal 120  1218 2231  1218 1047))
      (outline (path signal 120  1218 -1033  1218 -2217))
      (outline (path signal 120  1258 2207  1258 1047))
      (outline (path signal 120  1258 -1033  1258 -2193))
      (outline (path signal 120  1298 2182  1298 1047))
      (outline (path signal 120  1298 -1033  1298 -2168))
      (outline (path signal 120  1338 2156  1338 1047))
      (outline (path signal 120  1338 -1033  1338 -2142))
      (outline (path signal 120  1378 2129  1378 1047))
      (outline (path signal 120  1378 -1033  1378 -2115))
      (outline (path signal 120  1418 2102  1418 1047))
      (outline (path signal 120  1418 -1033  1418 -2088))
      (outline (path signal 120  1458 2072  1458 1047))
      (outline (path signal 120  1458 -1033  1458 -2058))
      (outline (path signal 120  1498 2042  1498 1047))
      (outline (path signal 120  1498 -1033  1498 -2028))
      (outline (path signal 120  1538 2011  1538 1047))
      (outline (path signal 120  1538 -1033  1538 -1997))
      (outline (path signal 120  1578 1978  1578 1047))
      (outline (path signal 120  1578 -1033  1578 -1964))
      (outline (path signal 120  1618 1944  1618 1047))
      (outline (path signal 120  1618 -1033  1618 -1930))
      (outline (path signal 120  1658 1908  1658 1047))
      (outline (path signal 120  1658 -1033  1658 -1894))
      (outline (path signal 120  1698 1871  1698 1047))
      (outline (path signal 120  1698 -1033  1698 -1857))
      (outline (path signal 120  1738 1833  1738 1047))
      (outline (path signal 120  1738 -1033  1738 -1819))
      (outline (path signal 120  1778 1792  1778 1047))
      (outline (path signal 120  1778 -1033  1778 -1778))
      (outline (path signal 120  1818 1750  1818 1047))
      (outline (path signal 120  1818 -1033  1818 -1736))
      (outline (path signal 120  1858 1706  1858 1047))
      (outline (path signal 120  1858 -1033  1858 -1692))
      (outline (path signal 120  1898 1660  1898 1047))
      (outline (path signal 120  1898 -1033  1898 -1646))
      (outline (path signal 120  1938 1612  1938 1047))
      (outline (path signal 120  1938 -1033  1938 -1598))
      (outline (path signal 120  1978 1561  1978 1047))
      (outline (path signal 120  1978 -1033  1978 -1547))
      (outline (path signal 120  2018 1507  2018 1047))
      (outline (path signal 120  2018 -1033  2018 -1493))
      (outline (path signal 120  2058 1450  2058 1047))
      (outline (path signal 120  2058 -1033  2058 -1436))
      (outline (path signal 120  2098 1390  2098 1047))
      (outline (path signal 120  2098 -1033  2098 -1376))
      (outline (path signal 120  2138 1326  2138 1047))
      (outline (path signal 120  2138 -1033  2138 -1312))
      (outline (path signal 120  2178 1258  2178 1047))
      (outline (path signal 120  2178 -1033  2178 -1244))
      (outline (path signal 120  2218 1185  2218 -1171))
      (outline (path signal 120  2258 1105  2258 -1091))
      (outline (path signal 120  2298 1018  2298 -1004))
      (outline (path signal 120  2338 922  2338 -908))
      (outline (path signal 120  2378 812  2378 -798))
      (outline (path signal 120  2418 684  2418 -670))
      (outline (path signal 120  2458 525  2458 -511))
      (outline (path signal 120  2498 291  2498 -277))
      (outline (path signal 120  2517 7  2497.9 -308.806  2440.87 -620.007  2346.74 -922.065
            2216.89 -1210.58  2053.22 -1481.33  1858.1 -1730.38  1634.38 -1954.1
            1385.33 -2149.22  1114.58 -2312.89  826.065 -2442.74  524.007 -2536.87
            212.806 -2593.9  -103 -2613  -418.806 -2593.9  -730.007 -2536.87
            -1032.07 -2442.74  -1320.58 -2312.89  -1591.33 -2149.22  -1840.38 -1954.1
            -2064.1 -1730.38  -2259.22 -1481.33  -2422.89 -1210.58  -2552.74 -922.065
            -2646.87 -620.007  -2703.9 -308.806  -2723 7  -2703.9 322.806
            -2646.87 634.007  -2552.74 936.065  -2422.89 1224.58  -2259.22 1495.33
            -2064.1 1744.38  -1840.38 1968.1  -1591.33 2163.22  -1320.58 2326.89
            -1032.07 2456.74  -730.007 2550.87  -418.806 2607.9  -103 2627
            212.806 2607.9  524.007 2550.87  826.065 2456.74  1114.58 2326.89
            1385.33 2163.22  1634.38 1968.1  1858.1 1744.38  2053.22 1495.33
            2216.89 1224.58  2346.74 936.065  2440.87 634.007  2497.9 322.806
            2517 7))
      (outline (path signal 50  2647 7  2627.7 -318.251  2570.06 -638.937  2474.9 -950.554
            2343.56 -1248.73  2177.87 -1529.28  1980.16 -1788.26  1753.2 -2022.04
            1500.19 -2227.34  1224.68 -2401.27  930.526 -2541.4  621.865 -2645.75
            303.028 -2712.86  -21.508 -2741.79  -347.189 -2732.14  -669.441 -2684.03
            -983.742 -2598.15  -1285.68 -2475.69  -1571.01 -2318.39  -1835.74 -2128.44
            -2076.14 -1908.52  -2288.85 -1661.7  -2470.87 -1391.46  -2619.65 -1101.59
            -2733.1 -796.156  -2809.63 -479.448  -2848.17 -155.912  -2848.17 169.912
            -2809.63 493.448  -2733.1 810.156  -2619.65 1115.59  -2470.87 1405.46
            -2288.85 1675.7  -2076.14 1922.52  -1835.74 2142.44  -1571.01 2332.39
            -1285.68 2489.69  -983.742 2612.15  -669.441 2698.03  -347.189 2746.14
            -21.508 2755.79  303.028 2726.86  621.865 2659.75  930.526 2555.4
            1224.68 2415.27  1500.19 2241.34  1753.2 2036.04  1980.16 1802.26
            2177.87 1543.28  2343.56 1262.73  2474.9 964.554  2570.06 652.937
            2627.7 332.251  2647 7))
      (outline (path signal 100  -2236.61 1094.5  -1736.61 1094.5))
      (outline (path signal 100  -1986.61 1344.5  -1986.61 844.5))
      (outline (path signal 100  2397 7  2378.05 -300.221  2321.49 -602.784  2228.18 -896.104
            2099.53 -1175.73  1937.49 -1437.43  1744.52 -1677.24  1523.55 -1891.51
            1277.91 -2077.01  1011.35 -2230.91  727.887 -2350.89  431.833 -2435.12
            127.671 -2482.34  -179.988 -2491.81  -486.479 -2463.41  -787.157 -2397.56
            -1077.46 -2295.26  -1353 -2158.06  -1609.59 -1988.04  -1843.34 -1787.78
            -2050.7 -1560.31  -2228.54 -1309.08  -2374.16 -1037.9  -2485.36 -750.882
            -2560.43 -452.374  -2598.26 -146.902  -2598.26 160.902  -2560.43 466.374
            -2485.36 764.882  -2374.16 1051.9  -2228.54 1323.08  -2050.7 1574.31
            -1843.34 1801.78  -1609.59 2002.04  -1353 2172.06  -1077.46 2309.26
            -787.157 2411.56  -486.479 2477.41  -179.988 2505.81  127.671 2496.34
            431.833 2449.12  727.887 2364.89  1011.35 2244.91  1277.91 2091.01
            1523.55 1905.51  1744.52 1691.24  1937.49 1451.43  2099.53 1189.73
            2228.18 910.104  2321.49 616.784  2378.05 314.221  2397 7))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 -1353 7)
      (pin Round[A]Pad_1600.000000_um 2 1147 7)
    )
    (image Custom:STD_DDW_CAP
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  2506 -1274  2506 1226))
      (pin Round[A]Pad_1600.000000_um 1 -2494 -24)
      (pin Round[A]Pad_1600.000000_um 2 2506 -24)
    )
    (image Custom:STD_DDW_RESISTOR
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3844 230  3184 230))
      (pin Round[A]Pad_1600.000000_um 1 -3776 230)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 3844 230)
    )
    (image Custom:STD_DDW_SIP9
      (outline (path signal 120  -11298 -1528  11902 -1528))
      (outline (path signal 120  11902 -1528  11902 1272))
      (outline (path signal 120  -11298 1272  -11298 -1528))
      (outline (path signal 120  -8588 1272  -8588 -1528))
      (outline (path signal 120  11902 1272  -11298 1272))
      (outline (path signal 50  -11558 -1778  12192 -1778))
      (outline (path signal 50  12192 -1778  12192 1522))
      (outline (path signal 50  -11558 1522  -11558 -1778))
      (outline (path signal 50  12192 1522  -11558 1522))
      (outline (path signal 100  -11148 -1378  11752 -1378))
      (outline (path signal 100  11752 -1378  11752 1122))
      (outline (path signal 100  -11148 1122  -11148 -1378))
      (outline (path signal 100  -8588 1122  -8588 -1378))
      (outline (path signal 100  11752 1122  -11148 1122))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 -9858 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 -7318 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 3 -4778 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 4 -2238 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 5 302 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 6 2842 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 7 5382 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 8 7922 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 9 10462 -128)
    )
    (image Custom:STD_DDW_VGA
      (outline (path signal 120  4602 -3855.66  4352 -4288.68))
      (outline (path signal 120  4102 -3855.66  4602 -3855.66))
      (outline (path signal 120  4352 -4288.68  4102 -3855.66))
      (outline (path signal 120  15522 -4750  15522 -13350))
      (outline (path signal 120  -15448 -4750  15522 -4750))
      (outline (path signal 120  -15448 -13350  -15448 -4750))
      (outline (path signal 50  16002 -4270  -15898 -4270))
      (outline (path signal 50  -15898 -4270  -15898 -20320))
      (outline (path signal 50  16002 -20320  16002 -4270))
      (outline (path signal 50  -15898 -20320  16002 -20320))
      (outline (path signal 100  15462 -4810  -15388 -4810))
      (outline (path signal 100  -15388 -4810  -15388 -13410))
      (outline (path signal 100  15462 -13410  15462 -4810))
      (outline (path signal 100  15462 -13410  -15388 -13410))
      (outline (path signal 100  14137 -13410  14137 -8470))
      (outline (path signal 100  10937 -13410  10937 -8470))
      (outline (path signal 100  -10863 -13410  -10863 -8470))
      (outline (path signal 100  -14063 -13410  -14063 -8470))
      (outline (path signal 100  -15388 -13410  15462 -13410))
      (outline (path signal 100  -15388 -13410  -15388 -13810))
      (outline (path signal 100  15462 -13810  15462 -13410))
      (outline (path signal 100  15037 -13810  10037 -13810))
      (outline (path signal 100  10037 -13810  10037 -18810))
      (outline (path signal 100  8187 -13810  -8113 -13810))
      (outline (path signal 100  -8113 -13810  -8113 -19810))
      (outline (path signal 100  -9963 -13810  -14963 -13810))
      (outline (path signal 100  -14963 -13810  -14963 -18810))
      (outline (path signal 100  -15388 -13810  15462 -13810))
      (outline (path signal 100  15037 -18810  15037 -13810))
      (outline (path signal 100  10037 -18810  15037 -18810))
      (outline (path signal 100  -9963 -18810  -9963 -13810))
      (outline (path signal 100  -14963 -18810  -9963 -18810))
      (outline (path signal 100  8187 -19810  8187 -13810))
      (outline (path signal 100  -8113 -19810  8187 -19810))
      (outline (path signal 0  14183.2 -8470  14183.2 -8489.13  14156.1 -8516.19  14117.9 -8516.19
            14090.8 -8489.13  14090.8 -8470  14087 -8470  14069.7 -8238.98
            14018.1 -8013.13  13933.5 -7797.48  13817.7 -7596.85  13673.2 -7415.73
            13503.4 -7258.16  13312 -7127.66  13103.3 -7027.15  12881.9 -6958.86
            12652.8 -6924.33  12421.2 -6924.33  12192.1 -6958.86  11970.7 -7027.15
            11762 -7127.66  11570.6 -7258.16  11400.8 -7415.73  11256.3 -7596.85
            11140.5 -7797.48  11055.9 -8013.13  11004.3 -8238.98  10987 -8470
            10983.2 -8470  10983.2 -8489.13  10956.1 -8516.19  10917.9 -8516.19
            10890.8 -8489.13  10890.8 -8470  10887 -8470  10905.4 -8224.08
            10960.3 -7983.65  11050.4 -7754.09  11173.7 -7540.52  11327.5 -7347.72
            11508.2 -7179.98  11712 -7041.06  11934.2 -6934.06  12169.8 -6861.37
            12413.7 -6824.61  12660.3 -6824.61  12904.2 -6861.37  13139.8 -6934.06
            13362 -7041.06  13565.8 -7179.98  13746.5 -7347.72  13900.3 -7540.52
            14023.6 -7754.09  14113.7 -7983.65  14168.6 -8224.08  14187 -8470))
      (outline (path signal 0  -10816.8 -8470  -10816.8 -8489.13  -10843.9 -8516.19  -10882.1 -8516.19
            -10909.2 -8489.13  -10909.2 -8470  -10913 -8470  -10930.3 -8238.98
            -10981.9 -8013.13  -11066.5 -7797.48  -11182.3 -7596.85  -11326.8 -7415.73
            -11496.6 -7258.16  -11688 -7127.66  -11896.7 -7027.15  -12118.1 -6958.86
            -12347.2 -6924.33  -12578.8 -6924.33  -12807.9 -6958.86  -13029.3 -7027.15
            -13238 -7127.66  -13429.4 -7258.16  -13599.2 -7415.73  -13743.7 -7596.85
            -13859.5 -7797.48  -13944.1 -8013.13  -13995.7 -8238.98  -14013 -8470
            -14016.8 -8470  -14016.8 -8489.13  -14043.9 -8516.19  -14082.1 -8516.19
            -14109.2 -8489.13  -14109.2 -8470  -14113 -8470  -14094.6 -8224.08
            -14039.7 -7983.65  -13949.6 -7754.09  -13826.3 -7540.52  -13672.5 -7347.72
            -13491.8 -7179.98  -13288 -7041.06  -13065.8 -6934.06  -12830.2 -6861.37
            -12586.3 -6824.61  -12339.7 -6824.61  -12095.8 -6861.37  -11860.2 -6934.06
            -11638 -7041.06  -11434.2 -7179.98  -11253.5 -7347.72  -11099.7 -7540.52
            -10976.4 -7754.09  -10886.3 -7983.65  -10831.4 -8224.08  -10813 -8470))
      (pin Round[A]Pad_4000.000000_um 0 -12463 -8470)
      (pin Round[A]Pad_4000.000000_um 0@1 12537 -8470)
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 4352 -6420)
      (pin Round[A]Pad_1600.000000_um 2 2062 -6420)
      (pin Round[A]Pad_1600.000000_um 3 -228 -6420)
      (pin Round[A]Pad_1600.000000_um 4 -2518 -6420)
      (pin Round[A]Pad_1600.000000_um 5 -4808 -6420)
      (pin Round[A]Pad_1600.000000_um 6 5497 -8400)
      (pin Round[A]Pad_1600.000000_um 7 3207 -8400)
      (pin Round[A]Pad_1600.000000_um 8 917 -8400)
      (pin Round[A]Pad_1600.000000_um 9 -1373 -8400)
      (pin Round[A]Pad_1600.000000_um 10 -3663 -8400)
      (pin Round[A]Pad_1600.000000_um 11 4352 -10380)
      (pin Round[A]Pad_1600.000000_um 12 2062 -10380)
      (pin Round[A]Pad_1600.000000_um 13 -228 -10380)
      (pin Round[A]Pad_1600.000000_um 14 -2518 -10380)
      (pin Round[A]Pad_1600.000000_um 15 -4808 -10380)
    )
    (image Custom:BUSEDGE_XT
      (outline (path signal 120  -39172 -5334  -39172 -14268))
      (outline (path signal 120  42228 -5318  42628 -5318))
      (outline (path signal 120  42228 -14268  42228 -5318))
      (outline (path signal 50  -39370 -5088  -39370 -14224))
      (outline (path signal 50  -39370 -5088  42418 -5088))
      (outline (path signal 50  42418 -14478  -39370 -14224))
      (outline (path signal 50  42418 -14478  42418 -5088))
      (outline (path signal 100  -39116 -5334  42168 -5338))
      (outline (path signal 100  -39112 -14228  -39116 -5334))
      (outline (path signal 100  42168 -5338  42168 -14228))
      (outline (path signal 100  42168 -14228  -39112 -14228))
      (pin Rect[B]Pad_1780.000000x7620.000000_um 1 39628 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 2 37088 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 3 34548 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 4 32008 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 5 29468 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 6 26928 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 7 24388 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 8 21848 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 9 19308 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 10 16768 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 11 14228 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 12 11688 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 13 9148 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 14 6608 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 15 4068 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 16 1528 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 17 -1012 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 18 -3552 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 19 -6092 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 20 -8632 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 21 -11172 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 22 -13712 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 23 -16252 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 24 -18792 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 25 -21332 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 26 -23872 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 27 -26412 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 28 -28952 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 29 -31492 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 30 -34032 -10418)
      (pin Rect[B]Pad_1780.000000x7620.000000_um 31 -36572 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 32 39628 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 33 37088 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 34 34548 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 35 32008 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 36 29468 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 37 26928 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 38 24388 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 39 21848 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 40 19308 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 41 16768 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 42 14228 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 43 11688 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 44 9148 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 45 6608 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 46 4068 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 47 1528 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 48 -1012 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 49 -3552 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 50 -6092 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 51 -8632 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 52 -11172 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 53 -13712 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 54 -16252 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 55 -18792 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 56 -21332 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 57 -23872 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 58 -26412 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 59 -28952 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 60 -31492 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 61 -34032 -10418)
      (pin Rect[T]Pad_1780.000000x7620.000000_um 62 -36572 -10418)
    )
    (image Custom:STD_DDW_CAP::1
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (pin Round[A]Pad_1600.000000_um 1 -2494 -24)
      (pin Round[A]Pad_1600.000000_um 2 2506 -24)
    )
    (image Resistor_THT:R_Array_SIP6
      (outline (path signal 120  14050 1310  -1350 1310))
      (outline (path signal 120  1270 1310  1270 -1310))
      (outline (path signal 120  -1350 1310  -1350 -1310))
      (outline (path signal 120  14050 -1310  14050 1310))
      (outline (path signal 120  -1350 -1310  14050 -1310))
      (outline (path signal 50  14300 1560  -1600 1560))
      (outline (path signal 50  -1600 1560  -1600 -1560))
      (outline (path signal 50  14300 -1560  14300 1560))
      (outline (path signal 50  -1600 -1560  14300 -1560))
      (outline (path signal 100  13990 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  13990 -1250  13990 1250))
      (outline (path signal 100  -1290 -1250  13990 -1250))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 0 0)
      (pin Round[A]Pad_1600.000000_um 2 2540 0)
      (pin Round[A]Pad_1600.000000_um 3 5080 0)
      (pin Round[A]Pad_1600.000000_um 4 7620 0)
      (pin Round[A]Pad_1600.000000_um 5 10160 0)
      (pin Round[A]Pad_1600.000000_um 6 12700 0)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x03
      (outline (path signal 120  -1352 3862  -22 3862))
      (outline (path signal 120  -1352 2532  -1352 3862))
      (outline (path signal 120  -1352 1262  -1352 -3878))
      (outline (path signal 120  -1352 1262  1308 1262))
      (outline (path signal 120  -1352 -3878  1308 -3878))
      (outline (path signal 120  1308 1262  1308 -3878))
      (outline (path signal 50  -1822 4332  -1822 -4318))
      (outline (path signal 50  -1822 -4318  1778 -4318))
      (outline (path signal 50  1778 4332  -1822 4332))
      (outline (path signal 50  1778 -4318  1778 4332))
      (outline (path signal 100  -1292 3167  -657 3802))
      (outline (path signal 100  -1292 -3818  -1292 3167))
      (outline (path signal 100  -657 3802  1248 3802))
      (outline (path signal 100  1248 3802  1248 -3818))
      (outline (path signal 100  1248 -3818  -1292 -3818))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 -22 2532)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 2 -22 -8)
      (pin Oval[A]Pad_1700.000000x1700.000000_um 3 -22 -2548)
    )
    (image Custom:STD_DDW_SIP9::1
      (outline (path signal 120  11902 1272  -11298 1272))
      (outline (path signal 120  -8588 1272  -8588 -1528))
      (outline (path signal 120  -11298 1272  -11298 -1528))
      (outline (path signal 120  11902 -1528  11902 1272))
      (outline (path signal 120  -11298 -1528  11902 -1528))
      (outline (path signal 50  12192 1522  -11558 1522))
      (outline (path signal 50  -11558 1522  -11558 -1778))
      (outline (path signal 50  12192 -1778  12192 1522))
      (outline (path signal 50  -11558 -1778  12192 -1778))
      (outline (path signal 100  11752 1122  -11148 1122))
      (outline (path signal 100  -8588 1122  -8588 -1378))
      (outline (path signal 100  -11148 1122  -11148 -1378))
      (outline (path signal 100  11752 -1378  11752 1122))
      (outline (path signal 100  -11148 -1378  11752 -1378))
      (pin Rect[A]Pad_1600.000000x1600.000000_um 1 -9858 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 2 -7318 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 3 -4778 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 4 -2238 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 5 302 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 6 2842 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 7 5382 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 8 7922 -128)
      (pin Oval[A]Pad_1600.000000x1600.000000_um 9 10462 -128)
    )
    (image Custom:STD_DDW_DIP10
      (outline (path signal 120  -4970 -1734  -4970 -14674))
      (outline (path signal 120  -4970 -14674  5530 -14674))
      (outline (path signal 120  -1970 -1794  -1970 -14614))
      (outline (path signal 120  -1970 -14614  2530 -14614))
      (outline (path signal 120  -720 -1794  -1970 -1794))
      (outline (path signal 120  2530 -1794  1280 -1794))
      (outline (path signal 120  2530 -14614  2530 -1794))
      (outline (path signal 120  5530 -1734  -4970 -1734))
      (outline (path signal 120  5530 -14674  5530 -1734))
      (outline (path signal 0  -664.567 -1771.04  -664.567 -1794  -660 -1794  -641.938 -1977.38
            -588.447 -2153.72  -501.581 -2316.24  -384.68 -2458.68  -242.236 -2575.58
            -79.722 -2662.45  96.615 -2715.94  280 -2734  463.385 -2715.94
            639.722 -2662.45  802.236 -2575.58  944.68 -2458.68  1061.58 -2316.24
            1148.45 -2153.72  1201.94 -1977.38  1220 -1794  1224.57 -1794
            1224.57 -1771.04  1257.04 -1738.57  1302.96 -1738.57  1335.43 -1771.04
            1335.43 -1794  1340 -1794  1321.95 -1988.77  1268.42 -2176.92
            1181.23 -2352.02  1063.35 -2508.12  918.793 -2639.9  752.483 -2742.87
            570.083 -2813.53  377.804 -2849.48  182.196 -2849.48  -10.083 -2813.53
            -192.483 -2742.87  -358.793 -2639.9  -503.349 -2508.12  -621.23 -2352.02
            -708.421 -2176.92  -761.951 -1988.77  -780 -1794  -775.433 -1794
            -775.433 -1771.04  -742.961 -1738.57  -697.039 -1738.57))
      (outline (path signal 50  -5080 -1524  -5080 -14874))
      (outline (path signal 50  -5080 -14874  5620 -14874))
      (outline (path signal 50  5620 -1524  -5080 -1524))
      (outline (path signal 50  5620 -14874  5620 -1524))
      (outline (path signal 100  -4800 -1794  -4800 -14614))
      (outline (path signal 100  -4800 -14614  5360 -14614))
      (outline (path signal 100  -2895 -2854  -1895 -1854))
      (outline (path signal 100  -2895 -14554  -2895 -2854))
      (outline (path signal 100  -1895 -1854  3455 -1854))
      (outline (path signal 100  3455 -1854  3455 -14554))
      (outline (path signal 100  3455 -14554  -2895 -14554))
      (outline (path signal 100  5360 -1794  -4800 -1794))
      (outline (path signal 100  5360 -14614  5360 -1794))
      (pin Rect[A]Pad_2400.000000x1600.000000_um 1 -3530 -3124)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 -3530 -5664)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 -3530 -8204)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 -3530 -10744)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 -3530 -13284)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 4090 -13284)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 4090 -10744)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 4090 -8204)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 4090 -5664)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 4090 -3124)
    )
    (image "Custom:CUI_RCJ-047"
      (outline (path signal 127  -10000 5000  -2000 5000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 127  -10000 -5000  -2000 -5000))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -9600 1000  -9600 2000))
      (outline (path signal 127  -9600 -2000  -9600 -1000))
      (outline (path signal 127  0 -3000  0 3000))
      (outline (path signal 127  250 4150  8890 4150))
      (outline (path signal 127  9110 -4150  250 -4150))
      (outline (path signal 127  9500 3540  9500 -3760))
      (outline (path signal 0  9039.87 4196.61  9182.22 4146.8  9309.92 4066.56  9416.56 3959.92
            9496.8 3832.22  9546.61 3689.87  9563.5 3540  9558.67 3540  9558.67 3515.7
            9524.3 3481.33  9475.7 3481.33  9441.33 3515.7  9441.33 3540
            9436.5 3540  9422.8 3661.61  9382.38 3777.12  9317.27 3880.74
            9230.74 3967.27  9127.12 4032.38  9011.61 4072.8  8890 4086.5
            8890 4091.33  8865.7 4091.33  8831.33 4125.7  8831.33 4174.3
            8865.7 4208.67  8890 4208.67  8890 4213.5))
      (outline (path signal 0  9558.67 -3735.7  9558.67 -3760  9563.5 -3760  9548.05 -3877.37
            9502.74 -3986.75  9430.67 -4080.67  9336.75 -4152.74  9227.37 -4198.05
            9110 -4213.5  9110 -4208.67  9085.7 -4208.67  9051.33 -4174.3
            9051.33 -4125.7  9085.7 -4091.33  9110 -4091.33  9110 -4086.5
            9210.89 -4070.52  9301.91 -4024.14  9374.14 -3951.91  9420.52 -3860.89
            9436.5 -3760  9441.33 -3760  9441.33 -3735.7  9475.7 -3701.33
            9524.3 -3701.33))
      (outline (path signal 200  -3890 -5513  -3905.88 -5567.06  -3948.46 -5603.96  -4004.23 -5611.98
            -4055.49 -5588.57  -4085.95 -5541.17  -4085.95 -5484.83  -4055.49 -5437.43
            -4004.23 -5414.02  -3948.46 -5422.04  -3905.88 -5458.94  -3890 -5513))
      (outline (path signal 10  -1700 5150  -1700 3350))
      (outline (path signal 10  -1700 3350  0 3350))
      (outline (path signal 10  -1700 -3350  -1700 -5150))
      (outline (path signal 10  -1700 -5150  0 -5150))
      (outline (path signal 10  0 5150  -1700 5150))
      (outline (path signal 10  0 3350  0 5150))
      (outline (path signal 10  0 -3350  -1700 -3350))
      (outline (path signal 10  0 -5150  0 -3350))
      (outline (path signal 50  -10450 5250  -10450 -5250))
      (outline (path signal 50  -10450 -5250  -1950 -5250))
      (outline (path signal 50  -1950 5400  -1950 5250))
      (outline (path signal 50  -1950 5250  -10450 5250))
      (outline (path signal 50  -1950 -5250  -1950 -5400))
      (outline (path signal 50  -1950 -5400  250 -5400))
      (outline (path signal 50  250 5400  -1950 5400))
      (outline (path signal 50  250 4400  250 5400))
      (outline (path signal 50  250 -4400  9750 -4400))
      (outline (path signal 50  250 -5400  250 -4400))
      (outline (path signal 50  9750 4400  250 4400))
      (outline (path signal 50  9750 -4400  9750 4400))
      (outline (path signal 127  -10000 5000  0 5000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -9600 -2000  -9600 2000))
      (outline (path signal 127  0 5000  0 4150))
      (outline (path signal 127  0 4150  0 -4150))
      (outline (path signal 127  0 4150  8910 4150))
      (outline (path signal 127  0 -4150  0 -5000))
      (outline (path signal 127  0 -5000  -10000 -5000))
      (outline (path signal 127  9110 -4150  0 -4150))
      (outline (path signal 127  9500 3560  9500 -3760))
      (outline (path signal 0  9055.42 4197.11  9193.54 4148.78  9317.45 4070.93  9420.93 3967.45
            9498.78 3843.54  9547.11 3705.42  9563.5 3560  9558.67 3560
            9558.67 3535.7  9524.3 3501.33  9475.7 3501.33  9441.33 3535.7
            9441.33 3560  9436.5 3560  9423.3 3677.16  9384.36 3788.44  9321.63 3888.27
            9238.27 3971.63  9138.44 4034.36  9027.16 4073.3  8910 4086.5
            8910 4091.33  8885.7 4091.33  8851.33 4125.7  8851.33 4174.3
            8885.7 4208.67  8910 4208.67  8910 4213.5))
      (outline (path signal 0  9558.67 -3735.7  9558.67 -3760  9563.5 -3760  9548.05 -3877.37
            9502.74 -3986.75  9430.67 -4080.67  9336.75 -4152.74  9227.37 -4198.05
            9110 -4213.5  9110 -4208.67  9085.7 -4208.67  9051.33 -4174.3
            9051.33 -4125.7  9085.7 -4091.33  9110 -4091.33  9110 -4086.5
            9210.89 -4070.52  9301.91 -4024.14  9374.14 -3951.91  9420.52 -3860.89
            9436.5 -3760  9441.33 -3760  9441.33 -3735.7  9475.7 -3701.33
            9524.3 -3701.33))
      (outline (path signal 200  -3890 -3100  -3905.88 -3154.06  -3948.46 -3190.96  -4004.23 -3198.98
            -4055.49 -3175.57  -4085.95 -3128.17  -4085.95 -3071.83  -4055.49 -3024.43
            -4004.23 -3001.02  -3948.46 -3009.04  -3905.88 -3045.94  -3890 -3100))
      (pin Oval[A]Pad_2400.000000x4800.000000_um 1 -4000 0)
      (pin Oval[A]Pad_3400.000000x1700.000000_um 2 -8500 0)
    )
    (padstack Round[A]Pad_1600.000000_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_4000.000000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1050.000000x1500.000000_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1500.000000x1500.000000_um
      (shape (path F.Cu 1500  0 0  0 0))
      (shape (path B.Cu 1500  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400.000000x1600.000000_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600.000000x1600.000000_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3400.000000x1700.000000_um
      (shape (path F.Cu 1700  -850 0  850 0))
      (shape (path B.Cu 1700  -850 0  850 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700.000000x1700.000000_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800.000000x1800.000000_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400.000000x4800.000000_um
      (shape (path F.Cu 2400  0 -1200  0 1200))
      (shape (path B.Cu 2400  0 -1200  0 1200))
      (attach off)
    )
    (padstack Rect[B]Pad_1780.000000x7620.000000_um
      (shape (rect B.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_2400.000000x1600.000000_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack "Rect[T][-900.000000,0.000000]Pad_3500.000000x1700.000000_um"
      (shape (rect F.Cu -2650 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1050.000000x1500.000000_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600.000000x1600.000000_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[T][900.000000,0.000000]Pad_3500.000000x1700.000000_um
      (shape (rect F.Cu -850 -850 2650 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1700.000000x1700.000000_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1780.000000x7620.000000_um
      (shape (rect F.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins U6-20 U2-14 U40-28 U5-20 U4-20 U9-20 U16-25 U1-3 U7-20 C14-1 C4-1 RR1-1
        C45-1 U3-14 C3-1 C37-1 C7-1 P3-14 C43-1 J6-3 J6-29 C10-1 C12-1 U20-20 U18-20
        C6-1 C13-1 C1-1 C50-1 RN2-1 C8-1 C2-1 U19-20 C5-1 C9-1 C11-1)
    )
    (net GND
      (pins U36-3 U36-3@1 U36-8 U36-8@1 U36-13 U36-13@1 U36-18 U36-18@1 U6-10 U6-19
        U2-7 U40-14 U5-1 U5-10 U5-19 U4-1 U4-10 U4-19 U9-1 U9-10 U9-13 U9-14 U9-15
        U9-16 U9-17 U9-18 U16-7 U16-14 U1-2 C39-2 U7-2 U7-3 U7-4 U7-5 U7-6 U7-7 U7-10
        C14-2 C4-2 U32-1 U32-10 C45-2 U3-7 C3-2 J11-5 J11-6 J11-7 J11-8 J11-10 C37-2
        C7-2 P3-4 P3-5 P3-6 P3-7 C43-2 J6-1 J6-10 J6-31 U34-1 U34-10 C10-2 C12-2 U20-1
        U20-10 U18-1 U18-10 U18-19 C6-2 C44-2 C13-2 JP3-1 C1-2 C50-2 C8-2 C2-2 SW2-1
        SW2-2 SW2-3 SW2-4 SW2-5 SW1-1 SW1-2 SW1-3 SW1-4 SW1-5 J24-1 U19-1 U19-10 U19-14
        U19-17 U19-18 C5-2 U33-1 U33-10 C9-2 C38-2 C11-2)
    )
    (net +12V
      (pins U16-28 C39-1 J6-9 C44-1 C38-1)
    )
    (net "Net-(U16-CAP1B)"
      (pins U16-2 C42-2)
    )
    (net "Net-(U16-CAP1A)"
      (pins U16-1 C42-1)
    )
    (net "Net-(U16-CAP2B)"
      (pins U16-4 C46-2)
    )
    (net "unconnected-(J6-UNUSED-Pad8)"
      (pins J6-8)
    )
    (net B_D4
      (pins U6-6 J6-36)
    )
    (net B_A19
      (pins J6-43 U18-11)
    )
    (net BUSALE
      (pins J6-28)
    )
    (net B_D2
      (pins U6-4 J6-38)
    )
    (net "unconnected-(J6--5V-Pad5)"
      (pins J6-5)
    )
    (net B_A2
      (pins U4-6 J6-60 U20-7 U19-7 U33-13)
    )
    (net B_A17
      (pins J6-45 U18-6)
    )
    (net B_A9
      (pins U5-4 U7-8 J6-53 U34-12)
    )
    (net "unconnected-(J6-DRQ3-Pad16)"
      (pins J6-16)
    )
    (net B_A11
      (pins U5-8 J6-51 U34-14)
    )
    (net B_D3
      (pins U6-5 J6-37)
    )
    (net IRQ3
      (pins J6-25)
    )
    (net "~{RESET}"
      (pins U16-5 J6-2)
    )
    (net B_A8
      (pins U5-2 U7-11 J6-54 U34-11)
    )
    (net B_SMEMW
      (pins J6-11 U18-15)
    )
    (net IRQ4
      (pins J6-24)
    )
    (net IRQ7
      (pins J6-21)
    )
    (net "{slash}AEN"
      (pins J6-42)
    )
    (net IRQ2
      (pins J6-4)
    )
    (net "unconnected-(J6-DRQ2-Pad6)"
      (pins J6-6)
    )
    (net B_A5
      (pins U4-13 U7-17 J6-57 U20-14 U33-16)
    )
    (net B_D7
      (pins U6-9 J6-33)
    )
    (net B_D6
      (pins U6-8 J6-34)
    )
    (net "Net-(U16-CAP2A)"
      (pins U16-3 C46-1)
    )
    (net IRQ6
      (pins J6-22)
    )
    (net +3.3V
      (pins U36-39 U36-39@1 U1-1 U32-20 U34-20 RN1-1 U33-20)
    )
    (net B_A16
      (pins J6-46 U18-4)
    )
    (net "unconnected-(J6-~{DACK1}-Pad17)"
      (pins J6-17)
    )
    (net B_D1
      (pins U6-3 J6-39)
    )
    (net "unconnected-(J6-~{DACK0}-Pad19)"
      (pins J6-19)
    )
    (net B_IOR
      (pins U3-2 J6-14)
    )
    (net IRQ5
      (pins J6-23)
    )
    (net B_SMEMR
      (pins U5-17 J6-12)
    )
    (net B_A14
      (pins U5-15 J6-48 U34-17)
    )
    (net TC
      (pins J6-27)
    )
    (net B_A6
      (pins U4-15 U7-15 J6-56 U20-17 U33-17)
    )
    (net BUSCLK
      (pins J6-30)
    )
    (net B_A0
      (pins U4-2 J6-62 U20-3 U19-3 U33-11)
    )
    (net B_A13
      (pins U5-13 J6-49 U34-16)
    )
    (net "unconnected-(J6-~{DACK3}-Pad15)"
      (pins J6-15)
    )
    (net B_A18
      (pins J6-44 U18-8)
    )
    (net "unconnected-(J11-Pad4)"
      (pins J11-4)
    )
    (net "Net-(J11-Pad14)"
      (pins J11-14 R31-1)
    )
    (net "unconnected-(J11-Pad12)"
      (pins J11-12)
    )
    (net B_D0
      (pins U6-2 J6-40)
    )
    (net B_D5
      (pins U6-7 J6-35)
    )
    (net B_A1
      (pins U4-4 J6-61 U20-4 U19-4 U33-12)
    )
    (net "unconnected-(J6--12V-Pad7)"
      (pins J6-7)
    )
    (net B_A12
      (pins U5-11 J6-50 U34-15)
    )
    (net B_A4
      (pins U4-11 J6-58 U20-13 U19-13 U33-15)
    )
    (net B_A7
      (pins U4-17 U7-13 J6-55 U20-18 U33-18)
    )
    (net B_A15
      (pins J6-47 U18-2)
    )
    (net "unconnected-(J6-~{DACK2}-Pad26)"
      (pins J6-26)
    )
    (net B_A10
      (pins U5-6 J6-52 U34-13)
    )
    (net B_CLK
      (pins J6-20 U18-13)
    )
    (net "unconnected-(J6-DRQ1-Pad18)"
      (pins J6-18)
    )
    (net "unconnected-(J6-IO_READY-Pad41)"
      (pins J6-41)
    )
    (net bD7
      (pins U6-11 U40-19 U32-18)
    )
    (net bD6
      (pins U6-12 U40-18 U32-17)
    )
    (net bD5
      (pins U6-13 U40-17 U32-16)
    )
    (net "unconnected-(J11-Pad9)"
      (pins J11-9)
    )
    (net "Net-(J11-Pad13)"
      (pins J11-13 R29-1)
    )
    (net bD4
      (pins U6-14 U40-16 U32-15)
    )
    (net bD3
      (pins U6-15 U40-15 U32-14)
    )
    (net bD2
      (pins U6-16 U40-13 U32-13)
    )
    (net bD1
      (pins U6-17 U40-12 U32-12)
    )
    (net B_A3
      (pins U4-8 J6-59 U20-8 U19-8 U33-14)
    )
    (net "Net-(J11-Pad2)"
      (pins R23-2 J11-2 R25-2 R24-2)
    )
    (net bD0
      (pins U6-18 U40-11 U32-11)
    )
    (net "B_~{NMI}"
      (pins J6-32)
    )
    (net "Net-(J11-Pad1)"
      (pins R22-2 J11-1 R4-2 R5-2)
    )
    (net B_IOW
      (pins U3-1 J6-13)
    )
    (net "Net-(J11-Pad3)"
      (pins J11-3 R26-2 R27-2 R28-2)
    )
    (net "unconnected-(J11-Pad11)"
      (pins J11-11)
    )
    (net "unconnected-(J11-Pad15)"
      (pins J11-15)
    )
    (net "Net-(J24-Ext)"
      (pins U16-27 J24-2)
    )
    (net SIDCLK
      (pins U16-6 P3-8 P3-9 P3-10 P3-11 JP3-3)
    )
    (net SIDCS
      (pins U16-8 JP3-2)
    )
    (net "unconnected-(P3-Pad3)"
      (pins P3-3)
    )
    (net "unconnected-(P3-Pad13)"
      (pins P3-13)
    )
    (net "unconnected-(P3-Pad12)"
      (pins P3-12)
    )
    (net "unconnected-(P3-Pad2)"
      (pins P3-2)
    )
    (net "unconnected-(P3-Pad1)"
      (pins P3-1)
    )
    (net V_RW
      (pins U36-12 U36-12@1 R1-2)
    )
    (net MEMW
      (pins U40-27 R1-1 U18-5)
    )
    (net CLK_CPU
      (pins R3-1 U18-7)
    )
    (net V_CLK
      (pins U36-31 U36-31@1 R3-2)
    )
    (net VGAR500
      (pins U36-29 U36-29@1 R4-1)
    )
    (net "Net-(RR1-R4)"
      (pins U9-9 RR1-5 SW2-7)
    )
    (net VGAR1K
      (pins U36-27 U36-27@1 R5-1)
    )
    (net "Net-(RR1-R5)"
      (pins U9-12 RR1-6 SW2-6)
    )
    (net "Net-(RR1-R3)"
      (pins U9-7 RR1-4 SW2-8)
    )
    (net "Net-(RR1-R2)"
      (pins U9-5 RR1-3 SW2-9)
    )
    (net "Net-(RR1-R1)"
      (pins U9-3 RR1-2 SW2-10)
    )
    (net VGAR2K
      (pins U36-26 U36-26@1 R22-1)
    )
    (net VGAG500
      (pins U36-25 U36-25@1 R23-1)
    )
    (net VGAG1L
      (pins U36-24 U36-24@1 R24-1)
    )
    (net VGAG2K
      (pins U36-22 U36-22@1 R25-1)
    )
    (net VGAB500
      (pins U36-21 U36-21@1 R26-1)
    )
    (net VGAB1K
      (pins U36-20 U36-20@1 R27-1)
    )
    (net VGAB2K
      (pins U36-19 U36-19@1 R28-1)
    )
    (net HSYNC
      (pins U36-34 U36-34@1 R29-2)
    )
    (net VSYNC
      (pins U36-32 U36-32@1 R31-2)
    )
    (net VDSEL
      (pins U36-11 U36-11@1 RN1-5)
    )
    (net VADDR_HIGH
      (pins U36-17 U36-17@1 U34-19 RN1-2)
    )
    (net "unconnected-(RN1-R5-Pad6)"
      (pins RN1-6)
    )
    (net VDATA
      (pins U36-15 U36-15@1 U32-19 RN1-4)
    )
    (net VADDR_LOW
      (pins U36-16 U36-16@1 RN1-3 U33-19)
    )
    (net "Net-(RN2-R7)"
      (pins U7-16 RN2-8 SW1-7)
    )
    (net "Net-(RN2-R4)"
      (pins U7-9 RN2-5 SW1-10)
    )
    (net "unconnected-(RN2-R2-Pad3)"
      (pins RN2-3)
    )
    (net "unconnected-(RN2-R1-Pad2)"
      (pins RN2-2)
    )
    (net "Net-(RN2-R5)"
      (pins U7-12 RN2-6 SW1-9)
    )
    (net "Net-(RN2-R6)"
      (pins U7-14 RN2-7 SW1-8)
    )
    (net "Net-(RN2-R8)"
      (pins U7-18 RN2-9 SW1-6)
    )
    (net "unconnected-(RN2-R3-Pad4)"
      (pins RN2-4)
    )
    (net "unconnected-(RR1-R6-Pad7)"
      (pins RR1-7)
    )
    (net "unconnected-(RR1-R7-Pad8)"
      (pins RR1-8)
    )
    (net "unconnected-(RR1-R8-Pad9)"
      (pins RR1-9)
    )
    (net "unconnected-(U3-Pad12)"
      (pins U3-12)
    )
    (net "unconnected-(U3-Pad5)"
      (pins U3-5)
    )
    (net "unconnected-(U3-Pad11)"
      (pins U3-11)
    )
    (net "unconnected-(U3-Pad6)"
      (pins U3-6)
    )
    (net "unconnected-(U3-Pad13)"
      (pins U3-13)
    )
    (net "unconnected-(U3-Pad9)"
      (pins U3-9)
    )
    (net "unconnected-(U3-Pad10)"
      (pins U3-10)
    )
    (net "unconnected-(U3-Pad8)"
      (pins U3-8)
    )
    (net "unconnected-(U3-Pad4)"
      (pins U3-4)
    )
    (net "Net-(U7-G)"
      (pins U7-1 U3-3)
    )
    (net "~{SIDSEL}"
      (pins U7-19 U20-11 U19-11)
    )
    (net VIDEO_WINDOW
      (pins U2-2 U40-20 U9-19 U34-18)
    )
    (net "Net-(U16-A1)"
      (pins U16-10 U19-5)
    )
    (net "Net-(U16-A2)"
      (pins U16-11 U19-6)
    )
    (net "Net-(U16-D2)"
      (pins U16-17 U20-6)
    )
    (net "Net-(U16-A0)"
      (pins U16-9 U19-2)
    )
    (net "Net-(U16-D5)"
      (pins U16-20 U20-15)
    )
    (net "Net-(U16-D4)"
      (pins U16-19 U20-12)
    )
    (net "Net-(U16-D3)"
      (pins U16-18 U20-9)
    )
    (net "Net-(U16-D7)"
      (pins U16-22 U20-19)
    )
    (net "unconnected-(U16-EXT_IN-Pad26)"
      (pins U16-26)
    )
    (net "Net-(U16-D6)"
      (pins U16-21 U20-16)
    )
    (net "Net-(U16-A3)"
      (pins U16-12 U19-9)
    )
    (net "Net-(U16-D0)"
      (pins U16-15 U20-2)
    )
    (net "unconnected-(U16-POT_Y-Pad23)"
      (pins U16-23)
    )
    (net "Net-(U16-D1)"
      (pins U16-16 U20-5)
    )
    (net "Net-(U16-A4)"
      (pins U16-13 U19-12)
    )
    (net "unconnected-(U16-POT_X-Pad24)"
      (pins U16-24)
    )
    (net "unconnected-(U18-I3b-Pad17)"
      (pins U18-17)
    )
    (net "unconnected-(U18-O3b-Pad3)"
      (pins U18-3)
    )
    (net "unconnected-(U19-O6-Pad16)"
      (pins U19-16)
    )
    (net "unconnected-(U19-O7-Pad19)"
      (pins U19-19)
    )
    (net "unconnected-(U19-O5-Pad15)"
      (pins U19-15)
    )
    (net V_DA5
      (pins U36-7 U36-7@1 U32-4 U34-4 U33-4)
    )
    (net V_DA4
      (pins U36-6 U36-6@1 U32-5 U34-5 U33-5)
    )
    (net "Net-(U18-O1a)"
      (pins U9-4 U18-16)
    )
    (net "Net-(U18-O0b)"
      (pins U9-11 U18-9)
    )
    (net VDATA_DIR
      (pins U36-14@1)
    )
    (net V_DA2
      (pins U36-4 U36-4@1 U32-7 U34-7 U33-7)
    )
    (net "Net-(U18-O3a)"
      (pins U9-8 U18-12)
    )
    (net "Net-(U18-O2a)"
      (pins U9-6 U18-14)
    )
    (net "Net-(U18-O0a)"
      (pins U9-2 U18-18)
    )
    (net V_DA3
      (pins U36-5 U36-5@1 U32-6 U34-6 U33-6)
    )
    (net V_DA7
      (pins U36-10 U36-10@1 U32-2 U34-2 U33-2)
    )
    (net V_DA0
      (pins U36-1 U36-1@1 U32-9 U34-9 U33-9)
    )
    (net V_DA6
      (pins U36-9 U36-9@1 U32-3 U34-3 U33-3)
    )
    (net V_DA1
      (pins U36-2 U36-2@1 U32-8 U34-8 U33-8)
    )
    (net "unconnected-(U36-GND-Pad28)"
      (pins U36-28@1)
    )
    (net "unconnected-(U36-AGND-Pad33)"
      (pins U36-33)
    )
    (net "unconnected-(U36-SWCLK-Pad41)"
      (pins U36-41)
    )
    (net "unconnected-(U36-GND-Pad28)_1"
      (pins U36-28)
    )
    (net "unconnected-(U36-GND-Pad42)"
      (pins U36-42@1)
    )
    (net "unconnected-(U36-ADC_VREF-Pad35)"
      (pins U36-35@1)
    )
    (net "unconnected-(U36-GND-Pad38)"
      (pins U36-38@1)
    )
    (net "unconnected-(U36-3V3_EN-Pad37)"
      (pins U36-37)
    )
    (net "unconnected-(U36-VBUS-Pad40)"
      (pins U36-40@1)
    )
    (net "unconnected-(U36-AGND-Pad33)_1"
      (pins U36-33@1)
    )
    (net "unconnected-(U36-RUN-Pad30)"
      (pins U36-30)
    )
    (net "unconnected-(U36-GND-Pad23)"
      (pins U36-23@1)
    )
    (net "unconnected-(U36-3V3-Pad36)"
      (pins U36-36)
    )
    (net "unconnected-(U36-SWDIO-Pad43)"
      (pins U36-43)
    )
    (net "unconnected-(U36-GND-Pad23)_1"
      (pins U36-23)
    )
    (net "unconnected-(U36-3V3_EN-Pad37)_1"
      (pins U36-37@1)
    )
    (net "unconnected-(U36-SWDIO-Pad43)_1"
      (pins U36-43@1)
    )
    (net "unconnected-(U36-VBUS-Pad40)_1"
      (pins U36-40)
    )
    (net "unconnected-(U36-RUN-Pad30)_1"
      (pins U36-30@1)
    )
    (net "unconnected-(U36-3V3-Pad36)_1"
      (pins U36-36@1)
    )
    (net "unconnected-(U36-GND-Pad38)_1"
      (pins U36-38)
    )
    (net "unconnected-(U36-SWCLK-Pad41)_1"
      (pins U36-41@1)
    )
    (net "unconnected-(U36-ADC_VREF-Pad35)_1"
      (pins U36-35)
    )
    (net "unconnected-(U36-GND-Pad42)_1"
      (pins U36-42)
    )
    (net "unconnected-(U2-Pad13)"
      (pins U2-13)
    )
    (net "Net-(U6-A->B)"
      (pins U6-1 U2-3)
    )
    (net "unconnected-(U2-Pad10)"
      (pins U2-10)
    )
    (net "unconnected-(U2-Pad5)"
      (pins U2-5)
    )
    (net MEMR
      (pins U2-1 U40-22 U5-3)
    )
    (net "unconnected-(U2-Pad4)"
      (pins U2-4)
    )
    (net "unconnected-(U2-Pad6)"
      (pins U2-6)
    )
    (net "unconnected-(U2-Pad9)"
      (pins U2-9)
    )
    (net "unconnected-(U2-Pad12)"
      (pins U2-12)
    )
    (net "unconnected-(U2-Pad11)"
      (pins U2-11)
    )
    (net "unconnected-(U2-Pad8)"
      (pins U2-8)
    )
    (net bA0
      (pins U40-10 U4-18)
    )
    (net bA3
      (pins U40-7 U4-12)
    )
    (net bA6
      (pins U40-4 U4-5)
    )
    (net bA5
      (pins U40-5 U4-7)
    )
    (net bA7
      (pins U40-3 U4-3)
    )
    (net bA4
      (pins U40-6 U4-9)
    )
    (net bA2
      (pins U40-8 U4-14)
    )
    (net bA1
      (pins U40-9 U4-16)
    )
    (net bA10
      (pins U40-21 U5-14)
    )
    (net bA8
      (pins U40-25 U5-18)
    )
    (net bA11
      (pins U40-23 U5-12)
    )
    (net bA9
      (pins U40-24 U5-16)
    )
    (net bA12
      (pins U40-2 U5-9)
    )
    (net bA14
      (pins U40-1 U5-5)
    )
    (net bA13
      (pins U40-26 U5-7)
    )
    (net VDATA_DIR_1
      (pins U36-14)
    )
    (class kicad_default +12V +3.3V BUSALE BUSCLK B_A0 B_A1 B_A10 B_A11 B_A12
      B_A13 B_A14 B_A15 B_A16 B_A17 B_A18 B_A19 B_A2 B_A3 B_A4 B_A5 B_A6 B_A7
      B_A8 B_A9 B_CLK B_D0 B_D1 B_D2 B_D3 B_D4 B_D5 B_D6 B_D7 B_IOR B_IOW
      B_SMEMR B_SMEMW "B_~{NMI}" CLK_CPU HSYNC IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7
      MEMR MEMW "Net-(J11-Pad1)" "Net-(J11-Pad13)" "Net-(J11-Pad14)" "Net-(J11-Pad2)"
      "Net-(J11-Pad3)" "Net-(J24-Ext)" "Net-(RN2-R4)" "Net-(RN2-R5)" "Net-(RN2-R6)"
      "Net-(RN2-R7)" "Net-(RN2-R8)" "Net-(RR1-R1)" "Net-(RR1-R2)" "Net-(RR1-R3)"
      "Net-(RR1-R4)" "Net-(RR1-R5)" "Net-(U16-A0)" "Net-(U16-A1)" "Net-(U16-A2)"
      "Net-(U16-A3)" "Net-(U16-A4)" "Net-(U16-CAP1A)" "Net-(U16-CAP1B)" "Net-(U16-CAP2A)"
      "Net-(U16-CAP2B)" "Net-(U16-D0)" "Net-(U16-D1)" "Net-(U16-D2)" "Net-(U16-D3)"
      "Net-(U16-D4)" "Net-(U16-D5)" "Net-(U16-D6)" "Net-(U16-D7)" "Net-(U18-O0a)"
      "Net-(U18-O0b)" "Net-(U18-O1a)" "Net-(U18-O2a)" "Net-(U18-O3a)" "Net-(U6-A->B)"
      "Net-(U7-G)" SIDCLK SIDCS TC VADDR_HIGH VADDR_LOW VDATA VDATA_DIR VDATA_DIR_1
      VDSEL VGAB1K VGAB2K VGAB500 VGAG1L VGAG2K VGAG500 VGAR1K VGAR2K VGAR500
      VIDEO_WINDOW VSYNC V_CLK V_DA0 V_DA1 V_DA2 V_DA3 V_DA4 V_DA5 V_DA6 V_DA7
      V_RW bA0 bA1 bA10 bA11 bA12 bA13 bA14 bA2 bA3 bA4 bA5 bA6 bA7 bA8 bA9
      bD0 bD1 bD2 bD3 bD4 bD5 bD6 bD7 "unconnected-(J11-Pad11)" "unconnected-(J11-Pad12)"
      "unconnected-(J11-Pad15)" "unconnected-(J11-Pad4)" "unconnected-(J11-Pad9)"
      "unconnected-(J6--12V-Pad7)" "unconnected-(J6--5V-Pad5)" "unconnected-(J6-DRQ1-Pad18)"
      "unconnected-(J6-DRQ2-Pad6)" "unconnected-(J6-DRQ3-Pad16)" "unconnected-(J6-IO_READY-Pad41)"
      "unconnected-(J6-UNUSED-Pad8)" "unconnected-(J6-~{DACK0}-Pad19)" "unconnected-(J6-~{DACK1}-Pad17)"
      "unconnected-(J6-~{DACK2}-Pad26)" "unconnected-(J6-~{DACK3}-Pad15)"
      "unconnected-(P3-Pad1)" "unconnected-(P3-Pad12)" "unconnected-(P3-Pad13)"
      "unconnected-(P3-Pad2)" "unconnected-(P3-Pad3)" "unconnected-(RN1-R5-Pad6)"
      "unconnected-(RN2-R1-Pad2)" "unconnected-(RN2-R2-Pad3)" "unconnected-(RN2-R3-Pad4)"
      "unconnected-(RR1-R6-Pad7)" "unconnected-(RR1-R7-Pad8)" "unconnected-(RR1-R8-Pad9)"
      "unconnected-(U16-EXT_IN-Pad26)" "unconnected-(U16-POT_X-Pad24)" "unconnected-(U16-POT_Y-Pad23)"
      "unconnected-(U18-I3b-Pad17)" "unconnected-(U18-O3b-Pad3)" "unconnected-(U19-O5-Pad15)"
      "unconnected-(U19-O6-Pad16)" "unconnected-(U19-O7-Pad19)" "unconnected-(U2-Pad10)"
      "unconnected-(U2-Pad11)" "unconnected-(U2-Pad12)" "unconnected-(U2-Pad13)"
      "unconnected-(U2-Pad4)" "unconnected-(U2-Pad5)" "unconnected-(U2-Pad6)"
      "unconnected-(U2-Pad8)" "unconnected-(U2-Pad9)" "unconnected-(U3-Pad10)"
      "unconnected-(U3-Pad11)" "unconnected-(U3-Pad12)" "unconnected-(U3-Pad13)"
      "unconnected-(U3-Pad4)" "unconnected-(U3-Pad5)" "unconnected-(U3-Pad6)"
      "unconnected-(U3-Pad8)" "unconnected-(U3-Pad9)" "unconnected-(U36-3V3-Pad36)"
      "unconnected-(U36-3V3-Pad36)_1" "unconnected-(U36-3V3_EN-Pad37)" "unconnected-(U36-3V3_EN-Pad37)_1"
      "unconnected-(U36-ADC_VREF-Pad35)" "unconnected-(U36-ADC_VREF-Pad35)_1"
      "unconnected-(U36-AGND-Pad33)" "unconnected-(U36-AGND-Pad33)_1" "unconnected-(U36-GND-Pad23)"
      "unconnected-(U36-GND-Pad23)_1" "unconnected-(U36-GND-Pad28)" "unconnected-(U36-GND-Pad28)_1"
      "unconnected-(U36-GND-Pad38)" "unconnected-(U36-GND-Pad38)_1" "unconnected-(U36-GND-Pad42)"
      "unconnected-(U36-GND-Pad42)_1" "unconnected-(U36-RUN-Pad30)" "unconnected-(U36-RUN-Pad30)_1"
      "unconnected-(U36-SWCLK-Pad41)" "unconnected-(U36-SWCLK-Pad41)_1" "unconnected-(U36-SWDIO-Pad43)"
      "unconnected-(U36-SWDIO-Pad43)_1" "unconnected-(U36-VBUS-Pad40)" "unconnected-(U36-VBUS-Pad40)_1"
      "{slash}AEN" "~{RESET}" "~{SIDSEL}"
      (circuit
        (use_via "Via[0-1]_600:400_um")
      )
      (rule
        (width 250)
        (clearance 200)
      )
    )
    (class Power GND VCC
      (circuit
        (use_via "Via[0-1]_600:400_um")
      )
      (rule
        (width 1000)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
