---
date: '2019-09-01'
title: 'FPGA Stopwatch'
github: ''
external: ''
tech:
  - Verilog
  - Digital Signal Processing
company: 'UNSW'
showInProjects: true
---

Designed and implemented a digital stopwatch with lap timing functionality using Verilog, featuring start, stop, reset, and lap functions displayed on a 7-segment display or LCD module.