$comment
	File created using the following command:
		vcd file test.msim.vcd -direction
$end
$date
	Thu Dec 17 01:44:37 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module test_vlg_vec_tst $end
$var reg 4 ! ala_hour_ge_01 [3:0] $end
$var reg 4 " ala_hour_shi_01 [3:0] $end
$var reg 4 # ala_min_ge_01 [3:0] $end
$var reg 4 $ ala_min_shi_01 [3:0] $end
$var reg 4 % ala_sec_ge_01 [3:0] $end
$var reg 4 & ala_sec_shi_01 [3:0] $end
$var reg 4 ' clk_hour_ge_01 [3:0] $end
$var reg 4 ( clk_hour_shi_01 [3:0] $end
$var reg 4 ) clk_min_ge_01 [3:0] $end
$var reg 4 * clk_min_shi_01 [3:0] $end
$var reg 4 + clk_sec_ge_01 [3:0] $end
$var reg 4 , clk_sec_shi_01 [3:0] $end
$var wire 1 - pin_name1 $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 pin_name1~output_o $end
$var wire 1 6 clk_sec_ge_01[3]~input_o $end
$var wire 1 7 clk_sec_ge_01[2]~input_o $end
$var wire 1 8 ala_sec_ge_01[2]~input_o $end
$var wire 1 9 ala_sec_ge_01[3]~input_o $end
$var wire 1 : inst|inst6~3_combout $end
$var wire 1 ; ala_sec_ge_01[0]~input_o $end
$var wire 1 < clk_sec_ge_01[0]~input_o $end
$var wire 1 = clk_sec_ge_01[1]~input_o $end
$var wire 1 > ala_sec_ge_01[1]~input_o $end
$var wire 1 ? inst|inst6~2_combout $end
$var wire 1 @ clk_min_ge_01[0]~input_o $end
$var wire 1 A ala_min_ge_01[1]~input_o $end
$var wire 1 B ala_min_ge_01[0]~input_o $end
$var wire 1 C clk_min_ge_01[1]~input_o $end
$var wire 1 D inst|inst6~0_combout $end
$var wire 1 E clk_min_ge_01[2]~input_o $end
$var wire 1 F ala_min_ge_01[2]~input_o $end
$var wire 1 G clk_min_ge_01[3]~input_o $end
$var wire 1 H ala_min_ge_01[3]~input_o $end
$var wire 1 I inst|inst6~1_combout $end
$var wire 1 J inst|inst6~4_combout $end
$var wire 1 K ala_min_shi_01[1]~input_o $end
$var wire 1 L clk_min_shi_01[0]~input_o $end
$var wire 1 M ala_min_shi_01[0]~input_o $end
$var wire 1 N clk_min_shi_01[1]~input_o $end
$var wire 1 O inst|inst6~7_combout $end
$var wire 1 P ala_sec_shi_01[3]~input_o $end
$var wire 1 Q ala_sec_shi_01[2]~input_o $end
$var wire 1 R clk_sec_shi_01[2]~input_o $end
$var wire 1 S clk_sec_shi_01[3]~input_o $end
$var wire 1 T inst|inst6~6_combout $end
$var wire 1 U ala_min_shi_01[2]~input_o $end
$var wire 1 V ala_min_shi_01[3]~input_o $end
$var wire 1 W clk_min_shi_01[2]~input_o $end
$var wire 1 X clk_min_shi_01[3]~input_o $end
$var wire 1 Y inst|inst6~8_combout $end
$var wire 1 Z ala_sec_shi_01[1]~input_o $end
$var wire 1 [ clk_sec_shi_01[1]~input_o $end
$var wire 1 \ clk_sec_shi_01[0]~input_o $end
$var wire 1 ] ala_sec_shi_01[0]~input_o $end
$var wire 1 ^ inst|inst6~5_combout $end
$var wire 1 _ inst|inst6~9_combout $end
$var wire 1 ` ala_hour_ge_01[0]~input_o $end
$var wire 1 a clk_hour_ge_01[1]~input_o $end
$var wire 1 b ala_hour_ge_01[1]~input_o $end
$var wire 1 c clk_hour_ge_01[0]~input_o $end
$var wire 1 d inst|inst6~10_combout $end
$var wire 1 e clk_hour_shi_01[0]~input_o $end
$var wire 1 f ala_hour_shi_01[1]~input_o $end
$var wire 1 g ala_hour_shi_01[0]~input_o $end
$var wire 1 h clk_hour_shi_01[1]~input_o $end
$var wire 1 i inst|inst6~12_combout $end
$var wire 1 j clk_hour_shi_01[2]~input_o $end
$var wire 1 k clk_hour_shi_01[3]~input_o $end
$var wire 1 l ala_hour_shi_01[3]~input_o $end
$var wire 1 m ala_hour_shi_01[2]~input_o $end
$var wire 1 n inst|inst6~13_combout $end
$var wire 1 o ala_hour_ge_01[3]~input_o $end
$var wire 1 p clk_hour_ge_01[3]~input_o $end
$var wire 1 q clk_hour_ge_01[2]~input_o $end
$var wire 1 r ala_hour_ge_01[2]~input_o $end
$var wire 1 s inst|inst6~11_combout $end
$var wire 1 t inst|inst6~14_combout $end
$var wire 1 u inst|inst6~15_combout $end
$var wire 1 v inst|inst6~15clkctrl_outclk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
b0 $
b0 %
b0 &
b0 '
b0 (
b0 )
b0 *
b0 +
b0 ,
x-
x.
0/
10
x1
12
13
14
x5
06
07
08
09
x:
0;
0<
0=
0>
x?
0@
0A
0B
0C
xD
0E
0F
0G
0H
xI
xJ
0K
0L
0M
0N
xO
0P
0Q
0R
0S
xT
0U
0V
0W
0X
xY
0Z
0[
0\
0]
x^
x_
0`
0a
0b
0c
xd
0e
0f
0g
0h
xi
0j
0k
0l
0m
xn
0o
0p
0q
0r
xs
xt
xu
xv
$end
#4144
1s
#4480
1O
#4502
1T
#4566
1^
#4638
1Y
#4654
1i
#4688
1d
#4821
1?
#4848
1I
#4852
1n
#4893
1:
#5267
1D
#5419
1_
#5549
1t
#5832
1J
#7810
1u
#10809
1v
#14915
15
1-
#1000000
