`timescale 10ns/1ns
module tb_full;
 // inputs
 reg clk;
 
  single_cycle_proc_verilog s1(clk);
 
 initial
 begin
 clk = 0;
 #1000 $stop;
 end

 always
 #5 clk=~clk;

endmodule
