<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_cru</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_cru'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_cru')">soc_scu_cru</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.31</td>
<td class="s9 cl rt"><a href="mod737.html#Line" > 97.50</a></td>
<td class="s10 cl rt"><a href="mod737.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod737.html#Toggle" > 38.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod737.html#Branch" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/scratch/github_runner/gemini_runner/_work/gemini/gemini/design/config_ss/system_control_unit/soc_scu_cru.sv')">/scratch/github_runner/gemini_runner/_work/gemini/gemini/design/config_ss/system_control_unit/soc_scu_cru.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod737.html#inst_tag_199430"  onclick="showContent('inst_tag_199430')">config_ss_tb.DUT.config_ss.scu.soc_scu_cru</a></td>
<td class="s8 cl rt"> 82.31</td>
<td class="s9 cl rt"><a href="mod737.html#Line" > 97.50</a></td>
<td class="s10 cl rt"><a href="mod737.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod737.html#Toggle" > 38.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod737.html#Branch" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_cru'>
<hr>
<a name="inst_tag_199430"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_199430" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.31</td>
<td class="s9 cl rt"><a href="mod737.html#Line" > 97.50</a></td>
<td class="s10 cl rt"><a href="mod737.html#Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod737.html#Toggle" > 38.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod737.html#Branch" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.06</td>
<td class="s9 cl rt"> 95.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 42.99</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.16</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod907.html#inst_tag_254975" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_192254" id="tag_urg_inst_192254">clk_div0</a></td>
<td class="s8 cl rt"> 80.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_192255" id="tag_urg_inst_192255">clk_div1</a></td>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.92</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_192256" id="tag_urg_inst_192256">clk_div2</a></td>
<td class="s8 cl rt"> 80.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_192257" id="tag_urg_inst_192257">clk_div3</a></td>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.92</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_192258" id="tag_urg_inst_192258">clk_div4</a></td>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.92</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_192259" id="tag_urg_inst_192259">clk_pscc_div</a></td>
<td class="s8 cl rt"> 80.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364782" id="tag_urg_inst_364782">clkgate_clk_acpu</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364784" id="tag_urg_inst_364784">clkgate_clk_bcpu</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364792" id="tag_urg_inst_364792">clkgate_clk_cru</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364791" id="tag_urg_inst_364791">clkgate_clk_ddr_cfg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364794" id="tag_urg_inst_364794">clkgate_clk_ddr_ctl</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364793" id="tag_urg_inst_364793">clkgate_clk_ddr_phy</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364783" id="tag_urg_inst_364783">clkgate_clk_dma</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364788" id="tag_urg_inst_364788">clkgate_clk_gpio</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364789" id="tag_urg_inst_364789">clkgate_clk_gpt</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364786" id="tag_urg_inst_364786">clkgate_clk_i2c</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364795" id="tag_urg_inst_364795">clkgate_clk_pscc_xtl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364785" id="tag_urg_inst_364785">clkgate_clk_qspi</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364787" id="tag_urg_inst_364787">clkgate_clk_uart</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1307.html#inst_tag_364790" id="tag_urg_inst_364790">clkgate_clk_usb</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod981.html#inst_tag_272343" id="tag_urg_inst_272343">clkmux_clk0_div2</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod981.html#inst_tag_272342" id="tag_urg_inst_272342">clkmux_osc_xtal</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216559" id="tag_urg_inst_216559">rst_sync_acpu_bus</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216560" id="tag_urg_inst_216560">rst_sync_acpu_core</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216558" id="tag_urg_inst_216558">rst_sync_bcpu</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216577" id="tag_urg_inst_216577">rst_sync_clk1</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216561" id="tag_urg_inst_216561">rst_sync_clk_133</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216562" id="tag_urg_inst_216562">rst_sync_clk_266</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216563" id="tag_urg_inst_216563">rst_sync_clk_533</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216565" id="tag_urg_inst_216565">rst_sync_ddr_controller</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216576" id="tag_urg_inst_216576">rst_sync_dma</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216568" id="tag_urg_inst_216568">rst_sync_emac</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216573" id="tag_urg_inst_216573">rst_sync_fpga0</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216574" id="tag_urg_inst_216574">rst_sync_fpga1</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216575" id="tag_urg_inst_216575">rst_sync_fpga_s</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216572" id="tag_urg_inst_216572">rst_sync_gbe_nrxreset</a></td>
<td class="s7 cl rt"> 70.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216570" id="tag_urg_inst_216570">rst_sync_gbe_ntxreset</a></td>
<td class="s7 cl rt"> 70.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216571" id="tag_urg_inst_216571">rst_sync_gbe_rxreset</a></td>
<td class="s4 cl rt"> 43.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216569" id="tag_urg_inst_216569">rst_sync_gbe_txreset</a></td>
<td class="s4 cl rt"> 43.06</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.50</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216566" id="tag_urg_inst_216566">rst_sync_peripher</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216557" id="tag_urg_inst_216557">rst_sync_poweron</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216564" id="tag_urg_inst_216564">rst_sync_sram_noc</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod785.html#inst_tag_216567" id="tag_urg_inst_216567">rst_sync_usb</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod539.html#inst_tag_159535" id="tag_urg_inst_159535">sync_bus_div1</a></td>
<td class="s5 cl rt"> 56.54</td>
<td class="s8 cl rt"> 82.61</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1154.html#inst_tag_306725" id="tag_urg_inst_306725">sync_ddr_ctl_cg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1154.html#inst_tag_306724" id="tag_urg_inst_306724">sync_ddr_phy_cg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_cru'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod737.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>40</td><td>39</td><td>97.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>146</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>160</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>225</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>238</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>242</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>248</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>254</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>259</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>271</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>477</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
145                       always @ (posedge clk_osc or negedge rst_n_poweron) begin
146        2/2              if (!rst_n_poweron) clksel_save &lt;= 1'h1;
147        1/1              else                clksel_save &lt;= 1'h0;
148                       end
149                     
150                       always @ (posedge clk_osc) begin
151        2/2              if (clksel_save)   clksel &lt;= {clk_sel1, clk_sel0};
                        MISSING_ELSE
152                       end
153                     
154                       clkmux clkmux_osc_xtal  (.clka(clk_osc), .clkb(clk_xtal_ref), .select(clksel[1]), .clk_out(clk_mux_osc_xtal));
155                     
156                       clkmux clkmux_clk0_div2 (.clka(clk_mux_osc_xtal), .clkb(clk0), .select(clksel[0]), .clk_out(clk_mux_int));
157                     
158                       
159                       always @ (posedge clk_cru or negedge rst_n_133) begin
160        2/2              if (!rst_n_133) clk_sel_status &lt;= 'h0;
161        1/1              else            clk_sel_status &lt;= clksel;
162                       end    
163                     
164                     
165                     
166                     
167                     //*****************************************************************************
168                     //             Reset source
169                     //*****************************************************************************
170                     
171                     assign rst_n_poweron_mux = clk_sel0 ? rst_n_poweron : soc_pll_status_lock;
172                     
173                       rstsync rst_sync_poweron
174                         (
175                           .clk          (clk_mux_int),
176                           .rst_soft     (1'b1),
177                           .rst_async    (rst_n_poweron_mux),
178                           .rst_sync_out (rst_n_por)
179                         );
180                     
181                     
182                     //*****************************************************************************
183                     //             Clk_mux dividers
184                     //*****************************************************************************
185                       
186                       clk_div #(
187                           .DIVIDER_WIDTH(4)
188                         ) clk_div0 (
189                           .clk     (clk_mux_int), //pll0 or osc
190                           .rst_n   (rst_n_por),
191                           .dvalue  (div0_clk0), 
192                           .clk_out (clk_int0) //266 MHz - pll0/4
193                         );
194                     
195                          
196                     
197                       clk_div #(
198                           .DIVIDER_WIDTH(4)
199                         ) clk_div1 (
200                           .clk     (clk_mux_int),
201                           .rst_n   (rst_n_por),
202                           .dvalue  (div1_clk0),
203                           .clk_out (clk_int1) //533/266/133 MHz
204                         );
205                      
206                     
207                       clk_div #(
208                           .DIVIDER_WIDTH(4)
209                         ) clk_div2 (
210                           .clk     (clk_mux_int),
211                           .rst_n   (rst_n_por),
212                           .dvalue  (div2_clk0),
213                           .clk_out (clk_int2) // 266/133 MHz
214                         );
215                     
216                     
217                     
218                     
219                     //*****************************************************************************
220                     //              BCPU resets
221                     //*****************************************************************************
222                       assign bcpu_rst_ctl = rst_n_por &amp; !bcpu_wathcdog_timer_reset &amp; sw_bcpu_rstn; 
223                     
224                       always @ (posedge clk_int0 or negedge rst_n_por) begin
225        2/2              if(!rst_n_por) bcpu_rst_ctl_ff &lt;= 'h0;
226        1/1              else           bcpu_rst_ctl_ff &lt;= bcpu_rst_ctl;
227                       end
228                     
229                       rstsync rst_sync_bcpu
230                         (
231                           .clk          (clk_int0),
232                           .rst_soft     (1'b1),
233                           .rst_async    (bcpu_rst_ctl_ff),
234                           .rst_sync_out (bcpu_cnt_en)
235                         );
236                     
237                       always @ (posedge clk_int0) begin
238        1/1              bcpu_cnt_en_rse &lt;= {bcpu_cnt_en_rse[0], bcpu_cnt_en};
239                       end
240                     
241                       always @ (posedge clk_int0 or negedge rst_n_266) begin
242        2/2              if (!rst_n_266)                                    bcpu_rst_cnt_start &lt;= 1'h1;
243        <font color = "red">1/2     ==>      else if (!bcpu_cnt_en_rse[0] &amp; bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start &lt;= 1'h1;</font>
244        2/2              else if (deassert_bcpu_rstn)                       bcpu_rst_cnt_start &lt;= 1'h0;
                        MISSING_ELSE
245                       end
246                     
247                       always @ (posedge clk_int0 or negedge rst_n_266) begin
248        2/2              if (!rst_n_266)             bcpu_rst_cnt &lt;= 'h0;
249        2/2              else if (bcpu_rst_cnt_start) bcpu_rst_cnt &lt;= bcpu_rst_cnt + 1'h1;
250        1/1              else                         bcpu_rst_cnt &lt;= 'h0;
251                       end
252                       
253                       always @ (posedge clk_int0 or negedge rst_n_266) begin
254        2/2              if (!rst_n_266)             rst_n_bcpu_core &lt;= 'h0;
255        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_core &lt;= bcpu_rst_cnt &gt;= 8'h20;
                        MISSING_ELSE
256                       end
257                     
258                       always @ (posedge clk_int0 or negedge rst_n_266) begin
259        2/2              if (!rst_n_266)             rst_n_bcpu_bus &lt;= 'h0;
260        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_bus &lt;= bcpu_rst_cnt &gt;= 8'h10;
                        MISSING_ELSE
261                       end
262                     
263                       assign deassert_bcpu_rstn = bcpu_rst_cnt[5];
264                     
265                     //*****************************************************************************
266                     //              ACPU resets
267                     //*****************************************************************************
268                       assign acpu_rst_ctl = rst_n_por &amp; !acpu_wathcdog_timer_reset &amp; sw_acpu_rstn; 
269                     
270                       always @ (posedge clk_int1 or negedge rst_n_por) begin
271        2/2              if(!rst_n_por) acpu_rst_ctl_ff &lt;= 'h0;
272        1/1              else           acpu_rst_ctl_ff &lt;= acpu_rst_ctl;
273                       end
274                       
275                       rstsync rst_sync_acpu_bus
276                         (
277                           .clk          (clk_int1),
278                           .rst_soft     (1'b1),
279                           .rst_async    (acpu_rst_ctl_ff),
280                           .rst_sync_out (rst_n_acpu_bus)
281                         );
282                     
283                       rstsync rst_sync_acpu_core
284                         (
285                           .clk          (clk_int1),
286                           .rst_soft     (1'b1),
287                           .rst_async    (rst_n_acpu_bus),
288                           .rst_sync_out (rst_n_acpu_core)
289                         );
290                     
291                     //*****************************************************************************
292                     //              Peripheral resets
293                     //*****************************************************************************
294                     
295                       rstsync rst_sync_clk_133
296                         (
297                           .clk          (clk_int1),
298                           .rst_soft     (1'b1),
299                           .rst_async    (rst_n_por),
300                           .rst_sync_out (rst_n_533)
301                         );
302                     
303                       rstsync rst_sync_clk_266
304                         (
305                           .clk          (clk_int0),
306                           .rst_soft     (1'b1),
307                           .rst_async    (rst_n_por),
308                           .rst_sync_out (rst_n_266)
309                         );
310                     
311                       rstsync rst_sync_clk_533
312                         (
313                           .clk          (clk_cru),
314                           .rst_soft     (1'b1),
315                           .rst_async    (rst_n_por),
316                           .rst_sync_out (rst_n_133)
317                         );    
318                     
319                     //*****************************************************************************
320                     //              SRAM
321                     //*****************************************************************************
322                       assign sram_noc_rst_ctl = rst_n_por;
323                       rstsync rst_sync_sram_noc
324                         (
325                           .clk          (clk_int1),
326                           .rst_soft     (1'b1),
327                           .rst_async    (sram_noc_rst_ctl),
328                           .rst_sync_out (rst_n_sram)
329                         );
330                     
331                     //*****************************************************************************
332                     //              DDR mem controller reset
333                     //*****************************************************************************
334                       assign ddr_controller_rst_ctl = rst_n_por &amp; sw_ddr_rstn;
335                       rstsync rst_sync_ddr_controller
336                         (
337                           .clk          (clk_int1),
338                           .rst_soft     (1'b1),
339                           .rst_async    (ddr_controller_rst_ctl),
340                           .rst_sync_out (rst_n_ddr)
341                         );    
342                     
343                     //*****************************************************************************
344                     //              Peripherial reset
345                     //*****************************************************************************
346                       assign peripher_rst_ctl = rst_n_por &amp; sw_per_rstn;
347                       rstsync rst_sync_peripher
348                         (
349                           .clk          (clk_cru),
350                           .rst_soft     (1'b1),
351                           .rst_async    (peripher_rst_ctl),
352                           .rst_sync_out (rst_n_per)
353                         );    
354                     //*****************************************************************************
355                     //              USB reset
356                     //*****************************************************************************
357                       assign usb_rst_ctl = rst_n_por &amp; sw_usb_rstn;
358                       rstsync rst_sync_usb
359                         (
360                           .clk          (clk_int2),
361                           .rst_soft     (1'b1),
362                           .rst_async    (usb_rst_ctl),
363                           .rst_sync_out (rst_n_usb)
364                         ); 
365                     //*****************************************************************************
366                     //              GbE reset
367                     //*****************************************************************************
368                       
369                       assign clk_gbe_rx_n = ~clk_gbe_rx;
370                     
371                       assign emac_rst_ctl = rst_n_por &amp; sw_emac_rstn;
372                       
373                       rstsync rst_sync_emac (
374                         .clk         (clk_int2    ),
375                         .rst_soft    (1'b1        ),
376                         .rst_async   (emac_rst_ctl),
377                         .rst_sync_out(rst_n_emac  )
378                       );
379                     
380                       rstsync rst_sync_gbe_txreset (
381                         .clk         (clk_gbe_rx  ),
382                         .rst_soft    (1'b1        ),
383                         .rst_async   (rst_n_por   ),
384                         .rst_sync_out(rst_n_gbe_tx)
385                       );
386                     
387                       rstsync rst_sync_gbe_ntxreset (
388                         .clk         (clk_gbe_rx_n  ),
389                         .rst_soft    (1'b1          ),
390                         .rst_async   (rst_n_por     ),
391                         .rst_sync_out(rst_n_gbe_ntx )
392                       );
393                     
394                       rstsync rst_sync_gbe_rxreset (
395                         .clk         (clk_gbe_rx  ),
396                         .rst_soft    (1'b1        ),
397                         .rst_async   (rst_n_por   ),
398                         .rst_sync_out(rst_n_gbe_rx)
399                       );
400                     
401                       rstsync rst_sync_gbe_nrxreset (
402                         .clk         (clk_gbe_rx_n  ),
403                         .rst_soft    (1'b1          ),
404                         .rst_async   (rst_n_por     ),
405                         .rst_sync_out(rst_n_gbe_nrx )
406                       );
407                     
408                     
409                     //*****************************************************************************
410                     //              FPGA resets
411                     //*****************************************************************************
412                       assign fpga0_rst_ctl = rst_n_por &amp; sw_fpga0_rstn;
413                       rstsync rst_sync_fpga0
414                         (
415                           .clk          (clk_fpga0),
416                           .rst_soft     (1'b1),
417                           .rst_async    (fpga0_rst_ctl),
418                           .rst_sync_out (rst_n_fpga0)
419                         );        
420                     
421                       assign fpga1_rst_ctl = rst_n_por &amp; sw_fpga1_rstn;
422                       rstsync rst_sync_fpga1
423                         (
424                           .clk          (clk_fpga1),
425                           .rst_soft     (1'b1),
426                           .rst_async    (fpga1_rst_ctl),
427                           .rst_sync_out (rst_n_fpga1)
428                         );        
429                     
430                       rstsync rst_sync_fpga_s
431                         (
432                           .clk          (clk_fpga_s),
433                           .rst_soft     (1'b1),
434                           .rst_async    (fpga0_rst_ctl | fpga1_rst_ctl),
435                           .rst_sync_out (rst_n_fpga_s)
436                         );        
437                     
438                     //*****************************************************************************
439                     //              DMA reset
440                     //*****************************************************************************
441                         assign dma_rst_ctl = rst_n_por &amp; sw_dma_rstn;
442                         rstsync rst_sync_dma
443                           (
444                             .clk          (clk_int2),
445                             .rst_soft     (1'b1),
446                             .rst_async    (dma_rst_ctl),
447                             .rst_sync_out (rst_n_dma)
448                           );   
449                     //*****************************************************************************
450                     //              Clock divider 1 for QSPI, I2C, uart, GPIO, GPT logic 
451                     //*****************************************************************************
452                     
453                     
454                       clk_div #(
455                           .DIVIDER_WIDTH(4)
456                         ) clk_div3 (
457                           .clk     (clk_int0),   // 266 MHz
458                           .rst_n   (rst_n_266),
459                           .dvalue  (div0),
460                           .clk_out (clk_int0_div2) // 133 MHz
461                         );
462                     
463                     
464                     //*****************************************************************************
465                     //              Clock divider 2 for DDR controller logic
466                     //*****************************************************************************
467                     
468                       rstsync rst_sync_clk1
469                         (
470                           .clk          (clk1),
471                           .rst_soft     (1'b1),
472                           .rst_async    (rst_n_por),
473                           .rst_sync_out (rst_n_hw_clk1)
474                         ); 
475                     
476                       always @ (posedge clk_cru or negedge rst_n_133) begin
477        2/2              if (!rst_n_133)  div1_ff &lt;= 'h0;
478        1/1              else             div1_ff &lt;= div1;
479                       end
480                     
481                       always @ (posedge clk_cru or negedge rst_n_133) begin
482        2/2              if (!rst_n_133)  div1_en &lt;= 'h0;
483        1/1              else             div1_en &lt;= div1_ff != div1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod737.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       171
 EXPRESSION (clk_sel0 ? rst_n_poweron : soc_pll_status_lock)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="wht"><td>1</td><td class="lf">Unreachable</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod737.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">113</td>
<td class="rt">30</td>
<td class="rt">26.55 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">290</td>
<td class="rt">112</td>
<td class="rt">38.62 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">145</td>
<td class="rt">74</td>
<td class="rt">51.03 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">145</td>
<td class="rt">38</td>
<td class="rt">26.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">74</td>
<td class="rt">22</td>
<td class="rt">29.73 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">184</td>
<td class="rt">62</td>
<td class="rt">33.70 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">92</td>
<td class="rt">40</td>
<td class="rt">43.48 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">92</td>
<td class="rt">22</td>
<td class="rt">23.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">8</td>
<td class="rt">20.51 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">106</td>
<td class="rt">50</td>
<td class="rt">47.17 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">53</td>
<td class="rt">34</td>
<td class="rt">64.15 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">53</td>
<td class="rt">16</td>
<td class="rt">30.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_sel0</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel1</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>clk_osc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_xtal_ref</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_poweron</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx_n</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_qspi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_i2c</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_uart</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_cru</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_phy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_cfg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pscc_xtl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_bus</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_bus</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_sram</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_ddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_per</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_usb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_emac</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga_s</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_dma</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_133</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_266</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_533</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_ntx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_nrx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_dma_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_emac_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_usb_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_ddr_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga1_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga0_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_per_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_bcpu_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_acpu_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wathcdog_timer_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_wathcdog_timer_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>soc_pll_status_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_bcpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_sel_status[1:0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>rst_n_hw_clk1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst_n_hw_clk_fpga0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rst_n_hw_clk_fpga1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>bcpu_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bcpu_cnt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bcpu_rst_cnt[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bcpu_rst_cnt[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>bcpu_cnt_en_rse[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bcpu_rst_cnt_start</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>acpu_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>sram_noc_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ddr_controller_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>peripher_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>usb_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>emac_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fpga0_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fpga1_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dma_rst_ctl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>div1_ff[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>div1_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>div1_sync[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ddr_phy_cg_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ddr_ctl_cg_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clksel_save</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>clksel[1:0]</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
<td class="wht cl">Unreachable</td>
</tr><tr>
<td>rst_n_poweron_mux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bypass_acpu_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>clk0_div0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>clk0_div1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>clk0_div2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>clk_int0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_int1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_int2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bcpu_rst_ctl_ff</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>acpu_rst_ctl_ff</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_mux_osc_xtal</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_mux_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst_n_por</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_int0_div2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk1_div</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_pscc_div_ug</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod737.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">27</td>
<td class="rt">93.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">171</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">146</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">151</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">160</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">225</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">242</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">248</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">254</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">259</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">271</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">477</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
171        assign rst_n_poweron_mux = clk_sel0 ? rst_n_poweron : soc_pll_status_lock;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
146            if (!rst_n_poweron) clksel_save <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
147            else                clksel_save <= 1'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
151            if (clksel_save)   clksel <= {clk_sel1, clk_sel0};
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
160            if (!rst_n_133) clk_sel_status <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
161            else            clk_sel_status <= clksel;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
225            if(!rst_n_por) bcpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
226            else           bcpu_rst_ctl_ff <= bcpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
242            if (!rst_n_266)                                    bcpu_rst_cnt_start <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
243            else if (!bcpu_cnt_en_rse[0] & bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start <= 1'h1;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
244            else if (deassert_bcpu_rstn)                       bcpu_rst_cnt_start <= 1'h0;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            if (!rst_n_266)             bcpu_rst_cnt <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
249            else if (bcpu_rst_cnt_start) bcpu_rst_cnt <= bcpu_rst_cnt + 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
250            else                         bcpu_rst_cnt <= 'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
254            if (!rst_n_266)             rst_n_bcpu_core <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
255            else if (bcpu_rst_cnt_start) rst_n_bcpu_core <= bcpu_rst_cnt >= 8'h20;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
259            if (!rst_n_266)             rst_n_bcpu_bus <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
260            else if (bcpu_rst_cnt_start) rst_n_bcpu_bus <= bcpu_rst_cnt >= 8'h10;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
271            if(!rst_n_por) acpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
272            else           acpu_rst_ctl_ff <= acpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
477            if (!rst_n_133)  div1_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
478            else             div1_ff <= div1;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
482            if (!rst_n_133)  div1_en <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
483            else             div1_en <= div1_ff != div1;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_199430">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_cru">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
