//! Automatically rewritten from C to Rust
//! Source: drivers/net/mdio/mdio-bcm-unimac.c
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0+
//
// Broadcom UniMAC MDIO bus controller driver
//
// Copyright (C) 2014-2017 Broadcom
//

pub const MDIO_CMD: c_uint = 0x00;

pub const MDIO_PMD_SHIFT: c_int = 21;
pub const MDIO_PMD_MASK: c_uint = 0x1F;
pub const MDIO_REG_SHIFT: c_int = 16;
pub const MDIO_REG_MASK: c_uint = 0x1F;
pub const MDIO_CFG: c_uint = 0x04;

pub const MDIO_C45: c_int = 0;
pub const MDIO_CLK_DIV_SHIFT: c_int = 4;
pub const MDIO_CLK_DIV_MASK: c_uint = 0x3F;

#[repr(C)]
#[derive(Copy, Clone)]
pub struct unimac_mdio_priv {
    pub mii_bus: *mut mii_bus,
    pub base: *mut void __iomem,
    pub wait_func_data): *mut *mut int (wait_func) (void,
    pub wait_func_data: *mut c_void,
    pub clk: *mut clk,
    pub clk_freq: u32,
}

#[no_mangle]
pub unsafe extern "C" fn unimac_mdio_readl(priv: *mut unimac_mdio_priv, offset: u32) -> u32 {
    static inline u32 unimac_mdio_readl(struct unimac_mdio_priv *priv, u32 offset)
    {
// MIPS chips strapped for BE will automagically configure the
// peripheral registers for CPU-native byte order.
//
    if (IS_ENABLED(CONFIG_MIPS) && IS_ENABLED(CONFIG_CPU_BIG_ENDIAN))
    return __raw_readl(priv.base + offset);
    else
    return readl_relaxed(priv.base + offset);
    }
    static inline void unimac_mdio_writel(struct unimac_mdio_priv *priv, u32 val,
    u32 offset)
    {
    if (IS_ENABLED(CONFIG_MIPS) && IS_ENABLED(CONFIG_CPU_BIG_ENDIAN))
    __raw_writel(val, priv.base + offset);
    else
    writel_relaxed(val, priv.base + offset);
    }
#[no_mangle]
pub unsafe extern "C" fn unimac_mdio_start(priv: *mut unimac_mdio_priv) {
    static inline void unimac_mdio_start(struct unimac_mdio_priv *priv)
    {
    u32 reg;
    reg = unimac_mdio_readl(priv, MDIO_CMD);
    reg |= MDIO_START_BUSY;
    unimac_mdio_writel(priv, reg, MDIO_CMD);
    }
#[no_mangle]
unsafe extern "C" fn unimac_mdio_poll(wait_func_data: *mut c_void) -> c_int {
    static int unimac_mdio_poll(void *wait_func_data)
    {
    struct unimac_mdio_priv *priv = wait_func_data;
    u32 val;
//
// C22 transactions should take ~25 usec, will need to adjust
// if C45 support is added.
//
    udelay(30);
    return read_poll_timeout(unimac_mdio_readl, val, !(val & MDIO_START_BUSY),
    2000, 100000, false, priv, MDIO_CMD);
    }
#[no_mangle]
unsafe extern "C" fn unimac_mdio_read(bus: *mut mii_bus, phy_id: c_int, reg: c_int) -> c_int {
    static int unimac_mdio_read(struct mii_bus *bus, int phy_id, int reg)
    {
    struct unimac_mdio_priv *priv = bus.priv;
    int ret;
    u32 cmd;
    ret = clk_prepare_enable(priv.clk);
    if (ret)
    return ret;
// Prepare the read operation
    cmd = MDIO_RD | (phy_id << MDIO_PMD_SHIFT) | (reg << MDIO_REG_SHIFT);
    unimac_mdio_writel(priv, cmd, MDIO_CMD);
// Start MDIO transaction
    unimac_mdio_start(priv);
    ret = priv.wait_func(priv.wait_func_data);
    if (ret)
    goto out;
    cmd = unimac_mdio_readl(priv, MDIO_CMD);
// Some broken devices are known not to release the line during
// turn-around, e.g: Broadcom BCM53125 external switches, so check for
// that condition here and ignore the MDIO controller read failure
// indication.
//
    if (!(bus.phy_ignore_ta_mask & 1 << phy_id) && (cmd & MDIO_READ_FAIL)) {
    ret = -EIO;
    goto out;
    }
    ret = cmd & 0xffff;
    out:
    clk_disable_unprepare(priv.clk);
    return ret;
    }
    static int unimac_mdio_write(struct mii_bus *bus, int phy_id,
    int reg, u16 val)
    {
    struct unimac_mdio_priv *priv = bus.priv;
    u32 cmd;
    int ret;
    ret = clk_prepare_enable(priv.clk);
    if (ret)
    return ret;
// Prepare the write operation
    cmd = MDIO_WR | (phy_id << MDIO_PMD_SHIFT) |
    (reg << MDIO_REG_SHIFT) | (0xffff & val);
    unimac_mdio_writel(priv, cmd, MDIO_CMD);
    unimac_mdio_start(priv);
    ret = priv.wait_func(priv.wait_func_data);
    clk_disable_unprepare(priv.clk);
    return ret;
    }
// Workaround for integrated BCM7xxx Gigabit PHYs which have a problem with
// their internal MDIO management controller making them fail to successfully
// be read from or written to for the first transaction.  We insert a dummy
// BMSR read here to make sure that phy_get_device() and get_phy_id() can
// correctly read the PHY MII_PHYSID1/2 registers and successfully register a
// PHY device for this peripheral.
//
// Once the PHY driver is registered, we can workaround subsequent reads from
// there (e.g: during system-wide power management).
//
// bus->reset is invoked before mdiobus_scan during mdiobus_register and is
// therefore the right location to stick that workaround. Since we do not want
// to read from non-existing PHYs, we either use bus->phy_mask or do a manual
// Device Tree scan to limit the search area.
//
#[no_mangle]
unsafe extern "C" fn unimac_mdio_reset(bus: *mut mii_bus) -> c_int {
    static int unimac_mdio_reset(struct mii_bus *bus)
    {
    struct device_node *np = bus.dev.of_node;
    struct device_node *child;
    let mut read_mask: u32 = 0;
    int addr;
    if (!np) {
    read_mask = ~bus.phy_mask;
    } else {
    for_each_available_child_of_node(np, child) {
    addr = of_mdio_parse_addr(&bus.dev, child);
    if (addr < 0)
    continue;
    read_mask |= 1 << addr;
    }
    }
    for (addr = 0; addr < PHY_MAX_ADDR; addr++) {
    if (read_mask & 1 << addr) {
    dev_dbg(&bus.dev, "Workaround for PHY @ %d\n", addr);
    mdiobus_read(bus, addr, MII_BMSR);
    }
    }
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn unimac_mdio_clk_set(priv: *mut unimac_mdio_priv) -> c_int {
    static int unimac_mdio_clk_set(struct unimac_mdio_priv *priv)
    {
    unsigned long rate;
    u32 reg, div;
    int ret;
// Keep the hardware default values
    if (!priv.clk_freq)
    return 0;
    ret = clk_prepare_enable(priv.clk);
    if (ret)
    return ret;
    rate = clk_get_rate(priv.clk);
    if (!rate)
    rate = 250000000;
    div = (rate / (2 * priv.clk_freq)) - 1;
    if (div & ~MDIO_CLK_DIV_MASK) {
    dev_warn(priv.mii_bus.parent,
    "Ignoring MDIO clock frequency request: %d vs. rate: %ld\n",
    priv.clk_freq, rate);
    ret = 0;
    goto out;
    }
// The MDIO clock is the reference clock (typically 250Mhz) divided by
// 2 x (MDIO_CLK_DIV + 1)
//
    reg = unimac_mdio_readl(priv, MDIO_CFG);
    reg &= ~(MDIO_CLK_DIV_MASK << MDIO_CLK_DIV_SHIFT);
    reg |= div << MDIO_CLK_DIV_SHIFT;
    unimac_mdio_writel(priv, reg, MDIO_CFG);
    out:
    clk_disable_unprepare(priv.clk);
    return ret;
    }
#[no_mangle]
unsafe extern "C" fn unimac_mdio_probe(pdev: *mut platform_device) -> c_int {
    static int unimac_mdio_probe(struct platform_device *pdev)
    {
    struct unimac_mdio_pdata *pdata = pdev.dev.platform_data;
    struct unimac_mdio_priv *priv;
    struct device_node *np;
    struct mii_bus *bus;
    struct resource *r;
    int ret;
    np = pdev.dev.of_node;
    priv = devm_kzalloc(&pdev.dev, sizeof(*priv), GFP_KERNEL);
    if (!priv)
    return -ENOMEM;
    r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
    if (!r)
    return -EINVAL;
// Just ioremap, as this MDIO block is usually integrated into an
// Ethernet MAC controller register range
//
    priv.base = devm_ioremap(&pdev.dev, r.start, resource_size(r));
    if (!priv.base) {
    dev_err(&pdev.dev, "failed to remap register\n");
    return -ENOMEM;
    }
    if (of_property_read_u32(np, "clock-frequency", &priv.clk_freq))
    priv.clk_freq = 0;
    priv.mii_bus = mdiobus_alloc();
    if (!priv.mii_bus)
    return -ENOMEM;
    bus = priv.mii_bus;
    bus.priv = priv;
    if (pdata) {
    bus.name = pdata.bus_name;
    priv.wait_func = pdata.wait_func;
    priv.wait_func_data = pdata.wait_func_data;
    bus.phy_mask = ~pdata.phy_mask;
    priv.clk = pdata.clk;
    } else {
    bus.name = "unimac MII bus";
    priv.wait_func_data = priv;
    priv.wait_func = unimac_mdio_poll;
    priv.clk = devm_clk_get_optional(&pdev.dev, core::ptr::null_mut());
    }
    if (IS_ERR(priv.clk)) {
    ret = PTR_ERR(priv.clk);
    goto out_mdio_free;
    }
    bus.parent = &pdev.dev;
    bus.read = unimac_mdio_read;
    bus.write = unimac_mdio_write;
    bus.reset = unimac_mdio_reset;
    snprintf(bus.id, MII_BUS_ID_SIZE, "%s-%d", pdev.name, pdev.id);
    ret = unimac_mdio_clk_set(priv);
    if (ret)
    goto out_mdio_free;
    ret = of_mdiobus_register(bus, np);
    if (ret) {
    dev_err(&pdev.dev, "MDIO bus registration failed\n");
    goto out_mdio_free;
    }
    platform_set_drvdata(pdev, priv);
    dev_info(&pdev.dev, "Broadcom UniMAC MDIO bus\n");
    return 0;
    out_mdio_free:
    mdiobus_free(bus);
    return ret;
    }
#[no_mangle]
unsafe extern "C" fn unimac_mdio_remove(pdev: *mut platform_device) {
    static void unimac_mdio_remove(struct platform_device *pdev)
    {
    struct unimac_mdio_priv *priv = platform_get_drvdata(pdev);
    mdiobus_unregister(priv.mii_bus);
    mdiobus_free(priv.mii_bus);
    }
#[no_mangle]
unsafe extern "C" fn unimac_mdio_resume(d: *mut device) -> int __maybe_unused {
    static int __maybe_unused unimac_mdio_resume(struct device *d)
    {
    struct unimac_mdio_priv *priv = dev_get_drvdata(d);
    return unimac_mdio_clk_set(priv);
    }
    static SIMPLE_DEV_PM_OPS(unimac_mdio_pm_ops,
    core::ptr::null_mut(), unimac_mdio_resume);
    static const struct of_device_id unimac_mdio_ids[] = {
    { .compatible = "brcm,asp-v3.0-mdio", },
    { .compatible = "brcm,asp-v2.2-mdio", },
    { .compatible = "brcm,asp-v2.1-mdio", },
    { .compatible = "brcm,bcm6846-mdio", },
    { .compatible = "brcm,genet-mdio-v5", },
    { .compatible = "brcm,genet-mdio-v4", },
    { .compatible = "brcm,genet-mdio-v3", },
    { .compatible = "brcm,genet-mdio-v2", },
    { .compatible = "brcm,genet-mdio-v1", },
    { .compatible = "brcm,unimac-mdio", },
    { /* sentinel */ },
    };
    MODULE_DEVICE_TABLE(of, unimac_mdio_ids);
    static struct platform_driver unimac_mdio_driver = {
    .driver = {
    .name = UNIMAC_MDIO_DRV_NAME,
    .of_match_table = unimac_mdio_ids,
    .pm = &unimac_mdio_pm_ops,
    },
    .probe	= unimac_mdio_probe,
    .remove = unimac_mdio_remove,
    };
    module_platform_driver(unimac_mdio_driver);
    MODULE_AUTHOR("Broadcom Corporation");
    MODULE_DESCRIPTION("Broadcom UniMAC MDIO bus controller");
    MODULE_LICENSE("GPL");
    MODULE_ALIAS("platform:" UNIMAC_MDIO_DRV_NAME);
