// Seed: 1659916281
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    output logic id_2,
    input  uwire id_3,
    output wor   id_4,
    output tri1  id_5,
    output logic id_6,
    input  wand  id_7
);
  always @(posedge id_0 > 1)
    if (1) begin : LABEL_0
      $clog2(35);
      ;
      if ((-1)) begin : LABEL_1
        id_6 = id_3;
        SystemTFIdentifier;
      end
    end else id_2 <= id_7 == id_0 - -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd75,
    parameter id_24 = 32'd55
) (
    input tri1 id_0,
    input wand id_1,
    output logic id_2,
    input tri0 id_3,
    output uwire id_4,
    output wor id_5,
    output tri0 id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    output supply0 id_10,
    inout uwire _id_11,
    output wire id_12,
    input wor id_13,
    input tri0 id_14,
    output logic id_15,
    output uwire id_16,
    input tri id_17,
    input tri0 id_18,
    output wand id_19,
    output wire id_20,
    output uwire id_21,
    input tri1 id_22,
    input tri id_23,
    input supply0 _id_24,
    output wire id_25
);
  assign id_19 = id_17;
  initial id_15 = id_1;
  assign id_10 = id_0;
  wire id_27;
  always @(posedge -1)
    if (1) begin : LABEL_0
      #1 $clog2(4);
      ;
      if (-1) begin : LABEL_1
        #1 id_2 = id_1;
        if (1 - 1'b0)
          if (-1)
            if (-1) begin : LABEL_2
              id_15 = -1;
            end else disable id_28;
          else assign id_6 = (1);
      end
    end
  assign id_16 = (1);
  wire [id_24 : !  id_11  ==  1 'd0] id_29;
  module_0 modCall_1 (
      id_23,
      id_8,
      id_15,
      id_9,
      id_5,
      id_19,
      id_15,
      id_8
  );
endmodule
