{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604929558006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604929558026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 21:45:57 2020 " "Processing started: Mon Nov 09 21:45:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604929558026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604929558026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off soc_m3_top -c soc_m3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1604929558026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1604929559846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_7_1200mv_85c_slow.vo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_7_1200mv_85c_slow.vo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604929564366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_7_1200mv_0c_slow.vo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_7_1200mv_0c_slow.vo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604929567176 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_min_1200mv_0c_fast.vo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_min_1200mv_0c_fast.vo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604929569954 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top.vo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top.vo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604929572486 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_7_1200mv_85c_v_slow.sdo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_7_1200mv_85c_v_slow.sdo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604929575046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_7_1200mv_0c_v_slow.sdo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_7_1200mv_0c_v_slow.sdo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604929577606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_min_1200mv_0c_v_fast.sdo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_min_1200mv_0c_v_fast.sdo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604929580146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "soc_m3_top_v.sdo D:/soc_m3/2_sim/ simulation " "Generated file soc_m3_top_v.sdo in folder \"D:/soc_m3/2_sim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1604929582699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604929583761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 09 21:46:23 2020 " "Processing ended: Mon Nov 09 21:46:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604929583761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604929583761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604929583761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1604929583761 ""}
