Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Sep 20 16:43:59 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: frec_div_1seg/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: frec_div_segment/clkout_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: frecuencia_alarma/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.021        0.000                      0                  618        0.140        0.000                      0                  618        4.500        0.000                       0                   367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.021        0.000                      0                  618        0.140        0.000                      0                  618        4.500        0.000                       0                   367  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.519ns (27.668%)  route 3.971ns (72.332%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.988    10.800    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y75          FDRE                                         r  FSM_Boton_IZQ/t_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.586    15.009    FSM_Boton_IZQ/CLK
    SLICE_X7Y75          FDRE                                         r  FSM_Boton_IZQ/t_reg[1]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.429    14.820    FSM_Boton_IZQ/t_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.519ns (27.668%)  route 3.971ns (72.332%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.988    10.800    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y75          FDRE                                         r  FSM_Boton_IZQ/t_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.586    15.009    FSM_Boton_IZQ/CLK
    SLICE_X7Y75          FDRE                                         r  FSM_Boton_IZQ/t_reg[2]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.429    14.820    FSM_Boton_IZQ/t_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.519ns (27.668%)  route 3.971ns (72.332%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.988    10.800    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y75          FDRE                                         r  FSM_Boton_IZQ/t_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.586    15.009    FSM_Boton_IZQ/CLK
    SLICE_X7Y75          FDRE                                         r  FSM_Boton_IZQ/t_reg[3]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.429    14.820    FSM_Boton_IZQ/t_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.519ns (27.668%)  route 3.971ns (72.332%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.988    10.800    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y75          FDRE                                         r  FSM_Boton_IZQ/t_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.586    15.009    FSM_Boton_IZQ/CLK
    SLICE_X7Y75          FDRE                                         r  FSM_Boton_IZQ/t_reg[4]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.429    14.820    FSM_Boton_IZQ/t_reg[4]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.519ns (28.413%)  route 3.827ns (71.587%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.844    10.656    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.589    15.012    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[10]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X7Y77          FDRE (Setup_fdre_C_R)       -0.429    14.845    FSM_Boton_IZQ/t_reg[10]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.519ns (28.413%)  route 3.827ns (71.587%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.844    10.656    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.589    15.012    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X7Y77          FDRE (Setup_fdre_C_R)       -0.429    14.845    FSM_Boton_IZQ/t_reg[11]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.519ns (28.413%)  route 3.827ns (71.587%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.844    10.656    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.589    15.012    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[12]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X7Y77          FDRE (Setup_fdre_C_R)       -0.429    14.845    FSM_Boton_IZQ/t_reg[12]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 1.519ns (28.413%)  route 3.827ns (71.587%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.844    10.656    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.589    15.012    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[9]/C
                         clock pessimism              0.298    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X7Y77          FDRE (Setup_fdre_C_R)       -0.429    14.845    FSM_Boton_IZQ/t_reg[9]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.519ns (28.814%)  route 3.753ns (71.186%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.769    10.581    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y76          FDRE                                         r  FSM_Boton_IZQ/t_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.588    15.011    FSM_Boton_IZQ/CLK
    SLICE_X7Y76          FDRE                                         r  FSM_Boton_IZQ/t_reg[5]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    14.822    FSM_Boton_IZQ/t_reg[5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.519ns (28.814%)  route 3.753ns (71.186%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.707     5.310    FSM_Boton_IZQ/CLK
    SLICE_X7Y77          FDRE                                         r  FSM_Boton_IZQ/t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  FSM_Boton_IZQ/t_reg[11]/Q
                         net (fo=3, routed)           0.862     6.628    FSM_Boton_IZQ/t_reg_n_0_[11]
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.146     6.774 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9/O
                         net (fo=1, routed)           0.452     7.226    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_9_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.328     7.554 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0/O
                         net (fo=1, routed)           0.305     7.859    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_6__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.983 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0/O
                         net (fo=2, routed)           0.813     8.796    FSM_Boton_IZQ/FSM_sequential_CurrentState[1]_i_2__0_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.117     8.913 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0/O
                         net (fo=3, routed)           0.551     9.464    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_2__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.348     9.812 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.769    10.581    FSM_Boton_IZQ/t[26]_i_1__0_n_0
    SLICE_X7Y76          FDRE                                         r  FSM_Boton_IZQ/t_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.588    15.011    FSM_Boton_IZQ/CLK
    SLICE_X7Y76          FDRE                                         r  FSM_Boton_IZQ/t_reg[6]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    14.822    FSM_Boton_IZQ/t_reg[6]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  4.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 BOTON_DER/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTON_DER/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.566     1.485    BOTON_DER/CLK
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  BOTON_DER/PB_sync_reg/Q
                         net (fo=6, routed)           0.088     1.715    BOTON_DER/PB_sync
    SLICE_X14Y79         LUT5 (Prop_lut5_I4_O)        0.045     1.760 r  BOTON_DER/FSM_onehot_state[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.760    BOTON_DER/next_state__0[0]
    SLICE_X14Y79         FDSE                                         r  BOTON_DER/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.835     2.000    BOTON_DER/CLK
    SLICE_X14Y79         FDSE                                         r  BOTON_DER/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X14Y79         FDSE (Hold_fdse_C_D)         0.121     1.619    BOTON_DER/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BOTON_IZQ/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTON_IZQ/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.594     1.513    BOTON_IZQ/CLK
    SLICE_X3Y77          FDRE                                         r  BOTON_IZQ/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BOTON_IZQ/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.120     1.775    BOTON_IZQ/state[1]
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.045     1.820 r  BOTON_IZQ/FSM_onehot_state[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.820    BOTON_IZQ/next_state__0[0]
    SLICE_X2Y77          FDSE                                         r  BOTON_IZQ/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.864     2.029    BOTON_IZQ/CLK
    SLICE_X2Y77          FDSE                                         r  BOTON_IZQ/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDSE (Hold_fdse_C_D)         0.120     1.646    BOTON_IZQ/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 formato/Double_Dabble_minutos/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            formato/Double_Dabble_minutos/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.207%)  route 0.085ns (28.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.570     1.489    formato/Double_Dabble_minutos/CLK
    SLICE_X12Y83         FDRE                                         r  formato/Double_Dabble_minutos/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  formato/Double_Dabble_minutos/shift_reg[3]/Q
                         net (fo=4, routed)           0.085     1.738    formato/Double_Dabble_minutos/shift_reg_n_0_[3]
    SLICE_X13Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.783 r  formato/Double_Dabble_minutos/shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    formato/Double_Dabble_minutos/shift[4]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  formato/Double_Dabble_minutos/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.839     2.004    formato/Double_Dabble_minutos/CLK
    SLICE_X13Y83         FDRE                                         r  formato/Double_Dabble_minutos/shift_reg[4]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092     1.594    formato/Double_Dabble_minutos/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 formato/Double_Dabble_segundos/shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            formato/Double_Dabble_segundos/bcd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.080%)  route 0.135ns (48.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.599     1.518    formato/Double_Dabble_segundos/CLK
    SLICE_X7Y85          FDRE                                         r  formato/Double_Dabble_segundos/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  formato/Double_Dabble_segundos/shift_reg[5]/Q
                         net (fo=5, routed)           0.135     1.794    formato/Double_Dabble_segundos/shift[5]
    SLICE_X7Y86          FDRE                                         r  formato/Double_Dabble_segundos/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.869     2.034    formato/Double_Dabble_segundos/CLK
    SLICE_X7Y86          FDRE                                         r  formato/Double_Dabble_segundos/bcd_reg[6]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.070     1.603    formato/Double_Dabble_segundos/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 formato_alarma/Double_Dabble_horas/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            formato_alarma/Double_Dabble_horas/bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.344%)  route 0.088ns (40.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.571     1.490    formato_alarma/Double_Dabble_horas/CLK
    SLICE_X13Y86         FDRE                                         r  formato_alarma/Double_Dabble_horas/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  formato_alarma/Double_Dabble_horas/shift_reg[2]/Q
                         net (fo=4, routed)           0.088     1.706    formato_alarma/Double_Dabble_horas/shift_reg_n_0_[2]
    SLICE_X12Y86         FDRE                                         r  formato_alarma/Double_Dabble_horas/bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.841     2.006    formato_alarma/Double_Dabble_horas/CLK
    SLICE_X12Y86         FDRE                                         r  formato_alarma/Double_Dabble_horas/bcd_reg[3]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.009     1.512    formato_alarma/Double_Dabble_horas/bcd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 formato_alarma/Double_Dabble_minutos/shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            formato_alarma/Double_Dabble_minutos/bcd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.344%)  route 0.088ns (40.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.569     1.488    formato_alarma/Double_Dabble_minutos/CLK
    SLICE_X15Y82         FDRE                                         r  formato_alarma/Double_Dabble_minutos/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  formato_alarma/Double_Dabble_minutos/shift_reg[6]/Q
                         net (fo=4, routed)           0.088     1.704    formato_alarma/Double_Dabble_minutos/shift_reg_n_0_[6]
    SLICE_X14Y82         FDRE                                         r  formato_alarma/Double_Dabble_minutos/bcd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.838     2.003    formato_alarma/Double_Dabble_minutos/CLK
    SLICE_X14Y82         FDRE                                         r  formato_alarma/Double_Dabble_minutos/bcd_reg[7]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.009     1.510    formato_alarma/Double_Dabble_minutos/bcd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 formato/Double_Dabble_horas/shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            formato/Double_Dabble_horas/bcd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.572     1.491    formato/Double_Dabble_horas/CLK
    SLICE_X11Y87         FDRE                                         r  formato/Double_Dabble_horas/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  formato/Double_Dabble_horas/shift_reg[5]/Q
                         net (fo=5, routed)           0.139     1.772    formato/Double_Dabble_horas/shift_reg_n_0_[5]
    SLICE_X11Y85         FDRE                                         r  formato/Double_Dabble_horas/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.841     2.006    formato/Double_Dabble_horas/CLK
    SLICE_X11Y85         FDRE                                         r  formato/Double_Dabble_horas/bcd_reg[6]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.070     1.575    formato/Double_Dabble_horas/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 formato_alarma/Double_Dabble_segundos/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            formato_alarma/Double_Dabble_segundos/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.043%)  route 0.146ns (43.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.574     1.493    formato_alarma/Double_Dabble_segundos/CLK
    SLICE_X9Y90          FDRE                                         r  formato_alarma/Double_Dabble_segundos/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  formato_alarma/Double_Dabble_segundos/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.146     1.780    formato_alarma/Double_Dabble_segundos/state[1]
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  formato_alarma/Double_Dabble_segundos/shift[7]_i_2__3/O
                         net (fo=1, routed)           0.000     1.825    formato_alarma/Double_Dabble_segundos/shift[7]_i_2__3_n_0
    SLICE_X8Y90          FDRE                                         r  formato_alarma/Double_Dabble_segundos/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.845     2.010    formato_alarma/Double_Dabble_segundos/CLK
    SLICE_X8Y90          FDRE                                         r  formato_alarma/Double_Dabble_segundos/shift_reg[7]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.121     1.627    formato_alarma/Double_Dabble_segundos/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 formato_alarma/Double_Dabble_minutos/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            formato_alarma/Double_Dabble_minutos/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.898%)  route 0.147ns (44.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.570     1.489    formato_alarma/Double_Dabble_minutos/CLK
    SLICE_X15Y83         FDRE                                         r  formato_alarma/Double_Dabble_minutos/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  formato_alarma/Double_Dabble_minutos/FSM_onehot_state_reg[1]/Q
                         net (fo=18, routed)          0.147     1.777    formato_alarma/Double_Dabble_minutos/state[1]
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  formato_alarma/Double_Dabble_minutos/shift[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.822    formato_alarma/Double_Dabble_minutos/shift[3]_i_2__0_n_0
    SLICE_X14Y83         FDRE                                         r  formato_alarma/Double_Dabble_minutos/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.839     2.004    formato_alarma/Double_Dabble_minutos/CLK
    SLICE_X14Y83         FDRE                                         r  formato_alarma/Double_Dabble_minutos/shift_reg[3]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X14Y83         FDRE (Hold_fdre_C_D)         0.121     1.623    formato_alarma/Double_Dabble_minutos/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MARCADORDEHORA/T2_rom_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MARCADORDEHORA/T2_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.665%)  route 0.095ns (31.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.569     1.488    MARCADORDEHORA/CLK
    SLICE_X10Y82         FDRE                                         r  MARCADORDEHORA/T2_rom_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  MARCADORDEHORA/T2_rom_reg[4]/Q
                         net (fo=8, routed)           0.095     1.748    MARCADORDEHORA/Q[3]
    SLICE_X11Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  MARCADORDEHORA/T2_rom[5]_i_3/O
                         net (fo=1, routed)           0.000     1.793    MARCADORDEHORA/p_0_in__1[5]
    SLICE_X11Y82         FDRE                                         r  MARCADORDEHORA/T2_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.838     2.003    MARCADORDEHORA/CLK
    SLICE_X11Y82         FDRE                                         r  MARCADORDEHORA/T2_rom_reg[5]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.092     1.593    MARCADORDEHORA/T2_rom_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y80    ALARMADEHORA/T2_rom_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y80    ALARMADEHORA/T3_rom_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y80    ALARMADEHORA/T3_rom_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y80    ALARMADEHORA/T3_rom_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    ALARMADEHORA/T2_rom_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    ALARMADEHORA/T2_rom_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    ALARMADEHORA/T2_rom_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y80    ALARMADEHORA/T2_rom_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y80    ALARMADEHORA/T2_rom_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.473ns  (logic 5.677ns (42.133%)  route 7.797ns (57.867%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.917     3.397    anodos/SW_IBUF[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.521 f  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     3.987    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.111 f  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     4.769    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.893 f  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     5.362    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.243     6.729    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y85          LUT4 (Prop_lut4_I2_O)        0.124     6.853 r  anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.043     9.896    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.473 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.473    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.419ns  (logic 5.885ns (43.854%)  route 7.534ns (56.146%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.917     3.397    anodos/SW_IBUF[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.521 f  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     3.987    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.111 f  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     4.769    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.893 f  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     5.362    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.839     6.325    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.150     6.475 r  anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.185     9.660    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.759    13.419 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.419    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.063ns  (logic 5.660ns (43.329%)  route 7.403ns (56.671%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.917     3.397    anodos/SW_IBUF[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.521 r  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     3.987    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.111 r  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     4.769    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     5.362    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.254     6.740    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.864 r  anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.639     9.503    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.063 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.063    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.944ns  (logic 5.829ns (45.030%)  route 7.115ns (54.970%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.917     3.397    anodos/SW_IBUF[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.521 f  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     3.987    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.111 f  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     4.769    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.893 f  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     5.362    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.254     6.740    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.153     6.893 r  anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.351     9.244    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.700    12.944 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.944    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.911ns  (logic 5.883ns (45.568%)  route 7.028ns (54.432%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.917     3.397    anodos/SW_IBUF[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.521 r  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     3.987    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.111 r  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     4.769    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     5.362    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.103     6.589    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.150     6.739 r  anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.414     9.153    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.758    12.911 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.911    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.705ns  (logic 5.650ns (44.470%)  route 7.055ns (55.530%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.917     3.397    anodos/SW_IBUF[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.521 f  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     3.987    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.111 f  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     4.769    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.893 f  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     5.362    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.486 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.839     6.325    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y85          LUT4 (Prop_lut4_I1_O)        0.124     6.449 r  anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.706     9.155    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.705 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.705    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.380ns  (logic 5.637ns (45.533%)  route 6.743ns (54.467%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=29, routed)          1.917     3.397    anodos/SW_IBUF[0]
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     3.521 r  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     3.987    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.111 r  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     4.769    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     5.362    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.486 f  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.103     6.589    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.130     8.843    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.380 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.380    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 4.328ns (42.931%)  route 5.753ns (57.069%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X13Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  anodos/count_reg[0]/Q
                         net (fo=30, routed)          1.204     1.660    anodos/Q[0]
    SLICE_X10Y86         LUT3 (Prop_lut3_I1_O)        0.150     1.810 r  anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.549     6.359    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    10.080 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.080    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.440ns  (logic 4.458ns (47.229%)  route 4.981ns (52.771%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.744     1.222    contador_segundos/Q[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I2_O)        0.301     1.523 f  contador_segundos/LED_OBUF[15]_inst_i_2/O
                         net (fo=15, routed)          2.139     3.662    contador_segundos/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.124     3.786 r  contador_segundos/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.098     5.884    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.440 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.440    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.366ns  (logic 4.455ns (47.561%)  route 4.912ns (52.439%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.744     1.222    contador_segundos/Q[1]
    SLICE_X6Y83          LUT3 (Prop_lut3_I2_O)        0.301     1.523 f  contador_segundos/LED_OBUF[15]_inst_i_2/O
                         net (fo=15, routed)          2.120     3.643    contador_segundos/LED_OBUF[15]_inst_i_2_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.124     3.767 r  contador_segundos/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.047     5.815    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     9.366 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.366    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LEDsf_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDsf_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE                         0.000     0.000 r  LEDsf_reg[1]/C
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LEDsf_reg[1]/Q
                         net (fo=2, routed)           0.167     0.308    LEDsf[1]
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  LEDsf[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    LEDsf[1]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  LEDsf_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDsf_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDsf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  LEDsf_reg[3]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LEDsf_reg[3]/Q
                         net (fo=2, routed)           0.167     0.308    LEDsf[3]
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  LEDsf[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    LEDsf[3]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  LEDsf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[5]/Q
                         net (fo=19, routed)          0.149     0.313    contador_segundos/Q[5]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  contador_segundos/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    contador_segundos/p_0_in[5]
    SLICE_X6Y83          FDCE                                         r  contador_segundos/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDsf_reg[12]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LEDsf_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE                         0.000     0.000 r  LEDsf_reg[12]/C
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  LEDsf_reg[12]/Q
                         net (fo=2, routed)           0.185     0.326    LEDsf[12]
    SLICE_X4Y77          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  LEDsf[12]_i_1/O
                         net (fo=1, routed)           0.000     0.371    LEDsf[12]_i_1_n_0
    SLICE_X4Y77          FDSE                                         r  LEDsf_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDsf_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LEDsf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDSE                         0.000     0.000 r  LEDsf_reg[2]/C
    SLICE_X4Y81          FDSE (Prop_fdse_C_Q)         0.141     0.141 f  LEDsf_reg[2]/Q
                         net (fo=2, routed)           0.185     0.326    LEDsf[2]
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  LEDsf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    LEDsf[2]_i_1_n_0
    SLICE_X4Y81          FDSE                                         r  LEDsf_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDsf_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDsf_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE                         0.000     0.000 r  LEDsf_reg[5]/C
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LEDsf_reg[5]/Q
                         net (fo=2, routed)           0.185     0.326    LEDsf[5]
    SLICE_X4Y75          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  LEDsf[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    LEDsf[5]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  LEDsf_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDsf_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDsf_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  LEDsf_reg[13]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  LEDsf_reg[13]/Q
                         net (fo=2, routed)           0.174     0.338    LEDsf[13]
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  LEDsf[13]_i_1/O
                         net (fo=1, routed)           0.000     0.383    LEDsf[13]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  LEDsf_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDsf_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LEDsf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE                         0.000     0.000 r  LEDsf_reg[10]/C
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.164     0.164 f  LEDsf_reg[10]/Q
                         net (fo=2, routed)           0.175     0.339    LEDsf[10]
    SLICE_X2Y78          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  LEDsf[10]_i_1/O
                         net (fo=1, routed)           0.000     0.384    LEDsf[10]_i_1_n_0
    SLICE_X2Y78          FDSE                                         r  LEDsf_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDsf_reg[14]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LEDsf_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDSE                         0.000     0.000 r  LEDsf_reg[14]/C
    SLICE_X2Y79          FDSE (Prop_fdse_C_Q)         0.164     0.164 f  LEDsf_reg[14]/Q
                         net (fo=2, routed)           0.175     0.339    LEDsf[14]
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  LEDsf[14]_i_1/O
                         net (fo=1, routed)           0.000     0.384    LEDsf[14]_i_1_n_0
    SLICE_X2Y79          FDSE                                         r  LEDsf_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LEDsf_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LEDsf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDSE                         0.000     0.000 r  LEDsf_reg[6]/C
    SLICE_X2Y75          FDSE (Prop_fdse_C_Q)         0.164     0.164 f  LEDsf_reg[6]/Q
                         net (fo=2, routed)           0.175     0.339    LEDsf[6]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  LEDsf[6]_i_1/O
                         net (fo=1, routed)           0.000     0.384    LEDsf[6]_i_1_n_0
    SLICE_X2Y75          FDSE                                         r  LEDsf_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 formato_alarma/Double_Dabble_segundos/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.660ns  (logic 4.868ns (41.753%)  route 6.792ns (58.247%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.644     5.247    formato_alarma/Double_Dabble_segundos/CLK
    SLICE_X9Y89          FDRE                                         r  formato_alarma/Double_Dabble_segundos/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.419     5.666 r  formato_alarma/Double_Dabble_segundos/bcd_reg[6]/Q
                         net (fo=1, routed)           1.092     6.757    anodos/alarma_display[6]
    SLICE_X9Y86          LUT6 (Prop_lut6_I2_O)        0.296     7.053 r  anodos/segmentos_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.665     7.719    anodos/segmentos_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.843 r  anodos/segmentos_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.019     8.861    anodos/segmentos_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.985 f  anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     9.816    anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y85          LUT4 (Prop_lut4_I3_O)        0.146     9.962 r  anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.185    13.147    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.759    16.907 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.907    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 formato/Double_Dabble_horas/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.391ns  (logic 4.715ns (41.394%)  route 6.676ns (58.606%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.641     5.244    formato/Double_Dabble_horas/CLK
    SLICE_X12Y85         FDRE                                         r  formato/Double_Dabble_horas/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518     5.762 f  formato/Double_Dabble_horas/bcd_reg[0]/Q
                         net (fo=1, routed)           0.796     6.558    anodos/hora_display[18]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.682 f  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     7.148    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.272 f  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     7.930    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     8.523    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.647 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.243     9.890    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y85          LUT4 (Prop_lut4_I2_O)        0.124    10.014 r  anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.043    13.057    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.634 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.634    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 formato/Double_Dabble_horas/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.981ns  (logic 4.699ns (42.790%)  route 6.282ns (57.210%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.641     5.244    formato/Double_Dabble_horas/CLK
    SLICE_X12Y85         FDRE                                         r  formato/Double_Dabble_horas/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  formato/Double_Dabble_horas/bcd_reg[0]/Q
                         net (fo=1, routed)           0.796     6.558    anodos/hora_display[18]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     7.148    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.272 r  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     7.930    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.054 r  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     8.523    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.647 f  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.254     9.901    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    10.025 r  anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.639    12.664    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.225 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.225    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 formato_alarma/Double_Dabble_segundos/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.950ns  (logic 4.637ns (42.351%)  route 6.312ns (57.649%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.644     5.247    formato_alarma/Double_Dabble_segundos/CLK
    SLICE_X9Y89          FDRE                                         r  formato_alarma/Double_Dabble_segundos/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.419     5.666 f  formato_alarma/Double_Dabble_segundos/bcd_reg[6]/Q
                         net (fo=1, routed)           1.092     6.757    anodos/alarma_display[6]
    SLICE_X9Y86          LUT6 (Prop_lut6_I2_O)        0.296     7.053 f  anodos/segmentos_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.665     7.719    anodos/segmentos_OBUF[6]_inst_i_24_n_0
    SLICE_X9Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.843 f  anodos/segmentos_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.019     8.861    anodos/segmentos_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.985 r  anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     9.816    anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y85          LUT4 (Prop_lut4_I3_O)        0.124     9.940 r  anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.706    12.646    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.196 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.196    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 formato/Double_Dabble_horas/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.861ns  (logic 4.867ns (44.811%)  route 5.994ns (55.189%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.641     5.244    formato/Double_Dabble_horas/CLK
    SLICE_X12Y85         FDRE                                         r  formato/Double_Dabble_horas/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518     5.762 f  formato/Double_Dabble_horas/bcd_reg[0]/Q
                         net (fo=1, routed)           0.796     6.558    anodos/hora_display[18]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.682 f  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     7.148    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.272 f  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     7.930    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     8.523    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.647 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.254     9.901    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I1_O)        0.153    10.054 r  anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.351    12.405    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.700    16.105 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.105    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 formato/Double_Dabble_horas/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.828ns  (logic 4.922ns (45.451%)  route 5.907ns (54.549%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.641     5.244    formato/Double_Dabble_horas/CLK
    SLICE_X12Y85         FDRE                                         r  formato/Double_Dabble_horas/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  formato/Double_Dabble_horas/bcd_reg[0]/Q
                         net (fo=1, routed)           0.796     6.558    anodos/hora_display[18]
    SLICE_X12Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.682 r  anodos/segmentos_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.466     7.148    anodos/segmentos_OBUF[6]_inst_i_31_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.272 r  anodos/segmentos_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.658     7.930    anodos/segmentos_OBUF[6]_inst_i_27_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.054 r  anodos/segmentos_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.469     8.523    anodos/segmentos_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124     8.647 f  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.103     9.750    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.150     9.900 r  anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.414    12.314    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.758    16.072 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.072    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MARCADORDEHORA/T2_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.805ns  (logic 4.847ns (44.863%)  route 5.957ns (55.137%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.638     5.241    MARCADORDEHORA/CLK
    SLICE_X10Y82         FDRE                                         r  MARCADORDEHORA/T2_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  MARCADORDEHORA/T2_rom_reg[3]/Q
                         net (fo=9, routed)           1.269     6.988    ALARMADEHORA/LED_OBUF[15]_inst_i_3_0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I4_O)        0.295     7.283 r  ALARMADEHORA/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.283    ALARMADEHORA/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.663 r  ALARMADEHORA/LED_OBUF[15]_inst_i_3/CO[3]
                         net (fo=15, routed)          2.529    10.192    contador_segundos/CO[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.124    10.316 r  contador_segundos/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.159    12.475    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    16.045 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.045    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MARCADORDEHORA/T2_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.686ns  (logic 4.830ns (45.198%)  route 5.856ns (54.802%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.638     5.241    MARCADORDEHORA/CLK
    SLICE_X10Y82         FDRE                                         r  MARCADORDEHORA/T2_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  MARCADORDEHORA/T2_rom_reg[3]/Q
                         net (fo=9, routed)           1.269     6.988    ALARMADEHORA/LED_OBUF[15]_inst_i_3_0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I4_O)        0.295     7.283 r  ALARMADEHORA/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.283    ALARMADEHORA/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.663 r  ALARMADEHORA/LED_OBUF[15]_inst_i_3/CO[3]
                         net (fo=15, routed)          1.736     9.398    contador_segundos/CO[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  contador_segundos/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.851    12.374    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.926 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.926    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MARCADORDEHORA/T2_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.454ns  (logic 4.831ns (46.212%)  route 5.623ns (53.788%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.638     5.241    MARCADORDEHORA/CLK
    SLICE_X10Y82         FDRE                                         r  MARCADORDEHORA/T2_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  MARCADORDEHORA/T2_rom_reg[3]/Q
                         net (fo=9, routed)           1.269     6.988    ALARMADEHORA/LED_OBUF[15]_inst_i_3_0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I4_O)        0.295     7.283 r  ALARMADEHORA/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.283    ALARMADEHORA/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.663 r  ALARMADEHORA/LED_OBUF[15]_inst_i_3/CO[3]
                         net (fo=15, routed)          1.847     9.510    contador_segundos/CO[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     9.634 r  contador_segundos/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.507    12.141    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    15.695 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.695    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MARCADORDEHORA/T2_rom_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.327ns  (logic 4.829ns (46.766%)  route 5.497ns (53.234%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.638     5.241    MARCADORDEHORA/CLK
    SLICE_X10Y82         FDRE                                         r  MARCADORDEHORA/T2_rom_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.478     5.719 r  MARCADORDEHORA/T2_rom_reg[3]/Q
                         net (fo=9, routed)           1.269     6.988    ALARMADEHORA/LED_OBUF[15]_inst_i_3_0[2]
    SLICE_X10Y81         LUT6 (Prop_lut6_I4_O)        0.295     7.283 r  ALARMADEHORA/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.283    ALARMADEHORA/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.663 r  ALARMADEHORA/LED_OBUF[15]_inst_i_3/CO[3]
                         net (fo=15, routed)          1.724     9.386    contador_segundos/CO[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I2_O)        0.124     9.510 r  contador_segundos/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.505    12.015    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    15.567 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.567    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.210ns (32.063%)  route 0.445ns (67.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.597     1.516    FSM_tiempo/CLK
    SLICE_X6Y82          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.203     1.884    FSM_tiempo/Q[3]
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.046     1.930 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.242     2.171    contador_segundos/AR[0]
    SLICE_X6Y83          FDCE                                         f  contador_segundos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.210ns (32.063%)  route 0.445ns (67.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.597     1.516    FSM_tiempo/CLK
    SLICE_X6Y82          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.203     1.884    FSM_tiempo/Q[3]
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.046     1.930 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.242     2.171    contador_segundos/AR[0]
    SLICE_X6Y83          FDCE                                         f  contador_segundos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.210ns (32.063%)  route 0.445ns (67.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.597     1.516    FSM_tiempo/CLK
    SLICE_X6Y82          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.203     1.884    FSM_tiempo/Q[3]
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.046     1.930 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.242     2.171    contador_segundos/AR[0]
    SLICE_X7Y83          FDCE                                         f  contador_segundos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.210ns (32.063%)  route 0.445ns (67.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.597     1.516    FSM_tiempo/CLK
    SLICE_X6Y82          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.203     1.884    FSM_tiempo/Q[3]
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.046     1.930 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.242     2.171    contador_segundos/AR[0]
    SLICE_X6Y83          FDCE                                         f  contador_segundos/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.210ns (32.063%)  route 0.445ns (67.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.597     1.516    FSM_tiempo/CLK
    SLICE_X6Y82          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.203     1.884    FSM_tiempo/Q[3]
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.046     1.930 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.242     2.171    contador_segundos/AR[0]
    SLICE_X6Y83          FDCE                                         f  contador_segundos/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.210ns (32.063%)  route 0.445ns (67.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.597     1.516    FSM_tiempo/CLK
    SLICE_X6Y82          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 f  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/Q
                         net (fo=4, routed)           0.203     1.884    FSM_tiempo/Q[3]
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.046     1.930 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.242     2.171    contador_segundos/AR[0]
    SLICE_X6Y83          FDCE                                         f  contador_segundos/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 formato/LED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.385ns (65.032%)  route 0.745ns (34.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.571     1.490    formato/CLK
    SLICE_X8Y84          FDRE                                         r  formato/LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  formato/LED_reg/Q
                         net (fo=1, routed)           0.745     2.399    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.621 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.621    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 formato_alarma/tipo_hora_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.537ns (60.656%)  route 0.997ns (39.344%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.571     1.490    formato_alarma/CLK
    SLICE_X10Y84         FDRE                                         r  formato_alarma/tipo_hora_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  formato_alarma/tipo_hora_reg[6]/Q
                         net (fo=1, routed)           0.108     1.763    formato/segmentos_OBUF[6]_inst_i_3[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.808 f  formato/segmentos_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.138     1.946    anodos/segmentos_OBUF[0]_inst_i_1_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.991 r  anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.172     2.162    anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I0_O)        0.045     2.207 r  anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.786    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.025 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.025    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MARCADORDEHORA/T2_rom_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.616ns (62.297%)  route 0.978ns (37.703%))
  Logic Levels:           4  (CARRY4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.569     1.488    MARCADORDEHORA/CLK
    SLICE_X10Y82         FDRE                                         r  MARCADORDEHORA/T2_rom_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  MARCADORDEHORA/T2_rom_reg[2]/Q
                         net (fo=10, routed)          0.167     1.819    ALARMADEHORA/LED_OBUF[15]_inst_i_3_0[1]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.864 r  ALARMADEHORA/LED_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.864    ALARMADEHORA/LED_OBUF[15]_inst_i_5_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.975 r  ALARMADEHORA/LED_OBUF[15]_inst_i_3/CO[3]
                         net (fo=15, routed)          0.407     2.382    contador_segundos/CO[0]
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.045     2.427 r  contador_segundos/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.831    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.083 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.083    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 formato/Double_Dabble_segundos/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.554ns (59.552%)  route 1.056ns (40.448%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.571     1.490    formato/Double_Dabble_segundos/CLK
    SLICE_X8Y85          FDRE                                         r  formato/Double_Dabble_segundos/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.148     1.638 r  formato/Double_Dabble_segundos/bcd_reg[7]/Q
                         net (fo=1, routed)           0.093     1.731    anodos/hora_display[9]
    SLICE_X8Y85          LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.286     2.116    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.045     2.161 r  anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.677     2.838    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.262     4.100 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.100    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_Boton_DER/FSM_sequential_CurrentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.824ns  (logic 1.631ns (18.484%)  route 7.193ns (81.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.553     8.824    FSM_Boton_DER/AR[0]
    SLICE_X10Y78         FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.515     4.938    FSM_Boton_DER/CLK
    SLICE_X10Y78         FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_Boton_DER/FSM_sequential_CurrentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.824ns  (logic 1.631ns (18.484%)  route 7.193ns (81.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.553     8.824    FSM_Boton_DER/AR[0]
    SLICE_X10Y78         FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.515     4.938    FSM_Boton_DER/CLK
    SLICE_X10Y78         FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_Boton_DER/t_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.824ns  (logic 1.631ns (18.484%)  route 7.193ns (81.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.553     8.824    FSM_Boton_DER/AR[0]
    SLICE_X10Y78         FDRE                                         r  FSM_Boton_DER/t_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.515     4.938    FSM_Boton_DER/CLK
    SLICE_X10Y78         FDRE                                         r  FSM_Boton_DER/t_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            BOTON_DER/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.692ns  (logic 1.631ns (18.765%)  route 7.061ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.421     8.692    BOTON_DER/AR[0]
    SLICE_X14Y79         FDSE                                         r  BOTON_DER/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    BOTON_DER/CLK
    SLICE_X14Y79         FDSE                                         r  BOTON_DER/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            BOTON_DER/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.692ns  (logic 1.631ns (18.765%)  route 7.061ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.421     8.692    BOTON_DER/AR[0]
    SLICE_X14Y79         FDRE                                         r  BOTON_DER/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    BOTON_DER/CLK
    SLICE_X14Y79         FDRE                                         r  BOTON_DER/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            BOTON_DER/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.692ns  (logic 1.631ns (18.765%)  route 7.061ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.421     8.692    BOTON_DER/AR[0]
    SLICE_X14Y79         FDRE                                         r  BOTON_DER/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    BOTON_DER/CLK
    SLICE_X14Y79         FDRE                                         r  BOTON_DER/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            BOTON_DER/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.692ns  (logic 1.631ns (18.765%)  route 7.061ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.421     8.692    BOTON_DER/AR[0]
    SLICE_X14Y79         FDRE                                         r  BOTON_DER/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    BOTON_DER/CLK
    SLICE_X14Y79         FDRE                                         r  BOTON_DER/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            BOTON_DER/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.692ns  (logic 1.631ns (18.765%)  route 7.061ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.421     8.692    BOTON_DER/AR[0]
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    BOTON_DER/CLK
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            BOTON_DER/PB_sync_aux_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.692ns  (logic 1.631ns (18.765%)  route 7.061ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.421     8.692    BOTON_DER/AR[0]
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/PB_sync_aux_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    BOTON_DER/CLK
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            BOTON_DER/PB_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.692ns  (logic 1.631ns (18.765%)  route 7.061ns (81.235%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=10, routed)          3.640     5.147    formato/Double_Dabble_minutos/CPU_RESETN_IBUF
    SLICE_X7Y83          LUT1 (Prop_lut1_I0_O)        0.124     5.271 r  formato/Double_Dabble_minutos/FSM_onehot_state[4]_i_1/O
                         net (fo=266, routed)         3.421     8.692    BOTON_DER/AR[0]
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/PB_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         1.513     4.936    BOTON_DER/CLK
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/PB_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.920%)  route 0.129ns (44.080%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=8, routed)           0.129     0.293    MARCADORDEHORA/T1_rom_reg[5]_2[0]
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.867     2.032    MARCADORDEHORA/CLK
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[0]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.487%)  route 0.157ns (51.513%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  contador_segundos/count_reg[1]/Q
                         net (fo=7, routed)           0.157     0.305    MARCADORDEHORA/T1_rom_reg[5]_2[1]
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.867     2.032    MARCADORDEHORA/CLK
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[1]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.255%)  route 0.202ns (57.745%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  contador_segundos/count_reg[4]/Q
                         net (fo=20, routed)          0.202     0.350    MARCADORDEHORA/T1_rom_reg[5]_2[4]
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.867     2.032    MARCADORDEHORA/CLK
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[4]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.737%)  route 0.211ns (56.263%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[3]/Q
                         net (fo=21, routed)          0.211     0.375    MARCADORDEHORA/T1_rom_reg[5]_2[3]
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.867     2.032    MARCADORDEHORA/CLK
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.839%)  route 0.248ns (60.161%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[5]/Q
                         net (fo=19, routed)          0.248     0.412    MARCADORDEHORA/T1_rom_reg[5]_2[5]
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.867     2.032    MARCADORDEHORA/CLK
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[5]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.590%)  route 0.251ns (57.410%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=8, routed)           0.251     0.392    contador_segundos/Q[2]
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.045     0.437 r  contador_segundos/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.437    FSM_tiempo/D[2]
    SLICE_X6Y82          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.866     2.031    FSM_tiempo/CLK
    SLICE_X6Y82          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.086%)  route 0.344ns (70.914%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[2]/Q
                         net (fo=8, routed)           0.344     0.485    MARCADORDEHORA/T1_rom_reg[5]_2[2]
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.867     2.032    MARCADORDEHORA/CLK
    SLICE_X5Y83          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[2]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            BOTON_IZQ/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.256ns (39.241%)  route 0.396ns (60.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.652    BOTON_IZQ/BTNL_IBUF
    SLICE_X3Y77          FDRE                                         r  BOTON_IZQ/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.864     2.029    BOTON_IZQ/CLK
    SLICE_X3Y77          FDRE                                         r  BOTON_IZQ/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.254ns (35.727%)  route 0.457ns (64.273%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  contador_segundos/count_reg[5]/Q
                         net (fo=19, routed)          0.247     0.411    contador_segundos/Q[5]
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.456 f  contador_segundos/FSM_onehot_CurrentState[4]_i_2/O
                         net (fo=2, routed)           0.210     0.666    FSM_tiempo/FSM_onehot_CurrentState_reg[0]_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.045     0.711 r  FSM_tiempo/FSM_onehot_CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.711    FSM_tiempo/FSM_onehot_CurrentState[0]_i_1_n_0
    SLICE_X8Y82          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.838     2.003    FSM_tiempo/CLK
    SLICE_X8Y82          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            BOTON_DER/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.235ns (29.458%)  route 0.564ns (70.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.564     0.799    BOTON_DER/BTNR_IBUF
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=366, routed)         0.835     2.000    BOTON_DER/CLK
    SLICE_X15Y79         FDRE                                         r  BOTON_DER/PB_sync_aux_reg/C





