# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do matrix_multiplication_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication" C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v 
# -- Compiling module IROM
# 
# Top level modules:
# 	IROM
# End time: 17:18:13 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication" C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v 
# -- Compiling module DRAM
# 
# Top level modules:
# 	DRAM
# End time: 17:18:13 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication" C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 17:18:13 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication" C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v 
# -- Compiling module top_processor
# 
# Top level modules:
# 	top_processor
# End time: 17:18:13 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication" C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/Register.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 17:18:13 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/clock_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication" C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 17:18:14 on Jul 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:14 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication" C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 17:18:14 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/ACRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:14 on Jul 03,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication" C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/ACRegister.v 
# -- Compiling module ACRegister
# ** Error: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/ACRegister.v(8): (vlog-2730) Undefined variable: 'word_size'.
# ** Error: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/ACRegister.v(14): 'word_size' already declared in this scope.
# ** Error: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/ACRegister.v(3): Identifier must be declared with a port mode: data_in.
# End time: 17:18:14 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./matrix_multiplication_run_msim_rtl_verilog.do line 15
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Academic\ Content/Semester\ 5/Processor\ Design/mattrix\ multiplication {C:/Academic Content/Semester 5/Proce..."
vsim work.top_processor
# vsim work.top_processor 
# Start time: 17:19:15 on Jul 03,2021
# Loading work.top_processor
# Loading work.processor
# Loading work.Register
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v(53): Instantiation of 'ALU' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/processor1 File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v(55): Instantiation of 'ACRegister' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/processor1 File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v(58): Instantiation of 'control_unit' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/processor1 File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# Loading work.bus
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v(62): Instantiation of 'state_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# Loading work.clock_divider
# Loading work.DRAM
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v(62): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/datamemory File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# Loading work.IROM
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v(58): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/instructionmemory File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# Error loading design
# End time: 17:19:15 on Jul 03,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vsim work.top_processor
# vsim work.top_processor 
# Start time: 17:19:16 on Jul 03,2021
# Loading work.top_processor
# Loading work.processor
# Loading work.Register
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v(53): Instantiation of 'ALU' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/processor1 File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v(55): Instantiation of 'ACRegister' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/processor1 File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v(58): Instantiation of 'control_unit' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/processor1 File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# Loading work.bus
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v(62): Instantiation of 'state_controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# Loading work.clock_divider
# Loading work.DRAM
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v(62): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/datamemory File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# Loading work.IROM
# ** Error: (vsim-3033) C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v(58): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /top_processor/instructionmemory File: C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v
#         Searched libraries:
#             C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim/rtl_work
# Error loading design
# End time: 17:19:17 on Jul 03,2021, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vsim work.bus
# vsim work.bus 
# Start time: 17:40:13 on Jul 03,2021
# Loading work.bus
# Load canceled
# End time: 18:16:02 on Jul 03,2021, Elapsed time: 0:35:49
# Errors: 1, Warnings: 0
