#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May  5 20:23:46 2025
# Process ID: 13004
# Current directory: C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3460 C:\TaiLieuHocTap\Nam3k2\FPGA\uart_copy\UART_COPY.xpr
# Log file: C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/vivado.log
# Journal file: C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 821.191 ; gain = 197.090
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  5 22:07:30 2025...
