ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_conv_partial_q15.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c"
  20              		.section	.text.arm_conv_partial_q15,"ax",%progbits
  21              		.align	1
  22              		.global	arm_conv_partial_q15
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_conv_partial_q15:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Title:        arm_conv_partial_q15.c
   4:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Description:  Partial convolution of Q15 sequences
   5:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
   6:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
   9:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /*
  12:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  14:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  16:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  20:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  22:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  */
  28:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  29:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  31:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /**
  32:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  */
  34:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  35:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /**
  36:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @addtogroup PartialConv
  37:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  */
  39:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  40:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** /**
  41:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @brief Partial convolution of Q15 sequences.
  42:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @param[in]       *pSrcA points to the first input sequence.
  43:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @param[in]       srcALen length of the first input sequence.
  44:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @param[in]       *pSrcB points to the second input sequence.
  45:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @param[in]       srcBLen length of the second input sequence.
  46:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @param[out]      *pDst points to the location where the output result is written.
  47:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @param[in]       firstIndex is the first output sample to start with.
  48:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @param[in]       numPoints is the number of output points to be computed.
  49:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMEN
  50:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  51:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Refer to <code>arm_conv_partial_fast_q15()</code> for a faster but less precise version of this 
  52:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  53:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * \par
  54:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  * Refer the function <code>arm_conv_partial_opt_q15()</code> for a faster implementation of this f
  55:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  *
  56:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****  */
  57:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  58:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** arm_status arm_conv_partial_q15(
  59:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t * pSrcA,
  60:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   uint32_t srcALen,
  61:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t * pSrcB,
  62:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   uint32_t srcBLen,
  63:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t * pDst,
  64:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   uint32_t firstIndex,
  65:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   uint32_t numPoints)
  66:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** {
  30              		.loc 1 66 1 view -0
  31              		.cfi_startproc
  32              		@ args = 12, pretend = 0, frame = 88
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 66 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 97B0     		sub	sp, sp, #92
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 128
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 3


  50 0006 0446     		mov	r4, r0
  51 0008 0846     		mov	r0, r1
  52              	.LVL1:
  53              		.loc 1 66 1 view .LVU2
  54 000a 0F91     		str	r1, [sp, #60]
  55 000c 1646     		mov	r6, r2
  56 000e 0D92     		str	r2, [sp, #52]
  57 0010 9846     		mov	r8, r3
  58 0012 229B     		ldr	r3, [sp, #136]
  59              	.LVL2:
  67:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  68:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  69:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #if (defined(ARM_MATH_CM7) || defined(ARM_MATH_CM4) || defined(ARM_MATH_CM3)) && !defined(UNALIGNED
  70:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  71:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  72:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  73:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t *pIn1;                                   /* inputA pointer               */
  60              		.loc 1 73 3 is_stmt 1 view .LVU3
  74:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t *pIn2;                                   /* inputB pointer               */
  61              		.loc 1 74 3 view .LVU4
  75:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t *pOut = pDst;                            /* output pointer               */
  62              		.loc 1 75 3 view .LVU5
  76:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulator                  */
  63              		.loc 1 76 3 view .LVU6
  77:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t *px;                                     /* Intermediate inputA pointer  */
  64              		.loc 1 77 3 view .LVU7
  78:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t *py;                                     /* Intermediate inputB pointer  */
  65              		.loc 1 78 3 view .LVU8
  79:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers        */
  66              		.loc 1 79 3 view .LVU9
  80:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables */
  67              		.loc 1 80 3 view .LVU10
  81:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   uint32_t j, k, count, check, blkCnt;
  68              		.loc 1 81 3 view .LVU11
  82:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   int32_t blockSize1, blockSize2, blockSize3;    /* loop counter                 */
  69              		.loc 1 82 3 view .LVU12
  83:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   arm_status status;                             /* status of Partial convolution */
  70              		.loc 1 83 3 view .LVU13
  84:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  85:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Check for range of output samples to be calculated */
  86:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
  71              		.loc 1 86 3 view .LVU14
  72              		.loc 1 86 19 is_stmt 0 view .LVU15
  73 0014 219D     		ldr	r5, [sp, #132]
  74 0016 EA18     		adds	r2, r5, r3
  75              	.LVL3:
  76              		.loc 1 86 44 view .LVU16
  77 0018 4144     		add	r1, r8, r1
  78              	.LVL4:
  79              		.loc 1 86 44 view .LVU17
  80 001a 0139     		subs	r1, r1, #1
  81              		.loc 1 86 6 view .LVU18
  82 001c 8A42     		cmp	r2, r1
  83 001e 00F2E482 		bhi	.L51
  87:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
  88:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
  89:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 4


  90:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
  91:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   else
  92:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
  93:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
  94:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
  95:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* srcB is always made to slide across srcA. */
  96:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
  97:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     if (srcALen >= srcBLen)
  84              		.loc 1 97 5 is_stmt 1 view .LVU19
  85              		.loc 1 97 8 is_stmt 0 view .LVU20
  86 0022 8045     		cmp	r8, r0
  87 0024 04D8     		bhi	.L3
  98:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
  99:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialization of inputA pointer */
 100:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pIn1 = pSrcA;
  88              		.loc 1 100 12 view .LVU21
  89 0026 0D94     		str	r4, [sp, #52]
 101:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 102:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialization of inputB pointer */
 103:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pIn2 = pSrcB;
  90              		.loc 1 103 12 view .LVU22
  91 0028 3446     		mov	r4, r6
  92              	.LVL5:
  97:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
  93              		.loc 1 97 8 view .LVU23
  94 002a 4146     		mov	r1, r8
  95 002c 8046     		mov	r8, r0
  96              	.LVL6:
  97:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
  97              		.loc 1 97 8 view .LVU24
  98 002e 0F91     		str	r1, [sp, #60]
  99              	.LVL7:
 100              	.L3:
 104:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 105:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     else
 106:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 107:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialization of inputA pointer */
 108:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pIn1 = pSrcB;
 109:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 110:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialization of inputB pointer */
 111:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pIn2 = pSrcA;
 112:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 113:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 114:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       j = srcBLen;
 115:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       srcBLen = srcALen;
 116:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       srcALen = j;
 117:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 118:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 119:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Conditions to check which loopCounter holds
 120:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * the first and last indices of the output samples to be calculated. */
 121:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     check = firstIndex + numPoints;
 101              		.loc 1 121 5 is_stmt 1 view .LVU25
 122:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize3 = ((int32_t)check > (int32_t)srcALen) ? (int32_t)check - (int32_t)srcALen : 0;
 102              		.loc 1 122 5 view .LVU26
 103              		.loc 1 122 36 is_stmt 0 view .LVU27
 104 0030 4046     		mov	r0, r8
 105              		.loc 1 122 90 view .LVU28
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 5


 106 0032 4245     		cmp	r2, r8
 107 0034 14DD     		ble	.L52
 108              		.loc 1 122 90 discriminator 1 view .LVU29
 109 0036 A2EB0801 		sub	r1, r2, r8
 110              	.L4:
 111              	.LVL8:
 123:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + 
 112              		.loc 1 123 5 is_stmt 1 view .LVU30
 113              		.loc 1 123 117 is_stmt 0 view .LVU31
 114 003a 219D     		ldr	r5, [sp, #132]
 115 003c A842     		cmp	r0, r5
 116 003e 01DC     		bgt	.L5
 117              		.loc 1 123 76 discriminator 1 view .LVU32
 118 0040 491B     		subs	r1, r1, r5
 119              	.LVL9:
 120              		.loc 1 123 117 discriminator 1 view .LVU33
 121 0042 0144     		add	r1, r1, r0
 122              	.L5:
 123              	.LVL10:
 124:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = (((int32_t) srcBLen - 1) - (int32_t) firstIndex);
 124              		.loc 1 124 5 is_stmt 1 view .LVU34
 125              		.loc 1 124 43 is_stmt 0 view .LVU35
 126 0044 0F98     		ldr	r0, [sp, #60]
 127 0046 219D     		ldr	r5, [sp, #132]
 128 0048 A0EB050C 		sub	ip, r0, r5
 129 004c 0CF1FF3C 		add	ip, ip, #-1
 130              	.LVL11:
 125:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 131              		.loc 1 125 5 is_stmt 1 view .LVU36
 126:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****                                      (int32_t) numPoints) : 0;
 132              		.loc 1 126 59 is_stmt 0 view .LVU37
 133 0050 BCF1000F 		cmp	ip, #0
 134 0054 06DD     		ble	.L53
 125:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 135              		.loc 1 125 56 view .LVU38
 136 0056 0138     		subs	r0, r0, #1
 125:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 137              		.loc 1 125 76 view .LVU39
 138 0058 8242     		cmp	r2, r0
 139 005a 05D8     		bhi	.L6
 125:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 140              		.loc 1 125 76 discriminator 2 view .LVU40
 141 005c 9C46     		mov	ip, r3
 142              	.LVL12:
 125:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize1 = (blockSize1 > 0) ? ((check > (srcBLen - 1U)) ? blockSize1 :
 143              		.loc 1 125 76 discriminator 2 view .LVU41
 144 005e 03E0     		b	.L6
 145              	.LVL13:
 146              	.L52:
 122:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize3 = ((int32_t)firstIndex > (int32_t)srcALen - 1) ? blockSize3 - (int32_t)firstIndex + 
 147              		.loc 1 122 90 discriminator 2 view .LVU42
 148 0060 0021     		movs	r1, #0
 149 0062 EAE7     		b	.L4
 150              	.LVL14:
 151              	.L53:
 152              		.loc 1 126 59 discriminator 1 view .LVU43
 153 0064 4FF0000C 		mov	ip, #0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 6


 154              	.LVL15:
 155              	.L6:
 127:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (int32_t) check - ((blockSize3 + blockSize1) +
 156              		.loc 1 127 5 is_stmt 1 view .LVU44
 157              		.loc 1 127 49 is_stmt 0 view .LVU45
 158 0068 01EB0C03 		add	r3, r1, ip
 159              		.loc 1 127 63 view .LVU46
 160 006c 2198     		ldr	r0, [sp, #132]
 161 006e 0344     		add	r3, r3, r0
 162              		.loc 1 127 16 view .LVU47
 163 0070 D21A     		subs	r2, r2, r3
 164              	.LVL16:
 128:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****                                     (int32_t) firstIndex);
 129:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blockSize2 = (blockSize2 > 0) ? blockSize2 : 0;
 165              		.loc 1 129 5 is_stmt 1 view .LVU48
 166              		.loc 1 129 16 is_stmt 0 view .LVU49
 167 0072 22EAE277 		bic	r7, r2, r2, asr #31
 168              	.LVL17:
 130:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 131:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 132:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The function is internally
 133:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * divided into three stages according to the number of multiplications that has to be
 134:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * taken place between inputA samples and inputB samples. In the first stage of the
 135:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * algorithm, the multiplications increase by one for every iteration.
 136:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * In the second stage of the algorithm, srcBLen number of multiplications are done.
 137:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * In the third stage of the algorithm, the multiplications decrease by one
 138:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * for every iteration. */
 139:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 140:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Set the output pointer to point to the firstIndex
 141:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * of the output sample to be calculated. */
 142:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pOut = pDst + firstIndex;
 169              		.loc 1 142 5 is_stmt 1 view .LVU50
 170              		.loc 1 142 17 is_stmt 0 view .LVU51
 171 0076 209B     		ldr	r3, [sp, #128]
 172 0078 03EB4003 		add	r3, r3, r0, lsl #1
 173 007c 0993     		str	r3, [sp, #36]
 174              	.LVL18:
 143:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 144:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* --------------------------
 145:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Initializations of stage1
 146:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * -------------------------*/
 147:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 148:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* sum = x[0] * y[0]
 149:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum = x[0] * y[1] + x[1] * y[0]
 150:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ....
 151:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 152:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      */
 153:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 154:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* In this stage the MAC operations are increased by 1 for every iteration.
 155:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        The count variable holds the number of MAC operations performed.
 156:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        Since the partial convolution starts from firstIndex
 157:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        Number of Macs to be performed is firstIndex + 1 */
 158:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     count = 1U + firstIndex;
 175              		.loc 1 158 5 is_stmt 1 view .LVU52
 176              		.loc 1 158 11 is_stmt 0 view .LVU53
 177 007e 461C     		adds	r6, r0, #1
 178              	.LVL19:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 7


 159:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 160:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputA */
 161:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pIn1;
 179              		.loc 1 161 5 is_stmt 1 view .LVU54
 162:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 163:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputB */
 164:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pSrc2 = pIn2 + firstIndex;
 180              		.loc 1 164 5 view .LVU55
 181              		.loc 1 164 11 is_stmt 0 view .LVU56
 182 0080 04EB400E 		add	lr, r4, r0, lsl #1
 183              	.LVL20:
 165:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 184              		.loc 1 165 5 is_stmt 1 view .LVU57
 166:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 167:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* ------------------------
 168:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Stage1 process
 169:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ----------------------*/
 170:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 171:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* For loop unrolling by 4, this stage is divided into two. */
 172:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* First part of this stage computes the MAC operations less than 4 */
 173:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Second part of this stage computes the MAC operations greater than or equal to 4 */
 174:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 175:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The first part of the stage starts here */
 176:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while ((count < 4U) && (blockSize1 > 0))
 185              		.loc 1 176 5 view .LVU58
 186 0084 8946     		mov	r9, r1
 187              		.loc 1 176 11 is_stmt 0 view .LVU59
 188 0086 16E0     		b	.L7
 189              	.LVL21:
 190              	.L8:
 177:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 178:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Accumulator is made zero for every iteration */
 179:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 180:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 181:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Loop over number of MAC operations between
 182:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * inputA samples and inputB samples */
 183:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count;
 184:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 185:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 186:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 187:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 188:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALD(*px++, *py--, sum);
 191              		.loc 1 188 9 is_stmt 1 view .LVU60
 192              		.loc 1 188 24 is_stmt 0 view .LVU61
 193 0088 31F902EB 		ldrsh	lr, [r1], #2
 194              	.LVL22:
 195              		.loc 1 188 31 view .LVU62
 196 008c 30F902A9 		ldrsh	r10, [r0], #-2
 197              	.LVL23:
 198              	.LBB78:
 199              	.LBI78:
 200              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 8


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 9


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 10


 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 11


 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 12


 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 13


 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 14


 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 15


 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 16


 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 17


 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 18


 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 19


 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 20


 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 21


 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 22


 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 23


 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 24


 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 25


 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 26


1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 27


1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 28


1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 29


1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 30


1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 31


1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 32


1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 33


1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 34


1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 35


1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 36


1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 37


1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 38


1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 39


1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 40


1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 41


1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 42


1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 43


2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2042:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
2045:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2046:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2047:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2049:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2050:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
 201              		.loc 2 2052 31 is_stmt 1 view .LVU63
 202              	.LBB79:
2053:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
 203              		.loc 2 2054 3 view .LVU64
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 44


2055:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2056:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2057:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2058:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
 204              		.loc 2 2058 3 view .LVU65
2059:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2060:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2061:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 205              		.loc 2 2061 3 view .LVU66
 206              		.syntax unified
 207              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 208 0090 CEFBCA32 		smlald r3, r2, lr, r10
 209              	@ 0 "" 2
 210              	.LVL24:
2062:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2063:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2064:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2065:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2066:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
 211              		.loc 2 2066 3 view .LVU67
 212              		.loc 2 2066 3 is_stmt 0 view .LVU68
 213              		.thumb
 214              		.syntax unified
 215              	.LBE79:
 216              	.LBE78:
 189:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 190:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 191:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 217              		.loc 1 191 9 is_stmt 1 view .LVU69
 218              		.loc 1 191 10 is_stmt 0 view .LVU70
 219 0094 013D     		subs	r5, r5, #1
 220              	.LVL25:
 221              	.L10:
 185:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 222              		.loc 1 185 16 is_stmt 1 view .LVU71
 223 0096 002D     		cmp	r5, #0
 224 0098 F6D1     		bne	.L8
 192:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 193:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 194:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 195:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 225              		.loc 1 195 7 view .LVU72
 226              	.LBB80:
 227              		.loc 1 195 26 view .LVU73
 228 009a DB0B     		lsrs	r3, r3, #15
 229              	.LVL26:
 230              		.loc 1 195 26 is_stmt 0 view .LVU74
 231 009c 43EA4243 		orr	r3, r3, r2, lsl #17
 232              	.LVL27:
 233              		.loc 1 195 26 is_stmt 1 view .LVU75
 234              		.syntax unified
 235              	@ 195 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 236 00a0 03F30F03 		ssat r3, #16, r3
 237              	@ 0 "" 2
 238              	.LVL28:
 239              		.loc 1 195 26 view .LVU76
 240              		.thumb
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 45


 241              		.syntax unified
 242              	.LBE80:
 243              		.loc 1 195 12 is_stmt 0 view .LVU77
 244 00a4 099A     		ldr	r2, [sp, #36]
 245              	.LVL29:
 246              		.loc 1 195 15 view .LVU78
 247 00a6 22F8023B 		strh	r3, [r2], #2	@ movhi
 248              	.LVL30:
 196:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 197:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 198:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = ++pSrc2;
 249              		.loc 1 198 7 is_stmt 1 view .LVU79
 250              		.loc 1 198 10 is_stmt 0 view .LVU80
 251 00aa 0BF1020E 		add	lr, fp, #2
 252              	.LVL31:
 199:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 253              		.loc 1 199 7 is_stmt 1 view .LVU81
 200:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 201:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Increment the MAC count */
 202:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count++;
 254              		.loc 1 202 7 view .LVU82
 255              		.loc 1 202 12 is_stmt 0 view .LVU83
 256 00ae 0136     		adds	r6, r6, #1
 257              	.LVL32:
 203:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 204:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement the loop counter */
 205:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blockSize1--;
 258              		.loc 1 205 7 is_stmt 1 view .LVU84
 259              		.loc 1 205 17 is_stmt 0 view .LVU85
 260 00b0 0CF1FF3C 		add	ip, ip, #-1
 261              	.LVL33:
 195:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 262              		.loc 1 195 12 view .LVU86
 263 00b4 0992     		str	r2, [sp, #36]
 264              	.LVL34:
 265              	.L7:
 176:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 266              		.loc 1 176 25 is_stmt 1 view .LVU87
 267 00b6 032E     		cmp	r6, #3
 268 00b8 09D8     		bhi	.L9
 176:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 269              		.loc 1 176 25 is_stmt 0 discriminator 1 view .LVU88
 270 00ba BCF1000F 		cmp	ip, #0
 271 00be 06DD     		ble	.L9
 272 00c0 7046     		mov	r0, lr
 273 00c2 0D99     		ldr	r1, [sp, #52]
 183:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 274              		.loc 1 183 9 view .LVU89
 275 00c4 3546     		mov	r5, r6
 179:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 276              		.loc 1 179 11 view .LVU90
 277 00c6 0023     		movs	r3, #0
 278 00c8 1A46     		mov	r2, r3
 279 00ca F346     		mov	fp, lr
 280 00cc E3E7     		b	.L10
 281              	.L9:
 206:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 46


 207:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 208:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The second part of the stage starts here */
 209:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The internal loop, over count, is unrolled by 4 */
 210:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* To, read the last two inputB samples using SIMD:
 211:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
 212:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = py - 1;
 282              		.loc 1 212 5 is_stmt 1 view .LVU91
 283              		.loc 1 212 13 is_stmt 0 view .LVU92
 284 00ce AEF10200 		sub	r0, lr, #2
 285              	.LVL35:
 213:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 214:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while (blockSize1 > 0)
 286              		.loc 1 214 5 is_stmt 1 view .LVU93
 287 00d2 CA46     		mov	r10, r9
 288 00d4 B946     		mov	r9, r7
 289              	.LVL36:
 290              		.loc 1 214 5 is_stmt 0 view .LVU94
 291 00d6 3746     		mov	r7, r6
 292              	.LVL37:
 293              		.loc 1 214 11 view .LVU95
 294 00d8 32E0     		b	.L11
 295              	.LVL38:
 296              	.L13:
 215:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 216:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Accumulator is made zero for every iteration */
 217:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 218:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 219:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 220:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count >> 2U;
 221:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 222:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 223:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 224:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 225:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 226:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 227:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
 228:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALDX(*__SIMD32(px)++, *__SIMD32(py)--, sum);
 297              		.loc 1 228 9 is_stmt 1 view .LVU96
 298              		.loc 1 228 25 is_stmt 0 view .LVU97
 299 00da 0D46     		mov	r5, r1
 300 00dc 55F8084B 		ldr	r4, [r5], #8
 301              	.LVL39:
 302              		.loc 1 228 42 view .LVU98
 303 00e0 0746     		mov	r7, r0
 304 00e2 57F808E9 		ldr	lr, [r7], #-8
 305              	.LVL40:
 306              	.LBB81:
 307              	.LBI81:
2067:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2068:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
 308              		.loc 2 2069 31 is_stmt 1 view .LVU99
 309              	.LBB82:
2070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
 310              		.loc 2 2071 3 view .LVU100
2072:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 47


2073:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2074:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
 311              		.loc 2 2075 3 view .LVU101
2076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2077:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2078:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
 312              		.loc 2 2078 3 view .LVU102
 313              		.syntax unified
 314              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 315 00e6 C4FBDE32 		smlaldx r3, r2, r4, lr
 316              	@ 0 "" 2
 317              	.LVL41:
2079:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2080:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2081:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2082:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2083:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
 318              		.loc 2 2083 3 view .LVU103
 319              		.loc 2 2083 3 is_stmt 0 view .LVU104
 320              		.thumb
 321              		.syntax unified
 322              	.LBE82:
 323              	.LBE81:
 229:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
 230:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALDX(*__SIMD32(px)++, *__SIMD32(py)--, sum);
 324              		.loc 1 230 9 is_stmt 1 view .LVU105
 325              		.loc 1 230 25 is_stmt 0 view .LVU106
 326 00ea 4968     		ldr	r1, [r1, #4]
 327              	.LVL42:
 328              		.loc 1 230 42 view .LVU107
 329 00ec 50F8040C 		ldr	r0, [r0, #-4]
 330              	.LVL43:
 331              	.LBB83:
 332              	.LBI83:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333              		.loc 2 2069 31 is_stmt 1 view .LVU108
 334              	.LBB84:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 335              		.loc 2 2071 3 view .LVU109
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336              		.loc 2 2075 3 view .LVU110
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 337              		.loc 2 2078 3 view .LVU111
 338              		.syntax unified
 339              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 340 00f0 C1FBD032 		smlaldx r3, r2, r1, r0
 341              	@ 0 "" 2
 342              	.LVL44:
 343              		.loc 2 2083 3 view .LVU112
 344              		.loc 2 2083 3 is_stmt 0 view .LVU113
 345              		.thumb
 346              		.syntax unified
 347              	.LBE84:
 348              	.LBE83:
 231:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 232:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 48


 233:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 349              		.loc 1 233 9 is_stmt 1 view .LVU114
 350              		.loc 1 233 10 is_stmt 0 view .LVU115
 351 00f4 013E     		subs	r6, r6, #1
 352              	.LVL45:
 230:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 353              		.loc 1 230 55 view .LVU116
 354 00f6 3846     		mov	r0, r7
 230:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 355              		.loc 1 230 38 view .LVU117
 356 00f8 2946     		mov	r1, r5
 357              	.LVL46:
 358              	.L12:
 224:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 359              		.loc 1 224 16 is_stmt 1 view .LVU118
 360 00fa 002E     		cmp	r6, #0
 361 00fc EDD1     		bne	.L13
 234:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 235:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 236:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* For the next MAC operations, the pointer py is used without SIMD
 237:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * So, py is incremented by 1 */
 238:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = py + 1U;
 362              		.loc 1 238 15 is_stmt 0 view .LVU119
 363 00fe DDF800E0 		ldr	lr, [sp]
 364 0102 019F     		ldr	r7, [sp, #4]
 365 0104 5C46     		mov	r4, fp
 366              		.loc 1 238 7 is_stmt 1 view .LVU120
 367              		.loc 1 238 15 is_stmt 0 view .LVU121
 368 0106 0230     		adds	r0, r0, #2
 369              	.LVL47:
 239:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 240:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 241:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** No loop unrolling is used. */
 242:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count % 0x4U;
 370              		.loc 1 242 7 is_stmt 1 view .LVU122
 371              		.loc 1 242 9 is_stmt 0 view .LVU123
 372 0108 07F00305 		and	r5, r7, #3
 373              	.LVL48:
 243:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 244:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 374              		.loc 1 244 7 is_stmt 1 view .LVU124
 375 010c F346     		mov	fp, lr
 376              	.LVL49:
 377              		.loc 1 244 13 is_stmt 0 view .LVU125
 378 010e 06E0     		b	.L14
 379              	.L15:
 245:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 246:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 247:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALD(*px++, *py--, sum);
 380              		.loc 1 247 9 is_stmt 1 view .LVU126
 381              	.LVL50:
 382              		.loc 1 247 24 is_stmt 0 view .LVU127
 383 0110 31F9026B 		ldrsh	r6, [r1], #2
 384              	.LVL51:
 385              		.loc 1 247 31 view .LVU128
 386 0114 30F902E9 		ldrsh	lr, [r0], #-2
 387              	.LVL52:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 49


 388              	.LBB85:
 389              	.LBI85:
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 390              		.loc 2 2052 31 is_stmt 1 view .LVU129
 391              	.LBB86:
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 392              		.loc 2 2054 3 view .LVU130
2058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393              		.loc 2 2058 3 view .LVU131
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 394              		.loc 2 2061 3 view .LVU132
 395              		.syntax unified
 396              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 397 0118 C6FBCE32 		smlald r3, r2, r6, lr
 398              	@ 0 "" 2
 399              	.LVL53:
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 400              		.loc 2 2066 3 view .LVU133
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 401              		.loc 2 2066 3 is_stmt 0 view .LVU134
 402              		.thumb
 403              		.syntax unified
 404              	.LBE86:
 405              	.LBE85:
 248:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 249:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 250:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 406              		.loc 1 250 9 is_stmt 1 view .LVU135
 407              		.loc 1 250 10 is_stmt 0 view .LVU136
 408 011c 013D     		subs	r5, r5, #1
 409              	.LVL54:
 410              	.L14:
 244:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 411              		.loc 1 244 16 is_stmt 1 view .LVU137
 412 011e 002D     		cmp	r5, #0
 413 0120 F6D1     		bne	.L15
 251:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 252:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 253:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 254:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 414              		.loc 1 254 7 view .LVU138
 415              	.LBB87:
 416              		.loc 1 254 26 view .LVU139
 417 0122 DB0B     		lsrs	r3, r3, #15
 418              	.LVL55:
 419              		.loc 1 254 26 is_stmt 0 view .LVU140
 420 0124 43EA4243 		orr	r3, r3, r2, lsl #17
 421              	.LVL56:
 422              		.loc 1 254 26 is_stmt 1 view .LVU141
 423              		.syntax unified
 424              	@ 254 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 425 0128 03F30F03 		ssat r3, #16, r3
 426              	@ 0 "" 2
 427              	.LVL57:
 428              		.loc 1 254 26 view .LVU142
 429              		.thumb
 430              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 50


 431              	.LBE87:
 432              		.loc 1 254 12 is_stmt 0 view .LVU143
 433 012c 099A     		ldr	r2, [sp, #36]
 434              	.LVL58:
 435              		.loc 1 254 15 view .LVU144
 436 012e 22F8023B 		strh	r3, [r2], #2	@ movhi
 437              	.LVL59:
 255:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 256:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 257:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = ++pSrc2 - 1U;
 438              		.loc 1 257 7 is_stmt 1 view .LVU145
 258:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 439              		.loc 1 258 7 view .LVU146
 259:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 260:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Increment the MAC count */
 261:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count++;
 440              		.loc 1 261 7 view .LVU147
 441              		.loc 1 261 12 is_stmt 0 view .LVU148
 442 0132 0137     		adds	r7, r7, #1
 443              	.LVL60:
 262:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 263:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement the loop counter */
 264:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blockSize1--;
 444              		.loc 1 264 7 is_stmt 1 view .LVU149
 445              		.loc 1 264 17 is_stmt 0 view .LVU150
 446 0134 0CF1FF3C 		add	ip, ip, #-1
 447              	.LVL61:
 257:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 448              		.loc 1 257 10 view .LVU151
 449 0138 5846     		mov	r0, fp
 254:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 450              		.loc 1 254 12 view .LVU152
 451 013a 0992     		str	r2, [sp, #36]
 257:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 452              		.loc 1 257 10 view .LVU153
 453 013c 0BF1020E 		add	lr, fp, #2
 454              	.LVL62:
 455              	.L11:
 214:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 456              		.loc 1 214 23 is_stmt 1 view .LVU154
 457 0140 BCF1000F 		cmp	ip, #0
 458 0144 08DD     		ble	.L60
 217:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 459              		.loc 1 217 7 view .LVU155
 460              	.LVL63:
 220:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 461              		.loc 1 220 7 view .LVU156
 220:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 462              		.loc 1 220 9 is_stmt 0 view .LVU157
 463 0146 BE08     		lsrs	r6, r7, #2
 464              	.LVL64:
 224:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 465              		.loc 1 224 7 is_stmt 1 view .LVU158
 224:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 466              		.loc 1 224 13 is_stmt 0 view .LVU159
 467 0148 0D99     		ldr	r1, [sp, #52]
 217:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 51


 468              		.loc 1 217 11 view .LVU160
 469 014a 0023     		movs	r3, #0
 470 014c 1A46     		mov	r2, r3
 471 014e CDF800E0 		str	lr, [sp]
 472 0152 0197     		str	r7, [sp, #4]
 473 0154 A346     		mov	fp, r4
 224:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 474              		.loc 1 224 13 view .LVU161
 475 0156 D0E7     		b	.L12
 476              	.LVL65:
 477              	.L60:
 265:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 266:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 267:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* --------------------------
 268:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Initializations of stage2
 269:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ------------------------*/
 270:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 271:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 272:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 273:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ....
 274:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y
 275:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      */
 276:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 277:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputA */
 278:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 478              		.loc 1 278 8 view .LVU162
 479 0158 5146     		mov	r1, r10
 480 015a 4F46     		mov	r7, r9
 481              	.LVL66:
 482              		.loc 1 278 5 is_stmt 1 view .LVU163
 483              		.loc 1 278 8 is_stmt 0 view .LVU164
 484 015c 219A     		ldr	r2, [sp, #132]
 485 015e 0F9B     		ldr	r3, [sp, #60]
 486 0160 D21A     		subs	r2, r2, r3
 487 0162 1092     		str	r2, [sp, #64]
 488 0164 18D4     		bmi	.L55
 489              	.LVL67:
 279:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 280:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1 + firstIndex - srcBLen + 1;
 490              		.loc 1 280 7 is_stmt 1 view .LVU165
 491              		.loc 1 280 30 is_stmt 0 view .LVU166
 492 0166 219A     		ldr	r2, [sp, #132]
 493 0168 D31A     		subs	r3, r2, r3
 494              		.loc 1 280 40 view .LVU167
 495 016a 0133     		adds	r3, r3, #1
 496 016c 0D9A     		ldr	r2, [sp, #52]
 497 016e 02EB4303 		add	r3, r2, r3, lsl #1
 498              	.LVL68:
 499              	.L17:
 281:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 282:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     else
 283:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 284:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = pIn1;
 285:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 286:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 287:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputB */
 288:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 52


 500              		.loc 1 288 5 is_stmt 1 view .LVU168
 501              		.loc 1 288 18 is_stmt 0 view .LVU169
 502 0172 0F98     		ldr	r0, [sp, #60]
 503              	.LVL69:
 504              		.loc 1 288 18 view .LVU170
 505 0174 00F10042 		add	r2, r0, #-2147483648
 506 0178 013A     		subs	r2, r2, #1
 507              		.loc 1 288 11 view .LVU171
 508 017a 04EB4202 		add	r2, r4, r2, lsl #1
 509 017e 0E92     		str	r2, [sp, #56]
 510              	.LVL70:
 289:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pSrc2;
 511              		.loc 1 289 5 is_stmt 1 view .LVU172
 290:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 291:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* count is the index by which the pointer pIn1 to be incremented */
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     count = 0U;
 512              		.loc 1 292 5 view .LVU173
 293:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 294:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 295:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* --------------------
 296:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****    * Stage2 process
 297:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****    * -------------------*/
 298:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 299:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 300:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****    * So, to loop unroll over blockSize2,
 301:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****    * srcBLen should be greater than or equal to 4 */
 302:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   if (srcBLen >= 4U)
 513              		.loc 1 302 3 view .LVU174
 514              		.loc 1 302 6 is_stmt 0 view .LVU175
 515 0180 0328     		cmp	r0, #3
 516 0182 40F29E81 		bls	.L18
 303:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
 304:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Loop unroll over blockSize2, by 4 */
 305:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     blkCnt = blockSize2 >> 2U;
 517              		.loc 1 305 5 is_stmt 1 view .LVU176
 518              		.loc 1 305 25 is_stmt 0 view .LVU177
 519 0186 BA10     		asrs	r2, r7, #2
 520              	.LVL71:
 521              		.loc 1 305 25 view .LVU178
 522 0188 1192     		str	r2, [sp, #68]
 523              	.LVL72:
 306:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 307:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while (blkCnt > 0U)
 524              		.loc 1 307 5 is_stmt 1 view .LVU179
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 525              		.loc 1 292 11 is_stmt 0 view .LVU180
 526 018a 0022     		movs	r2, #0
 527              	.LVL73:
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 528              		.loc 1 292 11 view .LVU181
 529 018c 1292     		str	r2, [sp, #72]
 530 018e 1391     		str	r1, [sp, #76]
 531 0190 1497     		str	r7, [sp, #80]
 532 0192 CDF85480 		str	r8, [sp, #84]
 533              		.loc 1 307 11 view .LVU182
 534 0196 80E0     		b	.L19
 535              	.LVL74:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 53


 536              	.L55:
 284:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 537              		.loc 1 284 10 view .LVU183
 538 0198 0D9B     		ldr	r3, [sp, #52]
 539 019a EAE7     		b	.L17
 540              	.LVL75:
 541              	.L62:
 308:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 309:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = py - 1U;
 310:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 311:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Set all accumulators to zero */
 312:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc0 = 0;
 313:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc1 = 0;
 314:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc2 = 0;
 315:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc3 = 0;
 316:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 317:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 318:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* read x[0], x[1] samples */
 319:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       x0 = *__SIMD32(px);
 320:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* read x[1], x[2] samples */
 321:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       x1 = _SIMD32_OFFSET(px+1);
 322:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px+= 2U;
 323:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 324:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 325:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 326:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = srcBLen >> 2U;
 327:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 328:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 329:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 330:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       do
 331:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 332:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read the last two inputB samples using SIMD:
 333:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          * y[srcBLen - 1] and y[srcBLen - 2] */
 334:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = *__SIMD32(py)--;
 335:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 336:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
 337:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 338:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 339:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
 340:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 341:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 342:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[2], x[3] */
 343:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x2 = *__SIMD32(px);
 344:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 345:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[3], x[4] */
 346:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x3 = _SIMD32_OFFSET(px+1);
 347:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 348:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
 349:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
 350:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 351:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
 352:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 353:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 354:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read y[srcBLen - 3] and y[srcBLen - 4] */
 355:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = *__SIMD32(py)--;
 356:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 357:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 54


 358:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc0 = __SMLALDX(x2, c0, acc0);
 359:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 360:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
 361:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = __SMLALDX(x3, c0, acc1);
 362:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 363:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[4], x[5] */
 364:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x0 = _SIMD32_OFFSET(px+2);
 365:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 366:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[5], x[6] */
 367:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x1 = _SIMD32_OFFSET(px+3);
 368:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px += 4U;
 369:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 370:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
 371:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = __SMLALDX(x0, c0, acc2);
 372:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 373:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
 374:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = __SMLALDX(x1, c0, acc3);
 375:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 376:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       } while (--k);
 377:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 378:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* For the next MAC operations, SIMD is not used
 379:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
 380:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 381:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 382:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** No loop unrolling is used. */
 383:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = srcBLen % 0x4U;
 384:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 385:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       if (k == 1U)
 386:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 387:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read y[srcBLen - 5] */
 388:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = *(py+1);
 542              		.loc 1 388 9 is_stmt 1 view .LVU184
 543              		.loc 1 388 14 is_stmt 0 view .LVU185
 544 019c 3BF9064C 		ldrsh	r4, [fp, #-6]
 545              	.LVL76:
 389:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 390:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 391:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 392:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = c0 << 16U;
 393:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 394:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 395:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 396:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = c0 & 0x0000FFFF;
 546              		.loc 1 396 9 is_stmt 1 view .LVU186
 547              		.loc 1 396 12 is_stmt 0 view .LVU187
 548 01a0 1FFA84FA 		uxth	r10, r4
 549              	.LVL77:
 397:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 398:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 399:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 400:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[7] */
 401:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x3 = *__SIMD32(px);
 550              		.loc 1 401 9 is_stmt 1 view .LVU188
 551              		.loc 1 401 12 is_stmt 0 view .LVU189
 552 01a4 0C9C     		ldr	r4, [sp, #48]
 553 01a6 D4F808E0 		ldr	lr, [r4, #8]
 554              	.LVL78:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 55


 402:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px++;
 555              		.loc 1 402 9 is_stmt 1 view .LVU190
 556              		.loc 1 402 11 is_stmt 0 view .LVU191
 557 01aa 04F10A0C 		add	ip, r4, #10
 558              	.LVL79:
 403:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 404:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 405:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 559              		.loc 1 405 9 is_stmt 1 view .LVU192
 560              	.LBB88:
 561              	.LBI88:
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 562              		.loc 2 2052 31 view .LVU193
 563              	.LBB89:
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 564              		.loc 2 2054 3 view .LVU194
2058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 565              		.loc 2 2058 3 view .LVU195
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 566              		.loc 2 2061 3 view .LVU196
 567 01ae 0A9C     		ldr	r4, [sp, #40]
 568              		.syntax unified
 569              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 570 01b0 C4FBCA96 		smlald r9, r6, r4, r10
 571              	@ 0 "" 2
 572              	.LVL80:
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573              		.loc 2 2066 3 view .LVU197
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574              		.loc 2 2066 3 is_stmt 0 view .LVU198
 575              		.thumb
 576              		.syntax unified
 577              	.LBE89:
 578              	.LBE88:
 579              		.loc 1 405 14 discriminator 1 view .LVU199
 580 01b4 CDF80090 		str	r9, [sp]
 581              	.LVL81:
 582              		.loc 1 405 14 discriminator 1 view .LVU200
 583 01b8 0196     		str	r6, [sp, #4]
 584              	.LVL82:
 406:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 585              		.loc 1 406 9 is_stmt 1 view .LVU201
 586              	.LBB90:
 587              	.LBI90:
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 588              		.loc 2 2052 31 view .LVU202
 589              	.LBB91:
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 590              		.loc 2 2054 3 view .LVU203
2058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 591              		.loc 2 2058 3 view .LVU204
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 592              		.loc 2 2061 3 view .LVU205
 593 01ba 4446     		mov	r4, r8
 594 01bc 0B9E     		ldr	r6, [sp, #44]
 595              	.LVL83:
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 56


 596              		.loc 2 2061 3 is_stmt 0 view .LVU206
 597              		.syntax unified
 598              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 599 01be C6FBCA54 		smlald r5, r4, r6, r10
 600              	@ 0 "" 2
 601              	.LVL84:
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 602              		.loc 2 2066 3 is_stmt 1 view .LVU207
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 603              		.loc 2 2066 3 is_stmt 0 view .LVU208
 604              		.thumb
 605              		.syntax unified
 606              	.LBE91:
 607              	.LBE90:
 608              		.loc 1 406 14 discriminator 1 view .LVU209
 609 01c2 0295     		str	r5, [sp, #8]
 610              	.LVL85:
 611              		.loc 1 406 14 discriminator 1 view .LVU210
 612 01c4 0394     		str	r4, [sp, #12]
 613              	.LVL86:
 407:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 614              		.loc 1 407 9 is_stmt 1 view .LVU211
 615              	.LBB92:
 616              	.LBI92:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 617              		.loc 2 2069 31 view .LVU212
 618              	.LBB93:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 619              		.loc 2 2071 3 view .LVU213
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 620              		.loc 2 2075 3 view .LVU214
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 621              		.loc 2 2078 3 view .LVU215
 622              		.syntax unified
 623              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 624 01c6 C6FBDA01 		smlaldx r0, r1, r6, r10
 625              	@ 0 "" 2
 626              	.LVL87:
 627              		.loc 2 2083 3 view .LVU216
 628              		.loc 2 2083 3 is_stmt 0 view .LVU217
 629              		.thumb
 630              		.syntax unified
 631              	.LBE93:
 632              	.LBE92:
 633              		.loc 1 407 14 discriminator 1 view .LVU218
 634 01ca 0490     		str	r0, [sp, #16]
 635              	.LVL88:
 636              		.loc 1 407 14 discriminator 1 view .LVU219
 637 01cc 0591     		str	r1, [sp, #20]
 638              	.LVL89:
 408:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 639              		.loc 1 408 9 is_stmt 1 view .LVU220
 640              	.LBB94:
 641              	.LBI94:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 642              		.loc 2 2069 31 view .LVU221
 643              	.LBB95:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 57


2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 644              		.loc 2 2071 3 view .LVU222
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645              		.loc 2 2075 3 view .LVU223
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 646              		.loc 2 2078 3 view .LVU224
 647              		.syntax unified
 648              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 649 01ce CEFBDA23 		smlaldx r2, r3, lr, r10
 650              	@ 0 "" 2
 651              	.LVL90:
 652              		.loc 2 2083 3 view .LVU225
 653              		.loc 2 2083 3 is_stmt 0 view .LVU226
 654              		.thumb
 655              		.syntax unified
 656              	.LBE95:
 657              	.LBE94:
 658              		.loc 1 408 14 discriminator 1 view .LVU227
 659 01d2 0692     		str	r2, [sp, #24]
 660              	.LVL91:
 661              		.loc 1 408 14 discriminator 1 view .LVU228
 662 01d4 0793     		str	r3, [sp, #28]
 663              	.LVL92:
 664              		.loc 1 408 14 discriminator 1 view .LVU229
 665 01d6 BEE0     		b	.L21
 666              	.LVL93:
 667              	.L63:
 409:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 410:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 411:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       if (k == 2U)
 412:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 413:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
 414:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = _SIMD32_OFFSET(py);
 668              		.loc 1 414 9 is_stmt 1 view .LVU230
 669              		.loc 1 414 12 is_stmt 0 view .LVU231
 670 01d8 5BF8084C 		ldr	r4, [fp, #-8]
 671              	.LVL94:
 415:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 416:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[7], x[8] */
 417:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x3 = *__SIMD32(px);
 672              		.loc 1 417 9 is_stmt 1 view .LVU232
 673              		.loc 1 417 12 is_stmt 0 view .LVU233
 674 01dc DCF80010 		ldr	r1, [ip]
 675              	.LVL95:
 418:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 419:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[9] */
 420:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x2 = _SIMD32_OFFSET(px+1);
 676              		.loc 1 420 9 is_stmt 1 view .LVU234
 677              		.loc 1 420 12 is_stmt 0 view .LVU235
 678 01e0 DCF80220 		ldr	r2, [ip, #2]
 679              	.LVL96:
 421:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px += 2U;
 680              		.loc 1 421 9 is_stmt 1 view .LVU236
 681              		.loc 1 421 12 is_stmt 0 view .LVU237
 682 01e4 0CF1040C 		add	ip, ip, #4
 683              	.LVL97:
 422:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 58


 423:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 424:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 684              		.loc 1 424 9 is_stmt 1 view .LVU238
 685              	.LBB96:
 686              	.LBI96:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 687              		.loc 2 2069 31 view .LVU239
 688              	.LBB97:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 689              		.loc 2 2071 3 view .LVU240
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 690              		.loc 2 2075 3 view .LVU241
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 691              		.loc 2 2078 3 view .LVU242
 692 01e8 0098     		ldr	r0, [sp]
 693 01ea 019B     		ldr	r3, [sp, #4]
 694 01ec 0A9D     		ldr	r5, [sp, #40]
 695              		.syntax unified
 696              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 697 01ee C5FBD403 		smlaldx r0, r3, r5, r4
 698              	@ 0 "" 2
 699              		.loc 2 2083 3 view .LVU243
 700              	.LVL98:
 701              		.loc 2 2083 3 is_stmt 0 view .LVU244
 702              		.thumb
 703              		.syntax unified
 704              	.LBE97:
 705              	.LBE96:
 706              		.loc 1 424 14 discriminator 1 view .LVU245
 707 01f2 0090     		str	r0, [sp]
 708              	.LVL99:
 709              		.loc 1 424 14 discriminator 1 view .LVU246
 710 01f4 0193     		str	r3, [sp, #4]
 711              	.LVL100:
 425:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 712              		.loc 1 425 9 is_stmt 1 view .LVU247
 713              	.LBB98:
 714              	.LBI98:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 715              		.loc 2 2069 31 view .LVU248
 716              	.LBB99:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 717              		.loc 2 2071 3 view .LVU249
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 718              		.loc 2 2075 3 view .LVU250
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 719              		.loc 2 2078 3 view .LVU251
 720 01f6 0298     		ldr	r0, [sp, #8]
 721              	.LVL101:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 722              		.loc 2 2078 3 is_stmt 0 view .LVU252
 723 01f8 039B     		ldr	r3, [sp, #12]
 724              	.LVL102:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 725              		.loc 2 2078 3 view .LVU253
 726 01fa 0B9D     		ldr	r5, [sp, #44]
 727              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 59


 728              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 729 01fc C5FBD403 		smlaldx r0, r3, r5, r4
 730              	@ 0 "" 2
 731              		.loc 2 2083 3 is_stmt 1 view .LVU254
 732              	.LVL103:
 733              		.loc 2 2083 3 is_stmt 0 view .LVU255
 734              		.thumb
 735              		.syntax unified
 736              	.LBE99:
 737              	.LBE98:
 738              		.loc 1 425 14 discriminator 1 view .LVU256
 739 0200 0290     		str	r0, [sp, #8]
 740              	.LVL104:
 741              		.loc 1 425 14 discriminator 1 view .LVU257
 742 0202 0393     		str	r3, [sp, #12]
 743              	.LVL105:
 426:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = __SMLALDX(x3, c0, acc2);
 744              		.loc 1 426 9 is_stmt 1 view .LVU258
 745              	.LBB100:
 746              	.LBI100:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 747              		.loc 2 2069 31 view .LVU259
 748              	.LBB101:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 749              		.loc 2 2071 3 view .LVU260
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 750              		.loc 2 2075 3 view .LVU261
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 751              		.loc 2 2078 3 view .LVU262
 752 0204 0498     		ldr	r0, [sp, #16]
 753              	.LVL106:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 754              		.loc 2 2078 3 is_stmt 0 view .LVU263
 755 0206 059B     		ldr	r3, [sp, #20]
 756              	.LVL107:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 757              		.loc 2 2078 3 view .LVU264
 758              		.syntax unified
 759              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 760 0208 C1FBD403 		smlaldx r0, r3, r1, r4
 761              	@ 0 "" 2
 762              		.loc 2 2083 3 is_stmt 1 view .LVU265
 763              	.LVL108:
 764              		.loc 2 2083 3 is_stmt 0 view .LVU266
 765              		.thumb
 766              		.syntax unified
 767              	.LBE101:
 768              	.LBE100:
 769              		.loc 1 426 14 discriminator 1 view .LVU267
 770 020c 0490     		str	r0, [sp, #16]
 771              	.LVL109:
 772              		.loc 1 426 14 discriminator 1 view .LVU268
 773 020e 0593     		str	r3, [sp, #20]
 774              	.LVL110:
 427:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = __SMLALDX(x2, c0, acc3);
 775              		.loc 1 427 9 is_stmt 1 view .LVU269
 776              	.LBB102:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 60


 777              	.LBI102:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 778              		.loc 2 2069 31 view .LVU270
 779              	.LBB103:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 780              		.loc 2 2071 3 view .LVU271
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781              		.loc 2 2075 3 view .LVU272
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 782              		.loc 2 2078 3 view .LVU273
 783 0210 0699     		ldr	r1, [sp, #24]
 784              	.LVL111:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 785              		.loc 2 2078 3 is_stmt 0 view .LVU274
 786 0212 079B     		ldr	r3, [sp, #28]
 787              	.LVL112:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 788              		.loc 2 2078 3 view .LVU275
 789              		.syntax unified
 790              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 791 0214 C2FBD413 		smlaldx r1, r3, r2, r4
 792              	@ 0 "" 2
 793              		.loc 2 2083 3 is_stmt 1 view .LVU276
 794              	.LVL113:
 795              		.loc 2 2083 3 is_stmt 0 view .LVU277
 796              		.thumb
 797              		.syntax unified
 798              	.LBE103:
 799              	.LBE102:
 800              		.loc 1 427 14 discriminator 1 view .LVU278
 801 0218 0691     		str	r1, [sp, #24]
 802              	.LVL114:
 803              		.loc 1 427 14 discriminator 1 view .LVU279
 804 021a 0793     		str	r3, [sp, #28]
 805              	.LVL115:
 806              		.loc 1 427 14 discriminator 1 view .LVU280
 807 021c 9EE0     		b	.L22
 808              	.LVL116:
 809              	.L64:
 428:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 429:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 430:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       if (k == 3U)
 431:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 432:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
 433:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = _SIMD32_OFFSET(py);
 810              		.loc 1 433 9 is_stmt 1 view .LVU281
 811              		.loc 1 433 12 is_stmt 0 view .LVU282
 812 021e 5BF8085C 		ldr	r5, [fp, #-8]
 813              	.LVL117:
 434:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 435:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[7], x[8] */
 436:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x3 = *__SIMD32(px);
 814              		.loc 1 436 9 is_stmt 1 view .LVU283
 815              		.loc 1 436 12 is_stmt 0 view .LVU284
 816 0222 DCF80030 		ldr	r3, [ip]
 817              	.LVL118:
 437:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 61


 438:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[9] */
 439:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x2 = _SIMD32_OFFSET(px+1);
 818              		.loc 1 439 9 is_stmt 1 view .LVU285
 819              		.loc 1 439 12 is_stmt 0 view .LVU286
 820 0226 DCF80210 		ldr	r1, [ip, #2]
 821              	.LVL119:
 440:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 441:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 442:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 822              		.loc 1 442 9 is_stmt 1 view .LVU287
 823              	.LBB104:
 824              	.LBI104:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 825              		.loc 2 2069 31 view .LVU288
 826              	.LBB105:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 827              		.loc 2 2071 3 view .LVU289
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828              		.loc 2 2075 3 view .LVU290
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 829              		.loc 2 2078 3 view .LVU291
 830 022a 009F     		ldr	r7, [sp]
 831              	.LVL120:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 832              		.loc 2 2078 3 is_stmt 0 view .LVU292
 833 022c 019C     		ldr	r4, [sp, #4]
 834 022e 0A9A     		ldr	r2, [sp, #40]
 835              		.syntax unified
 836              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 837 0230 C2FBD574 		smlaldx r7, r4, r2, r5
 838              	@ 0 "" 2
 839              		.loc 2 2083 3 is_stmt 1 view .LVU293
 840              	.LVL121:
 841              		.loc 2 2083 3 is_stmt 0 view .LVU294
 842              		.thumb
 843              		.syntax unified
 844              	.LBE105:
 845              	.LBE104:
 443:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 846              		.loc 1 443 9 is_stmt 1 view .LVU295
 847              	.LBB106:
 848              	.LBI106:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 849              		.loc 2 2069 31 view .LVU296
 850              	.LBB107:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 851              		.loc 2 2071 3 view .LVU297
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852              		.loc 2 2075 3 view .LVU298
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 853              		.loc 2 2078 3 view .LVU299
 854 0234 DDF808E0 		ldr	lr, [sp, #8]
 855 0238 0398     		ldr	r0, [sp, #12]
 856 023a 0B9A     		ldr	r2, [sp, #44]
 857              		.syntax unified
 858              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 859 023c C2FBD5E0 		smlaldx lr, r0, r2, r5
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 62


 860              	@ 0 "" 2
 861              		.loc 2 2083 3 view .LVU300
 862              	.LVL122:
 863              		.loc 2 2083 3 is_stmt 0 view .LVU301
 864              		.thumb
 865              		.syntax unified
 866              	.LBE107:
 867              	.LBE106:
 444:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = __SMLALDX(x3, c0, acc2);
 868              		.loc 1 444 9 is_stmt 1 view .LVU302
 869              	.LBB108:
 870              	.LBI108:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 871              		.loc 2 2069 31 view .LVU303
 872              	.LBB109:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 873              		.loc 2 2071 3 view .LVU304
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 874              		.loc 2 2075 3 view .LVU305
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 875              		.loc 2 2078 3 view .LVU306
 876 0240 DDF81080 		ldr	r8, [sp, #16]
 877 0244 DDF814A0 		ldr	r10, [sp, #20]
 878              		.syntax unified
 879              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 880 0248 C3FBD58A 		smlaldx r8, r10, r3, r5
 881              	@ 0 "" 2
 882              		.loc 2 2083 3 view .LVU307
 883              	.LVL123:
 884              		.loc 2 2083 3 is_stmt 0 view .LVU308
 885              		.thumb
 886              		.syntax unified
 887              	.LBE109:
 888              	.LBE108:
 445:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = __SMLALDX(x2, c0, acc3);
 889              		.loc 1 445 9 is_stmt 1 view .LVU309
 890              	.LBB110:
 891              	.LBI110:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892              		.loc 2 2069 31 view .LVU310
 893              	.LBB111:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 894              		.loc 2 2071 3 view .LVU311
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 895              		.loc 2 2075 3 view .LVU312
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 896              		.loc 2 2078 3 view .LVU313
 897 024c DDF81890 		ldr	r9, [sp, #24]
 898 0250 079B     		ldr	r3, [sp, #28]
 899              	.LVL124:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 900              		.loc 2 2078 3 is_stmt 0 view .LVU314
 901              		.syntax unified
 902              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 903 0252 C1FBD593 		smlaldx r9, r3, r1, r5
 904              	@ 0 "" 2
 905              		.loc 2 2083 3 is_stmt 1 view .LVU315
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 63


 906              	.LVL125:
 907              		.loc 2 2083 3 is_stmt 0 view .LVU316
 908              		.thumb
 909              		.syntax unified
 910              	.LBE111:
 911              	.LBE110:
 446:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 447:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = *(py-1);
 912              		.loc 1 447 9 is_stmt 1 view .LVU317
 913              		.loc 1 447 14 is_stmt 0 view .LVU318
 914 0256 3BF90A5C 		ldrsh	r5, [fp, #-10]
 915              	.LVL126:
 448:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 449:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 450:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 451:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = c0 << 16U;
 452:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 453:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 454:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         c0 = c0 & 0x0000FFFF;
 916              		.loc 1 454 9 is_stmt 1 view .LVU319
 917              		.loc 1 454 12 is_stmt 0 view .LVU320
 918 025a ADB2     		uxth	r5, r5
 919              	.LVL127:
 455:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /*      #ifdef  ARM_MATH_BIG_ENDIAN     */
 456:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 457:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Read x[10] */
 458:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         x3 =  _SIMD32_OFFSET(px+2);
 920              		.loc 1 458 9 is_stmt 1 view .LVU321
 921              		.loc 1 458 12 is_stmt 0 view .LVU322
 922 025c DCF80460 		ldr	r6, [ip, #4]
 923              	.LVL128:
 459:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px += 3U;
 924              		.loc 1 459 9 is_stmt 1 view .LVU323
 460:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 461:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 462:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc0 = __SMLALDX(x1, c0, acc0);
 925              		.loc 1 462 9 view .LVU324
 926              	.LBB112:
 927              	.LBI112:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 928              		.loc 2 2069 31 view .LVU325
 929              	.LBB113:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 930              		.loc 2 2071 3 view .LVU326
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 931              		.loc 2 2075 3 view .LVU327
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 932              		.loc 2 2078 3 view .LVU328
 933              		.syntax unified
 934              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 935 0260 C2FBD574 		smlaldx r7, r4, r2, r5
 936              	@ 0 "" 2
 937              	.LVL129:
 938              		.loc 2 2083 3 view .LVU329
 939              		.loc 2 2083 3 is_stmt 0 view .LVU330
 940              		.thumb
 941              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 64


 942              	.LBE113:
 943              	.LBE112:
 944              		.loc 1 462 14 discriminator 1 view .LVU331
 945 0264 0097     		str	r7, [sp]
 946 0266 0194     		str	r4, [sp, #4]
 947              	.LVL130:
 463:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc1 = __SMLALD(x2, c0, acc1);
 948              		.loc 1 463 9 is_stmt 1 view .LVU332
 949              	.LBB114:
 950              	.LBI114:
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951              		.loc 2 2052 31 view .LVU333
 952              	.LBB115:
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 953              		.loc 2 2054 3 view .LVU334
2058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954              		.loc 2 2058 3 view .LVU335
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 955              		.loc 2 2061 3 view .LVU336
 956              		.syntax unified
 957              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 958 0268 C1FBC5E0 		smlald lr, r0, r1, r5
 959              	@ 0 "" 2
 960              	.LVL131:
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 961              		.loc 2 2066 3 view .LVU337
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 962              		.loc 2 2066 3 is_stmt 0 view .LVU338
 963              		.thumb
 964              		.syntax unified
 965              	.LBE115:
 966              	.LBE114:
 967              		.loc 1 463 14 discriminator 1 view .LVU339
 968 026c CDF808E0 		str	lr, [sp, #8]
 969 0270 0390     		str	r0, [sp, #12]
 970              	.LVL132:
 464:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
 971              		.loc 1 464 9 is_stmt 1 view .LVU340
 972              	.LBB116:
 973              	.LBI116:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 974              		.loc 2 2069 31 view .LVU341
 975              	.LBB117:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 976              		.loc 2 2071 3 view .LVU342
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 977              		.loc 2 2075 3 view .LVU343
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 978              		.loc 2 2078 3 view .LVU344
 979 0272 5246     		mov	r2, r10
 980              		.syntax unified
 981              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 982 0274 C1FBD582 		smlaldx r8, r2, r1, r5
 983              	@ 0 "" 2
 984              	.LVL133:
 985              		.loc 2 2083 3 view .LVU345
 986              		.loc 2 2083 3 is_stmt 0 view .LVU346
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 65


 987              		.thumb
 988              		.syntax unified
 989              	.LBE117:
 990              	.LBE116:
 991              		.loc 1 464 14 discriminator 1 view .LVU347
 992 0278 CDF81080 		str	r8, [sp, #16]
 993 027c 0592     		str	r2, [sp, #20]
 994              	.LVL134:
 465:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 995              		.loc 1 465 9 is_stmt 1 view .LVU348
 996              	.LBB118:
 997              	.LBI118:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 998              		.loc 2 2069 31 view .LVU349
 999              	.LBB119:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1000              		.loc 2 2071 3 view .LVU350
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1001              		.loc 2 2075 3 view .LVU351
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1002              		.loc 2 2078 3 view .LVU352
 1003              		.syntax unified
 1004              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1005 027e C6FBD593 		smlaldx r9, r3, r6, r5
 1006              	@ 0 "" 2
 1007              	.LVL135:
 1008              		.loc 2 2083 3 view .LVU353
 1009              		.loc 2 2083 3 is_stmt 0 view .LVU354
 1010              		.thumb
 1011              		.syntax unified
 1012              	.LBE119:
 1013              	.LBE118:
 1014              		.loc 1 465 14 discriminator 1 view .LVU355
 1015 0282 CDF81890 		str	r9, [sp, #24]
 1016 0286 0793     		str	r3, [sp, #28]
 1017              	.LVL136:
 1018              		.loc 1 465 14 discriminator 1 view .LVU356
 1019 0288 6BE0     		b	.L23
 1020              	.LVL137:
 1021              	.L24:
 466:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 467:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 468:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 469:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the results in the accumulators in the destination buffer. */
 470:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 471:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #ifndef  ARM_MATH_BIG_ENDIAN
 472:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 473:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16);
 475:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16);
 477:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 478:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 479:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 480:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 481:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16);
 482:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 66


 483:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16);
 484:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 485:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /*      #ifndef  ARM_MATH_BIG_ENDIAN    */
 486:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 487:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Increment the pointer pIn1 index, count by 4 */
 488:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count += 4U;
 489:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 490:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 491:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 492:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 493:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px = pIn1 + firstIndex - srcBLen + 1 + count;
 494:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 495:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       else
 496:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 497:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px = pIn1 + count;
 1022              		.loc 1 497 9 is_stmt 1 view .LVU357
 1023              		.loc 1 497 19 is_stmt 0 view .LVU358
 1024 028a 0D9B     		ldr	r3, [sp, #52]
 1025              	.LVL138:
 1026              		.loc 1 497 19 view .LVU359
 1027 028c 129A     		ldr	r2, [sp, #72]
 1028 028e 03EB4203 		add	r3, r3, r2, lsl #1
 1029              	.LVL139:
 1030              	.L25:
 498:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 499:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = pSrc2;
 1031              		.loc 1 499 7 is_stmt 1 view .LVU360
 500:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 501:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 502:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         blkCnt--;
 1032              		.loc 1 502 9 view .LVU361
 1033              		.loc 1 502 15 is_stmt 0 view .LVU362
 1034 0292 119A     		ldr	r2, [sp, #68]
 1035 0294 013A     		subs	r2, r2, #1
 1036 0296 1192     		str	r2, [sp, #68]
 1037              	.LVL140:
 475:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16);
 1038              		.loc 1 475 22 view .LVU363
 1039 0298 0991     		str	r1, [sp, #36]
 1040              	.LVL141:
 1041              	.L19:
 307:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 1042              		.loc 1 307 19 is_stmt 1 view .LVU364
 1043 029a 119A     		ldr	r2, [sp, #68]
 1044 029c 002A     		cmp	r2, #0
 1045 029e 00F09780 		beq	.L61
 309:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1046              		.loc 1 309 7 view .LVU365
 309:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1047              		.loc 1 309 15 is_stmt 0 view .LVU366
 1048 02a2 0E9A     		ldr	r2, [sp, #56]
 1049 02a4 A2F1020A 		sub	r10, r2, #2
 1050              	.LVL142:
 312:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc1 = 0;
 1051              		.loc 1 312 7 is_stmt 1 view .LVU367
 313:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc2 = 0;
 1052              		.loc 1 313 7 view .LVU368
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 67


 314:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc3 = 0;
 1053              		.loc 1 314 7 view .LVU369
 315:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1054              		.loc 1 315 7 view .LVU370
 319:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* read x[1], x[2] samples */
 1055              		.loc 1 319 7 view .LVU371
 319:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* read x[1], x[2] samples */
 1056              		.loc 1 319 10 is_stmt 0 view .LVU372
 1057 02a8 1C68     		ldr	r4, [r3]
 1058              	.LVL143:
 321:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px+= 2U;
 1059              		.loc 1 321 7 is_stmt 1 view .LVU373
 321:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px+= 2U;
 1060              		.loc 1 321 10 is_stmt 0 view .LVU374
 1061 02aa D3F802E0 		ldr	lr, [r3, #2]
 1062              	.LVL144:
 322:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1063              		.loc 1 322 7 is_stmt 1 view .LVU375
 322:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1064              		.loc 1 322 9 is_stmt 0 view .LVU376
 1065 02ae 03F1040C 		add	ip, r3, #4
 1066              	.LVL145:
 326:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1067              		.loc 1 326 7 is_stmt 1 view .LVU377
 326:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1068              		.loc 1 326 9 is_stmt 0 view .LVU378
 1069 02b2 0F9B     		ldr	r3, [sp, #60]
 1070 02b4 9B08     		lsrs	r3, r3, #2
 1071 02b6 0893     		str	r3, [sp, #32]
 1072              	.LVL146:
 315:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1073              		.loc 1 315 12 view .LVU379
 1074 02b8 0023     		movs	r3, #0
 1075              	.LVL147:
 315:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1076              		.loc 1 315 12 view .LVU380
 1077 02ba 0693     		str	r3, [sp, #24]
 1078 02bc 0793     		str	r3, [sp, #28]
 314:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc3 = 0;
 1079              		.loc 1 314 12 view .LVU381
 1080 02be 0493     		str	r3, [sp, #16]
 1081 02c0 0593     		str	r3, [sp, #20]
 313:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc2 = 0;
 1082              		.loc 1 313 12 view .LVU382
 1083 02c2 0293     		str	r3, [sp, #8]
 1084 02c4 0393     		str	r3, [sp, #12]
 312:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       acc1 = 0;
 1085              		.loc 1 312 12 view .LVU383
 1086 02c6 0093     		str	r3, [sp]
 1087 02c8 0193     		str	r3, [sp, #4]
 1088 02ca 7746     		mov	r7, lr
 1089              	.LVL148:
 1090              	.L20:
 330:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1091              		.loc 1 330 7 is_stmt 1 view .LVU384
 334:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1092              		.loc 1 334 9 view .LVU385
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 68


 334:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1093              		.loc 1 334 12 is_stmt 0 view .LVU386
 1094 02cc DAF800B0 		ldr	fp, [r10]
 1095              	.LVL149:
 337:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1096              		.loc 1 337 9 is_stmt 1 view .LVU387
 1097              	.LBB120:
 1098              	.LBI120:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1099              		.loc 2 2069 31 view .LVU388
 1100              	.LBB121:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1101              		.loc 2 2071 3 view .LVU389
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1102              		.loc 2 2075 3 view .LVU390
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1103              		.loc 2 2078 3 view .LVU391
 1104 02d0 DDF80090 		ldr	r9, [sp]
 1105 02d4 019E     		ldr	r6, [sp, #4]
 1106              		.syntax unified
 1107              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1108 02d6 C4FBDB96 		smlaldx r9, r6, r4, fp
 1109              	@ 0 "" 2
 1110              		.loc 2 2083 3 view .LVU392
 1111              	.LVL150:
 1112              		.loc 2 2083 3 is_stmt 0 view .LVU393
 1113              		.thumb
 1114              		.syntax unified
 1115              	.LBE121:
 1116              	.LBE120:
 340:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1117              		.loc 1 340 9 is_stmt 1 view .LVU394
 1118              	.LBB122:
 1119              	.LBI122:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1120              		.loc 2 2069 31 view .LVU395
 1121              	.LBB123:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1122              		.loc 2 2071 3 view .LVU396
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1123              		.loc 2 2075 3 view .LVU397
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1124              		.loc 2 2078 3 view .LVU398
 1125 02da 029D     		ldr	r5, [sp, #8]
 1126 02dc DDF80C80 		ldr	r8, [sp, #12]
 1127              		.syntax unified
 1128              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1129 02e0 C7FBDB58 		smlaldx r5, r8, r7, fp
 1130              	@ 0 "" 2
 1131              		.loc 2 2083 3 view .LVU399
 1132              	.LVL151:
 1133              		.loc 2 2083 3 is_stmt 0 view .LVU400
 1134              		.thumb
 1135              		.syntax unified
 1136              	.LBE123:
 1137              	.LBE122:
 343:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 69


 1138              		.loc 1 343 9 is_stmt 1 view .LVU401
 343:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1139              		.loc 1 343 12 is_stmt 0 view .LVU402
 1140 02e4 DCF80040 		ldr	r4, [ip]
 1141              	.LVL152:
 346:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1142              		.loc 1 346 9 is_stmt 1 view .LVU403
 346:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1143              		.loc 1 346 12 is_stmt 0 view .LVU404
 1144 02e8 DCF80270 		ldr	r7, [ip, #2]
 1145              	.LVL153:
 349:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1146              		.loc 1 349 9 is_stmt 1 view .LVU405
 1147              	.LBB124:
 1148              	.LBI124:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1149              		.loc 2 2069 31 view .LVU406
 1150              	.LBB125:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1151              		.loc 2 2071 3 view .LVU407
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1152              		.loc 2 2075 3 view .LVU408
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1153              		.loc 2 2078 3 view .LVU409
 1154 02ec 0498     		ldr	r0, [sp, #16]
 1155 02ee 0599     		ldr	r1, [sp, #20]
 1156              		.syntax unified
 1157              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1158 02f0 C4FBDB01 		smlaldx r0, r1, r4, fp
 1159              	@ 0 "" 2
 1160              		.loc 2 2083 3 view .LVU410
 1161              	.LVL154:
 1162              		.loc 2 2083 3 is_stmt 0 view .LVU411
 1163              		.thumb
 1164              		.syntax unified
 1165              	.LBE125:
 1166              	.LBE124:
 352:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1167              		.loc 1 352 9 is_stmt 1 view .LVU412
 1168              	.LBB126:
 1169              	.LBI126:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1170              		.loc 2 2069 31 view .LVU413
 1171              	.LBB127:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1172              		.loc 2 2071 3 view .LVU414
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1173              		.loc 2 2075 3 view .LVU415
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1174              		.loc 2 2078 3 view .LVU416
 1175 02f4 069A     		ldr	r2, [sp, #24]
 1176 02f6 079B     		ldr	r3, [sp, #28]
 1177              		.syntax unified
 1178              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1179 02f8 C7FBDB23 		smlaldx r2, r3, r7, fp
 1180              	@ 0 "" 2
 1181              		.loc 2 2083 3 view .LVU417
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 70


 1182              	.LVL155:
 1183              		.loc 2 2083 3 is_stmt 0 view .LVU418
 1184              		.thumb
 1185              		.syntax unified
 1186              	.LBE127:
 1187              	.LBE126:
 355:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1188              		.loc 1 355 9 is_stmt 1 view .LVU419
 1189 02fc D346     		mov	fp, r10
 1190              	.LVL156:
 355:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1191              		.loc 1 355 27 is_stmt 0 view .LVU420
 1192 02fe AAF1080A 		sub	r10, r10, #8
 1193              	.LVL157:
 355:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1194              		.loc 1 355 12 view .LVU421
 1195 0302 5BF804EC 		ldr	lr, [fp, #-4]
 1196              	.LVL158:
 358:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1197              		.loc 1 358 9 is_stmt 1 view .LVU422
 1198              	.LBB128:
 1199              	.LBI128:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1200              		.loc 2 2069 31 view .LVU423
 1201              	.LBB129:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1202              		.loc 2 2071 3 view .LVU424
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1203              		.loc 2 2075 3 view .LVU425
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1204              		.loc 2 2078 3 view .LVU426
 1205              		.syntax unified
 1206              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1207 0306 C4FBDE96 		smlaldx r9, r6, r4, lr
 1208              	@ 0 "" 2
 1209              	.LVL159:
 1210              		.loc 2 2083 3 view .LVU427
 1211              		.loc 2 2083 3 is_stmt 0 view .LVU428
 1212              		.thumb
 1213              		.syntax unified
 1214              	.LBE129:
 1215              	.LBE128:
 358:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1216              		.loc 1 358 14 discriminator 1 view .LVU429
 1217 030a CDF80090 		str	r9, [sp]
 1218 030e 0196     		str	r6, [sp, #4]
 1219              	.LVL160:
 361:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1220              		.loc 1 361 9 is_stmt 1 view .LVU430
 1221              	.LBB130:
 1222              	.LBI130:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1223              		.loc 2 2069 31 view .LVU431
 1224              	.LBB131:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1225              		.loc 2 2071 3 view .LVU432
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 71


 1226              		.loc 2 2075 3 view .LVU433
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1227              		.loc 2 2078 3 view .LVU434
 1228              		.syntax unified
 1229              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1230 0310 C7FBDE58 		smlaldx r5, r8, r7, lr
 1231              	@ 0 "" 2
 1232              	.LVL161:
 1233              		.loc 2 2083 3 view .LVU435
 1234              		.loc 2 2083 3 is_stmt 0 view .LVU436
 1235              		.thumb
 1236              		.syntax unified
 1237              	.LBE131:
 1238              	.LBE130:
 361:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1239              		.loc 1 361 14 discriminator 1 view .LVU437
 1240 0314 0295     		str	r5, [sp, #8]
 1241 0316 CDF80C80 		str	r8, [sp, #12]
 1242              	.LVL162:
 364:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1243              		.loc 1 364 9 is_stmt 1 view .LVU438
 364:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1244              		.loc 1 364 12 is_stmt 0 view .LVU439
 1245 031a DCF80440 		ldr	r4, [ip, #4]
 1246              	.LVL163:
 367:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px += 4U;
 1247              		.loc 1 367 9 is_stmt 1 view .LVU440
 367:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         px += 4U;
 1248              		.loc 1 367 12 is_stmt 0 view .LVU441
 1249 031e DCF80670 		ldr	r7, [ip, #6]
 1250              	.LVL164:
 368:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1251              		.loc 1 368 9 is_stmt 1 view .LVU442
 1252 0322 CDF830C0 		str	ip, [sp, #48]
 1253              	.LVL165:
 368:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1254              		.loc 1 368 12 is_stmt 0 view .LVU443
 1255 0326 0CF1080C 		add	ip, ip, #8
 1256              	.LVL166:
 371:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1257              		.loc 1 371 9 is_stmt 1 view .LVU444
 371:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1258              		.loc 1 371 16 is_stmt 0 view .LVU445
 1259 032a 0A94     		str	r4, [sp, #40]
 1260              	.LVL167:
 1261              	.LBB132:
 1262              	.LBI132:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1263              		.loc 2 2069 31 is_stmt 1 view .LVU446
 1264              	.LBB133:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1265              		.loc 2 2071 3 view .LVU447
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1266              		.loc 2 2075 3 view .LVU448
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1267              		.loc 2 2078 3 view .LVU449
 1268              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 72


 1269              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1270 032c C4FBDE01 		smlaldx r0, r1, r4, lr
 1271              	@ 0 "" 2
 1272              	.LVL168:
 1273              		.loc 2 2083 3 view .LVU450
 1274              		.loc 2 2083 3 is_stmt 0 view .LVU451
 1275              		.thumb
 1276              		.syntax unified
 1277              	.LBE133:
 1278              	.LBE132:
 371:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1279              		.loc 1 371 14 discriminator 1 view .LVU452
 1280 0330 0490     		str	r0, [sp, #16]
 1281 0332 0591     		str	r1, [sp, #20]
 1282              	.LVL169:
 374:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1283              		.loc 1 374 9 is_stmt 1 view .LVU453
 374:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1284              		.loc 1 374 16 is_stmt 0 view .LVU454
 1285 0334 0B97     		str	r7, [sp, #44]
 1286              	.LVL170:
 1287              	.LBB134:
 1288              	.LBI134:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1289              		.loc 2 2069 31 is_stmt 1 view .LVU455
 1290              	.LBB135:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1291              		.loc 2 2071 3 view .LVU456
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1292              		.loc 2 2075 3 view .LVU457
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1293              		.loc 2 2078 3 view .LVU458
 1294              		.syntax unified
 1295              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1296 0336 C7FBDE23 		smlaldx r2, r3, r7, lr
 1297              	@ 0 "" 2
 1298              	.LVL171:
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1299              		.loc 2 2078 3 is_stmt 0 view .LVU459
 1300              		.thumb
 1301              		.syntax unified
 1302 033a 9E46     		mov	lr, r3
 1303              	.LVL172:
 1304              		.loc 2 2083 3 is_stmt 1 view .LVU460
 1305              		.loc 2 2083 3 is_stmt 0 view .LVU461
 1306              	.LBE135:
 1307              	.LBE134:
 374:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1308              		.loc 1 374 14 discriminator 1 view .LVU462
 1309 033c 0692     		str	r2, [sp, #24]
 1310 033e 0793     		str	r3, [sp, #28]
 1311              	.LVL173:
 376:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1312              		.loc 1 376 16 is_stmt 1 discriminator 1 view .LVU463
 376:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1313              		.loc 1 376 16 is_stmt 0 discriminator 1 view .LVU464
 1314 0340 089B     		ldr	r3, [sp, #32]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 73


 1315              	.LVL174:
 376:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1316              		.loc 1 376 16 discriminator 1 view .LVU465
 1317 0342 013B     		subs	r3, r3, #1
 1318              	.LVL175:
 376:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1319              		.loc 1 376 16 discriminator 1 view .LVU466
 1320 0344 0893     		str	r3, [sp, #32]
 1321 0346 C1D1     		bne	.L20
 383:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1322              		.loc 1 383 9 view .LVU467
 1323 0348 7346     		mov	r3, lr
 1324              	.LVL176:
 383:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1325              		.loc 1 383 7 is_stmt 1 view .LVU468
 383:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1326              		.loc 1 383 9 is_stmt 0 view .LVU469
 1327 034a 0F9C     		ldr	r4, [sp, #60]
 1328              	.LVL177:
 383:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1329              		.loc 1 383 9 view .LVU470
 1330 034c 04F00307 		and	r7, r4, #3
 1331              	.LVL178:
 385:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1332              		.loc 1 385 7 is_stmt 1 view .LVU471
 385:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1333              		.loc 1 385 10 is_stmt 0 view .LVU472
 1334 0350 012F     		cmp	r7, #1
 1335 0352 3FF423AF 		beq	.L62
 1336              	.LVL179:
 1337              	.L21:
 411:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1338              		.loc 1 411 7 is_stmt 1 view .LVU473
 411:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1339              		.loc 1 411 10 is_stmt 0 view .LVU474
 1340 0356 022F     		cmp	r7, #2
 1341 0358 3FF43EAF 		beq	.L63
 1342              	.LVL180:
 1343              	.L22:
 430:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1344              		.loc 1 430 7 is_stmt 1 view .LVU475
 430:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1345              		.loc 1 430 10 is_stmt 0 view .LVU476
 1346 035c 032F     		cmp	r7, #3
 1347 035e 3FF45EAF 		beq	.L64
 1348              	.LVL181:
 1349              	.L23:
 473:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16);
 1350              		.loc 1 473 7 is_stmt 1 view .LVU477
 1351              	.LBB136:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1352              		.loc 1 474 9 view .LVU478
 1353              	.LBB137:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1354              		.loc 1 474 9 view .LVU479
 1355 0362 009B     		ldr	r3, [sp]
 1356 0364 DB0B     		lsrs	r3, r3, #15
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 74


 1357 0366 019A     		ldr	r2, [sp, #4]
 1358 0368 43EA4243 		orr	r3, r3, r2, lsl #17
 1359              	.LVL182:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1360              		.loc 1 474 9 view .LVU480
 1361              		.syntax unified
 1362              	@ 474 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1363 036c 03F30F03 		ssat r3, #16, r3
 1364              	@ 0 "" 2
 1365              	.LVL183:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1366              		.loc 1 474 9 view .LVU481
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1367              		.loc 1 474 9 is_stmt 0 view .LVU482
 1368              		.thumb
 1369              		.syntax unified
 1370              	.LBE137:
 1371              	.LBB138:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1372              		.loc 1 474 9 is_stmt 1 view .LVU483
 1373 0370 029A     		ldr	r2, [sp, #8]
 1374 0372 D20B     		lsrs	r2, r2, #15
 1375 0374 0399     		ldr	r1, [sp, #12]
 1376 0376 42EA4142 		orr	r2, r2, r1, lsl #17
 1377              	.LVL184:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1378              		.loc 1 474 9 view .LVU484
 1379              		.syntax unified
 1380              	@ 474 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1381 037a 02F30F02 		ssat r2, #16, r2
 1382              	@ 0 "" 2
 1383              	.LVL185:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1384              		.loc 1 474 9 view .LVU485
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1385              		.loc 1 474 9 is_stmt 0 view .LVU486
 1386              		.thumb
 1387              		.syntax unified
 1388              	.LBE138:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1389              		.loc 1 474 9 is_stmt 1 view .LVU487
 1390              		.syntax unified
 1391              	@ 474 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1392 037e C3EA0242 		pkhbt r2, r3, r2, lsl #16
 1393              	@ 0 "" 2
 1394              	.LVL186:
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1395              		.loc 1 474 9 view .LVU488
 474:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *__SIMD32(pOut)++ =
 1396              		.loc 1 474 9 is_stmt 0 view .LVU489
 1397              		.thumb
 1398              		.syntax unified
 1399              	.LBE136:
 473:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16);
 1400              		.loc 1 473 25 view .LVU490
 1401 0382 099C     		ldr	r4, [sp, #36]
 1402 0384 2146     		mov	r1, r4
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 75


 1403 0386 41F8082B 		str	r2, [r1], #8
 475:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16);
 1404              		.loc 1 475 7 is_stmt 1 view .LVU491
 1405              	.LBB139:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1406              		.loc 1 476 9 view .LVU492
 1407              	.LBB140:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1408              		.loc 1 476 9 view .LVU493
 1409 038a 049B     		ldr	r3, [sp, #16]
 1410              	.LVL187:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1411              		.loc 1 476 9 is_stmt 0 view .LVU494
 1412 038c DB0B     		lsrs	r3, r3, #15
 1413 038e 059A     		ldr	r2, [sp, #20]
 1414              	.LVL188:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1415              		.loc 1 476 9 view .LVU495
 1416 0390 43EA4243 		orr	r3, r3, r2, lsl #17
 1417              	.LVL189:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1418              		.loc 1 476 9 is_stmt 1 view .LVU496
 1419              		.syntax unified
 1420              	@ 476 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1421 0394 03F30F03 		ssat r3, #16, r3
 1422              	@ 0 "" 2
 1423              	.LVL190:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1424              		.loc 1 476 9 view .LVU497
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1425              		.loc 1 476 9 is_stmt 0 view .LVU498
 1426              		.thumb
 1427              		.syntax unified
 1428              	.LBE140:
 1429              	.LBB141:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1430              		.loc 1 476 9 is_stmt 1 view .LVU499
 1431 0398 069A     		ldr	r2, [sp, #24]
 1432 039a D20B     		lsrs	r2, r2, #15
 1433 039c 0798     		ldr	r0, [sp, #28]
 1434 039e 42EA4042 		orr	r2, r2, r0, lsl #17
 1435              	.LVL191:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1436              		.loc 1 476 9 view .LVU500
 1437              		.syntax unified
 1438              	@ 476 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1439 03a2 02F30F02 		ssat r2, #16, r2
 1440              	@ 0 "" 2
 1441              	.LVL192:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1442              		.loc 1 476 9 view .LVU501
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1443              		.loc 1 476 9 is_stmt 0 view .LVU502
 1444              		.thumb
 1445              		.syntax unified
 1446              	.LBE141:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 76


 1447              		.loc 1 476 9 is_stmt 1 view .LVU503
 1448              		.syntax unified
 1449              	@ 476 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1450 03a6 C3EA0243 		pkhbt r3, r3, r2, lsl #16
 1451              	@ 0 "" 2
 1452              	.LVL193:
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1453              		.loc 1 476 9 view .LVU504
 476:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1454              		.loc 1 476 9 is_stmt 0 view .LVU505
 1455              		.thumb
 1456              		.syntax unified
 1457              	.LBE139:
 475:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16);
 1458              		.loc 1 475 25 view .LVU506
 1459 03aa 6360     		str	r3, [r4, #4]
 488:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1460              		.loc 1 488 7 is_stmt 1 view .LVU507
 488:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1461              		.loc 1 488 13 is_stmt 0 view .LVU508
 1462 03ac 129B     		ldr	r3, [sp, #72]
 1463              	.LVL194:
 488:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1464              		.loc 1 488 13 view .LVU509
 1465 03ae 0433     		adds	r3, r3, #4
 1466 03b0 1293     		str	r3, [sp, #72]
 1467              	.LVL195:
 491:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1468              		.loc 1 491 7 is_stmt 1 view .LVU510
 491:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1469              		.loc 1 491 10 is_stmt 0 view .LVU511
 1470 03b2 109A     		ldr	r2, [sp, #64]
 1471              	.LVL196:
 491:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1472              		.loc 1 491 10 view .LVU512
 1473 03b4 002A     		cmp	r2, #0
 1474 03b6 FFF668AF 		blt	.L24
 493:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1475              		.loc 1 493 9 is_stmt 1 view .LVU513
 493:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1476              		.loc 1 493 32 is_stmt 0 view .LVU514
 1477 03ba 219A     		ldr	r2, [sp, #132]
 1478 03bc 0F98     		ldr	r0, [sp, #60]
 1479 03be A2EB000C 		sub	ip, r2, r0
 493:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1480              		.loc 1 493 46 view .LVU515
 1481 03c2 9C44     		add	ip, ip, r3
 1482 03c4 0CF1010C 		add	ip, ip, #1
 1483 03c8 0D9B     		ldr	r3, [sp, #52]
 1484              	.LVL197:
 493:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1485              		.loc 1 493 46 view .LVU516
 1486 03ca 03EB4C03 		add	r3, r3, ip, lsl #1
 1487              	.LVL198:
 493:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1488              		.loc 1 493 46 view .LVU517
 1489 03ce 60E7     		b	.L25
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 77


 1490              	.LVL199:
 1491              	.L61:
 503:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 504:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 505:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 506:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** No loop unrolling is used. */
 507:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blkCnt = (uint32_t) blockSize2 % 0x4U;
 1492              		.loc 1 507 14 view .LVU518
 1493 03d0 1399     		ldr	r1, [sp, #76]
 1494 03d2 149F     		ldr	r7, [sp, #80]
 1495 03d4 DDF85480 		ldr	r8, [sp, #84]
 1496              		.loc 1 507 7 is_stmt 1 view .LVU519
 1497              		.loc 1 507 14 is_stmt 0 view .LVU520
 1498 03d8 07F00307 		and	r7, r7, #3
 1499              	.LVL200:
 508:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 509:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (blkCnt > 0U)
 1500              		.loc 1 509 7 is_stmt 1 view .LVU521
 1501 03dc 129D     		ldr	r5, [sp, #72]
 1502 03de 8A46     		mov	r10, r1
 1503 03e0 0F9E     		ldr	r6, [sp, #60]
 1504 03e2 DDF834E0 		ldr	lr, [sp, #52]
 1505 03e6 DDF884B0 		ldr	fp, [sp, #132]
 1506              		.loc 1 509 13 is_stmt 0 view .LVU522
 1507 03ea 4FE0     		b	.L27
 1508              	.LVL201:
 1509              	.L29:
 510:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 511:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Accumulator is made zero for every iteration */
 512:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = 0;
 513:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 514:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 515:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k = srcBLen >> 2U;
 516:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 517:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 518:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 519:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         while (k > 0U)
 520:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 521:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulates */
 522:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) * px++ * *py--);
 1510              		.loc 1 522 11 is_stmt 1 view .LVU523
 1511              		.loc 1 522 35 is_stmt 0 view .LVU524
 1512 03ec B3F900C0 		ldrsh	ip, [r3]
 1513              	.LVL202:
 1514              		.loc 1 522 44 view .LVU525
 1515 03f0 B4F90090 		ldrsh	r9, [r4]
 1516              		.loc 1 522 42 view .LVU526
 1517 03f4 09FB0CFC 		mul	ip, r9, ip
 1518              		.loc 1 522 15 view .LVU527
 1519 03f8 12EB0C02 		adds	r2, r2, ip
 1520              	.LVL203:
 1521              		.loc 1 522 15 view .LVU528
 1522 03fc 40EBEC70 		adc	r0, r0, ip, asr #31
 1523              	.LVL204:
 523:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) * px++ * *py--);
 1524              		.loc 1 523 11 is_stmt 1 view .LVU529
 1525              		.loc 1 523 35 is_stmt 0 view .LVU530
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 78


 1526 0400 B3F902C0 		ldrsh	ip, [r3, #2]
 1527              	.LVL205:
 1528              		.loc 1 523 44 view .LVU531
 1529 0404 34F9029C 		ldrsh	r9, [r4, #-2]
 1530              		.loc 1 523 42 view .LVU532
 1531 0408 09FB0CFC 		mul	ip, r9, ip
 1532              		.loc 1 523 15 view .LVU533
 1533 040c 12EB0C02 		adds	r2, r2, ip
 1534              	.LVL206:
 1535              		.loc 1 523 15 view .LVU534
 1536 0410 40EBEC70 		adc	r0, r0, ip, asr #31
 1537              	.LVL207:
 524:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) * px++ * *py--);
 1538              		.loc 1 524 11 is_stmt 1 view .LVU535
 1539              		.loc 1 524 35 is_stmt 0 view .LVU536
 1540 0414 B3F904C0 		ldrsh	ip, [r3, #4]
 1541              	.LVL208:
 1542              		.loc 1 524 44 view .LVU537
 1543 0418 34F9049C 		ldrsh	r9, [r4, #-4]
 1544              		.loc 1 524 42 view .LVU538
 1545 041c 09FB0CFC 		mul	ip, r9, ip
 1546              		.loc 1 524 15 view .LVU539
 1547 0420 12EB0C02 		adds	r2, r2, ip
 1548              	.LVL209:
 1549              		.loc 1 524 15 view .LVU540
 1550 0424 40EBEC7C 		adc	ip, r0, ip, asr #31
 1551              	.LVL210:
 525:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) * px++ * *py--);
 1552              		.loc 1 525 11 is_stmt 1 view .LVU541
 1553              		.loc 1 525 35 is_stmt 0 view .LVU542
 1554 0428 B3F90600 		ldrsh	r0, [r3, #6]
 1555              	.LVL211:
 1556              		.loc 1 525 44 view .LVU543
 1557 042c 34F9069C 		ldrsh	r9, [r4, #-6]
 1558              		.loc 1 525 42 view .LVU544
 1559 0430 09FB00F0 		mul	r0, r9, r0
 1560              		.loc 1 525 15 view .LVU545
 1561 0434 1218     		adds	r2, r2, r0
 1562              	.LVL212:
 1563              		.loc 1 525 15 view .LVU546
 1564 0436 4CEBE070 		adc	r0, ip, r0, asr #31
 1565              	.LVL213:
 526:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 527:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Decrement the loop counter */
 528:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           k--;
 1566              		.loc 1 528 11 is_stmt 1 view .LVU547
 1567              		.loc 1 528 12 is_stmt 0 view .LVU548
 1568 043a 0139     		subs	r1, r1, #1
 1569              	.LVL214:
 525:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) * px++ * *py--);
 1570              		.loc 1 525 47 view .LVU549
 1571 043c 083C     		subs	r4, r4, #8
 1572              	.LVL215:
 525:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) * px++ * *py--);
 1573              		.loc 1 525 39 view .LVU550
 1574 043e 0833     		adds	r3, r3, #8
 1575              	.LVL216:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 79


 1576              	.L28:
 519:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1577              		.loc 1 519 18 is_stmt 1 view .LVU551
 1578 0440 0029     		cmp	r1, #0
 1579 0442 D3D1     		bne	.L29
 529:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 530:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 531:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 532:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          ** No loop unrolling is used. */
 533:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k = srcBLen % 0x4U;
 1580              		.loc 1 533 9 view .LVU552
 1581              		.loc 1 533 11 is_stmt 0 view .LVU553
 1582 0444 06F00301 		and	r1, r6, #3
 1583              	.LVL217:
 534:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 535:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         while (k > 0U)
 1584              		.loc 1 535 9 is_stmt 1 view .LVU554
 1585              		.loc 1 535 15 is_stmt 0 view .LVU555
 1586 0448 0AE0     		b	.L30
 1587              	.L31:
 536:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 537:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulates */
 538:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) * px++ * *py--);
 1588              		.loc 1 538 11 is_stmt 1 view .LVU556
 1589              	.LVL218:
 1590              		.loc 1 538 35 is_stmt 0 view .LVU557
 1591 044a 33F9029B 		ldrsh	r9, [r3], #2
 1592              	.LVL219:
 1593              		.loc 1 538 44 view .LVU558
 1594 044e 34F902C9 		ldrsh	ip, [r4], #-2
 1595              	.LVL220:
 1596              		.loc 1 538 42 view .LVU559
 1597 0452 0CFB09FC 		mul	ip, ip, r9
 1598              		.loc 1 538 15 view .LVU560
 1599 0456 12EB0C02 		adds	r2, r2, ip
 1600              	.LVL221:
 1601              		.loc 1 538 15 view .LVU561
 1602 045a 40EBEC70 		adc	r0, r0, ip, asr #31
 1603              	.LVL222:
 539:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 540:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Decrement the loop counter */
 541:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           k--;
 1604              		.loc 1 541 11 is_stmt 1 view .LVU562
 1605              		.loc 1 541 12 is_stmt 0 view .LVU563
 1606 045e 0139     		subs	r1, r1, #1
 1607              	.LVL223:
 1608              	.L30:
 535:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1609              		.loc 1 535 18 is_stmt 1 view .LVU564
 1610 0460 0029     		cmp	r1, #0
 1611 0462 F2D1     		bne	.L31
 542:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 543:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 544:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Store the result in the accumulator in the destination buffer. */
 545:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
 1612              		.loc 1 545 9 view .LVU565
 1613              	.LBB142:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 80


 1614              		.loc 1 545 28 view .LVU566
 1615 0464 D20B     		lsrs	r2, r2, #15
 1616              	.LVL224:
 1617              		.loc 1 545 28 is_stmt 0 view .LVU567
 1618 0466 42EA4042 		orr	r2, r2, r0, lsl #17
 1619              	.LVL225:
 1620              		.loc 1 545 28 is_stmt 1 view .LVU568
 1621              		.syntax unified
 1622              	@ 545 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1623 046a 02F30F02 		ssat r2, #16, r2
 1624              	@ 0 "" 2
 1625              	.LVL226:
 1626              		.loc 1 545 28 view .LVU569
 1627              		.thumb
 1628              		.syntax unified
 1629              	.LBE142:
 1630              		.loc 1 545 14 is_stmt 0 view .LVU570
 1631 046e 0998     		ldr	r0, [sp, #36]
 1632              	.LVL227:
 1633              		.loc 1 545 17 view .LVU571
 1634 0470 20F8022B 		strh	r2, [r0], #2	@ movhi
 1635              	.LVL228:
 546:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 547:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Increment the pointer pIn1 index, count by 1 */
 548:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         count++;
 1636              		.loc 1 548 9 is_stmt 1 view .LVU572
 1637              		.loc 1 548 14 is_stmt 0 view .LVU573
 1638 0474 0135     		adds	r5, r5, #1
 1639              	.LVL229:
 549:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 550:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 551:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 1640              		.loc 1 551 9 is_stmt 1 view .LVU574
 1641              		.loc 1 551 12 is_stmt 0 view .LVU575
 1642 0476 109B     		ldr	r3, [sp, #64]
 1643              	.LVL230:
 1644              		.loc 1 551 12 view .LVU576
 1645 0478 002B     		cmp	r3, #0
 1646 047a 0DDB     		blt	.L32
 552:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 553:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px = pIn1 + firstIndex - srcBLen + 1 + count;
 1647              		.loc 1 553 11 is_stmt 1 view .LVU577
 1648              		.loc 1 553 34 is_stmt 0 view .LVU578
 1649 047c ABEB0603 		sub	r3, fp, r6
 1650              		.loc 1 553 48 view .LVU579
 1651 0480 2B44     		add	r3, r3, r5
 1652 0482 0133     		adds	r3, r3, #1
 1653 0484 0EEB4303 		add	r3, lr, r3, lsl #1
 1654              	.LVL231:
 1655              	.L33:
 554:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 555:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         else
 556:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 557:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px = pIn1 + count;
 558:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 559:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
 1656              		.loc 1 559 9 is_stmt 1 view .LVU580
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 81


 560:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 561:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 562:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         blkCnt--;
 1657              		.loc 1 562 9 view .LVU581
 1658              		.loc 1 562 15 is_stmt 0 view .LVU582
 1659 0488 013F     		subs	r7, r7, #1
 1660              	.LVL232:
 545:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1661              		.loc 1 545 14 view .LVU583
 1662 048a 0990     		str	r0, [sp, #36]
 1663              	.LVL233:
 1664              	.L27:
 509:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1665              		.loc 1 509 21 is_stmt 1 view .LVU584
 1666 048c 3FB1     		cbz	r7, .L65
 512:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1667              		.loc 1 512 9 view .LVU585
 1668              	.LVL234:
 515:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1669              		.loc 1 515 9 view .LVU586
 515:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1670              		.loc 1 515 11 is_stmt 0 view .LVU587
 1671 048e B108     		lsrs	r1, r6, #2
 1672              	.LVL235:
 519:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1673              		.loc 1 519 9 is_stmt 1 view .LVU588
 519:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1674              		.loc 1 519 15 is_stmt 0 view .LVU589
 1675 0490 0E9C     		ldr	r4, [sp, #56]
 512:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1676              		.loc 1 512 13 view .LVU590
 1677 0492 0022     		movs	r2, #0
 1678 0494 1046     		mov	r0, r2
 519:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1679              		.loc 1 519 15 view .LVU591
 1680 0496 D3E7     		b	.L28
 1681              	.LVL236:
 1682              	.L32:
 557:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1683              		.loc 1 557 11 is_stmt 1 view .LVU592
 557:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1684              		.loc 1 557 21 is_stmt 0 view .LVU593
 1685 0498 0EEB4503 		add	r3, lr, r5, lsl #1
 1686              	.LVL237:
 557:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1687              		.loc 1 557 21 view .LVU594
 1688 049c F4E7     		b	.L33
 1689              	.LVL238:
 1690              	.L65:
 557:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1691              		.loc 1 557 21 view .LVU595
 1692 049e 5146     		mov	r1, r10
 1693              	.LVL239:
 1694              	.L35:
 563:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 564:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 565:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     else
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 82


 566:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 567:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the srcBLen is not a multiple of 4,
 568:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * the blockSize2 loop cannot be unrolled by 4 */
 569:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blkCnt = (uint32_t) blockSize2;
 570:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 571:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (blkCnt > 0U)
 572:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 573:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Accumulator is made zero for every iteration */
 574:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = 0;
 575:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 576:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* srcBLen number of MACS should be performed */
 577:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k = srcBLen;
 578:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 579:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         while (k > 0U)
 580:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 581:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Perform the multiply-accumulate */
 582:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += (q63_t) ((q31_t) * px++ * *py--);
 583:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 584:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* Decrement the loop counter */
 585:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           k--;
 586:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 587:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 588:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Store the result in the accumulator in the destination buffer. */
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
 590:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 591:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Increment the MAC count */
 592:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         count++;
 593:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 594:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Update the inputA and inputB pointers for next MAC calculation */
 595:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         if ((int32_t)firstIndex - (int32_t)srcBLen + 1 > 0)
 596:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 597:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px = pIn1 + firstIndex - srcBLen + 1 + count;
 598:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 599:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         else
 600:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 601:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           px = pIn1 + count;
 602:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 603:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         py = pSrc2;
 604:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 605:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 606:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         blkCnt--;
 607:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 608:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 609:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 610:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 611:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* --------------------------
 612:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Initializations of stage3
 613:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * -------------------------*/
 614:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 615:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[src
 616:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[src
 617:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ....
 618:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
 619:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * sum +=  x[srcALen-1] * y[srcBLen-1]
 620:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      */
 621:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 622:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* In this stage the MAC operations are decreased by 1 for every iteration.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 83


 623:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        The count variable holds the number of MAC operations performed */
 624:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     count = srcBLen - 1U;
 1695              		.loc 1 624 5 is_stmt 1 view .LVU596
 1696              		.loc 1 624 11 is_stmt 0 view .LVU597
 1697 04a0 0F9B     		ldr	r3, [sp, #60]
 1698              	.LVL240:
 1699              		.loc 1 624 11 view .LVU598
 1700 04a2 03F1FF3C 		add	ip, r3, #-1
 1701              	.LVL241:
 625:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 626:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputA */
 627:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 1702              		.loc 1 627 5 is_stmt 1 view .LVU599
 1703              		.loc 1 627 30 is_stmt 0 view .LVU600
 1704 04a6 A8EB0306 		sub	r6, r8, r3
 1705 04aa 0136     		adds	r6, r6, #1
 1706              		.loc 1 627 11 view .LVU601
 1707 04ac 0D9B     		ldr	r3, [sp, #52]
 1708 04ae 03EB4606 		add	r6, r3, r6, lsl #1
 1709              	.LVL242:
 628:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     px = pSrc1;
 1710              		.loc 1 628 5 is_stmt 1 view .LVU602
 629:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 630:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Working pointer of inputB */
 631:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pSrc2 = pIn2 + (srcBLen - 1U);
 1711              		.loc 1 631 5 view .LVU603
 632:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     pIn2 = pSrc2 - 1U;
 1712              		.loc 1 632 5 view .LVU604
 1713              		.loc 1 632 10 is_stmt 0 view .LVU605
 1714 04b2 0E9B     		ldr	r3, [sp, #56]
 1715 04b4 A3F10208 		sub	r8, r3, #2
 1716              	.LVL243:
 633:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = pIn2;
 1717              		.loc 1 633 5 is_stmt 1 view .LVU606
 634:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 635:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* -------------------
 636:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * Stage3 process
 637:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * ------------------*/
 638:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 639:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* For loop unrolling by 4, this stage is divided into two. */
 640:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* First part of this stage computes the MAC operations greater than 4 */
 641:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Second part of this stage computes the MAC operations less than or equal to 4 */
 642:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 643:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The first part of the stage starts here */
 644:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     j = count >> 2U;
 1718              		.loc 1 644 5 view .LVU607
 1719              		.loc 1 644 7 is_stmt 0 view .LVU608
 1720 04b8 4FEA9C0E 		lsr	lr, ip, #2
 1721              	.LVL244:
 645:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 646:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while ((j > 0U) && (blockSize3 > 0))
 1722              		.loc 1 646 5 is_stmt 1 view .LVU609
 1723 04bc 7746     		mov	r7, lr
 1724 04be 8E46     		mov	lr, r1
 1725              	.LVL245:
 1726              		.loc 1 646 11 is_stmt 0 view .LVU610
 1727 04c0 61E0     		b	.L41
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 84


 1728              	.LVL246:
 1729              	.L18:
 569:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1730              		.loc 1 569 7 is_stmt 1 view .LVU611
 569:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1731              		.loc 1 569 14 is_stmt 0 view .LVU612
 1732 04c2 3E46     		mov	r6, r7
 1733              	.LVL247:
 571:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1734              		.loc 1 571 7 is_stmt 1 view .LVU613
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1735              		.loc 1 292 11 is_stmt 0 view .LVU614
 1736 04c4 0027     		movs	r7, #0
 1737              	.LVL248:
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1738              		.loc 1 292 11 view .LVU615
 1739 04c6 DDF83CB0 		ldr	fp, [sp, #60]
 1740 04ca DDF83490 		ldr	r9, [sp, #52]
 1741              	.LVL249:
 292:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1742              		.loc 1 292 11 view .LVU616
 1743 04ce DDF884A0 		ldr	r10, [sp, #132]
 571:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1744              		.loc 1 571 13 view .LVU617
 1745 04d2 1FE0     		b	.L36
 1746              	.LVL250:
 1747              	.L37:
 582:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1748              		.loc 1 582 11 is_stmt 1 view .LVU618
 582:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1749              		.loc 1 582 35 is_stmt 0 view .LVU619
 1750 04d4 33F902EB 		ldrsh	lr, [r3], #2
 1751              	.LVL251:
 582:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1752              		.loc 1 582 44 view .LVU620
 1753 04d8 30F90249 		ldrsh	r4, [r0], #-2
 1754              	.LVL252:
 582:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1755              		.loc 1 582 42 view .LVU621
 1756 04dc 04FB0EF4 		mul	r4, r4, lr
 582:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1757              		.loc 1 582 15 view .LVU622
 1758 04e0 1219     		adds	r2, r2, r4
 1759              	.LVL253:
 582:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1760              		.loc 1 582 15 view .LVU623
 1761 04e2 4CEBE47C 		adc	ip, ip, r4, asr #31
 1762              	.LVL254:
 585:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1763              		.loc 1 585 11 is_stmt 1 view .LVU624
 585:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1764              		.loc 1 585 12 is_stmt 0 view .LVU625
 1765 04e6 013D     		subs	r5, r5, #1
 1766              	.LVL255:
 1767              	.L40:
 579:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1768              		.loc 1 579 18 is_stmt 1 view .LVU626
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 85


 1769 04e8 002D     		cmp	r5, #0
 1770 04ea F3D1     		bne	.L37
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1771              		.loc 1 589 9 view .LVU627
 1772              	.LBB143:
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1773              		.loc 1 589 28 view .LVU628
 1774 04ec D20B     		lsrs	r2, r2, #15
 1775              	.LVL256:
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1776              		.loc 1 589 28 is_stmt 0 view .LVU629
 1777 04ee 42EA4C42 		orr	r2, r2, ip, lsl #17
 1778              	.LVL257:
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1779              		.loc 1 589 28 is_stmt 1 view .LVU630
 1780              		.syntax unified
 1781              	@ 589 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 1782 04f2 02F30F02 		ssat r2, #16, r2
 1783              	@ 0 "" 2
 1784              	.LVL258:
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1785              		.loc 1 589 28 view .LVU631
 1786              		.thumb
 1787              		.syntax unified
 1788              	.LBE143:
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1789              		.loc 1 589 14 is_stmt 0 view .LVU632
 1790 04f6 0998     		ldr	r0, [sp, #36]
 1791              	.LVL259:
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1792              		.loc 1 589 17 view .LVU633
 1793 04f8 20F8022B 		strh	r2, [r0], #2	@ movhi
 1794              	.LVL260:
 592:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1795              		.loc 1 592 9 is_stmt 1 view .LVU634
 592:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1796              		.loc 1 592 14 is_stmt 0 view .LVU635
 1797 04fc 0137     		adds	r7, r7, #1
 1798              	.LVL261:
 595:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1799              		.loc 1 595 9 is_stmt 1 view .LVU636
 595:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1800              		.loc 1 595 12 is_stmt 0 view .LVU637
 1801 04fe 109B     		ldr	r3, [sp, #64]
 1802              	.LVL262:
 595:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 1803              		.loc 1 595 12 view .LVU638
 1804 0500 002B     		cmp	r3, #0
 1805 0502 0EDB     		blt	.L38
 597:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1806              		.loc 1 597 11 is_stmt 1 view .LVU639
 597:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1807              		.loc 1 597 34 is_stmt 0 view .LVU640
 1808 0504 AAEB0B03 		sub	r3, r10, fp
 597:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1809              		.loc 1 597 48 view .LVU641
 1810 0508 3B44     		add	r3, r3, r7
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 86


 1811 050a 0133     		adds	r3, r3, #1
 1812 050c 09EB4303 		add	r3, r9, r3, lsl #1
 1813              	.LVL263:
 1814              	.L39:
 603:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1815              		.loc 1 603 9 is_stmt 1 view .LVU642
 606:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1816              		.loc 1 606 9 view .LVU643
 606:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 1817              		.loc 1 606 15 is_stmt 0 view .LVU644
 1818 0510 013E     		subs	r6, r6, #1
 1819              	.LVL264:
 589:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1820              		.loc 1 589 14 view .LVU645
 1821 0512 0990     		str	r0, [sp, #36]
 1822              	.LVL265:
 1823              	.L36:
 571:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1824              		.loc 1 571 21 is_stmt 1 view .LVU646
 1825 0514 002E     		cmp	r6, #0
 1826 0516 C3D0     		beq	.L35
 571:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1827              		.loc 1 571 21 is_stmt 0 view .LVU647
 1828 0518 0E98     		ldr	r0, [sp, #56]
 577:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1829              		.loc 1 577 11 view .LVU648
 1830 051a 5D46     		mov	r5, fp
 574:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1831              		.loc 1 574 13 view .LVU649
 1832 051c 0022     		movs	r2, #0
 1833 051e 9446     		mov	ip, r2
 1834 0520 E2E7     		b	.L40
 1835              	.LVL266:
 1836              	.L38:
 601:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1837              		.loc 1 601 11 is_stmt 1 view .LVU650
 601:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1838              		.loc 1 601 21 is_stmt 0 view .LVU651
 1839 0522 09EB4703 		add	r3, r9, r7, lsl #1
 1840              	.LVL267:
 601:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 1841              		.loc 1 601 21 view .LVU652
 1842 0526 F3E7     		b	.L39
 1843              	.LVL268:
 1844              	.L43:
 647:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 648:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Accumulator is made zero for every iteration */
 649:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 650:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 651:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 652:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count >> 2U;
 653:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 654:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 655:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 656:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 657:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 658:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 87


 659:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          * with y[srcBLen - 1], y[srcBLen - 2] respectively */
 660:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALDX(*__SIMD32(px)++, *__SIMD32(py)--, sum);
 1845              		.loc 1 660 9 is_stmt 1 view .LVU653
 1846              		.loc 1 660 25 is_stmt 0 view .LVU654
 1847 0528 2546     		mov	r5, r4
 1848 052a 55F8086B 		ldr	r6, [r5], #8
 1849              	.LVL269:
 1850              		.loc 1 660 42 view .LVU655
 1851 052e 8146     		mov	r9, r0
 1852 0530 59F808B9 		ldr	fp, [r9], #-8
 1853              	.LVL270:
 1854              	.LBB144:
 1855              	.LBI144:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1856              		.loc 2 2069 31 is_stmt 1 view .LVU656
 1857              	.LBB145:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1858              		.loc 2 2071 3 view .LVU657
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1859              		.loc 2 2075 3 view .LVU658
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1860              		.loc 2 2078 3 view .LVU659
 1861              		.syntax unified
 1862              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1863 0534 C6FBDB32 		smlaldx r3, r2, r6, fp
 1864              	@ 0 "" 2
 1865              	.LVL271:
 1866              		.loc 2 2083 3 view .LVU660
 1867              		.loc 2 2083 3 is_stmt 0 view .LVU661
 1868              		.thumb
 1869              		.syntax unified
 1870              	.LBE145:
 1871              	.LBE144:
 661:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
 662:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****          * with y[srcBLen - 3], y[srcBLen - 4] respectively */
 663:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALDX(*__SIMD32(px)++, *__SIMD32(py)--, sum);
 1872              		.loc 1 663 9 is_stmt 1 view .LVU662
 1873              		.loc 1 663 25 is_stmt 0 view .LVU663
 1874 0538 6468     		ldr	r4, [r4, #4]
 1875              	.LVL272:
 1876              		.loc 1 663 42 view .LVU664
 1877 053a 50F8040C 		ldr	r0, [r0, #-4]
 1878              	.LVL273:
 1879              	.LBB146:
 1880              	.LBI146:
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1881              		.loc 2 2069 31 is_stmt 1 view .LVU665
 1882              	.LBB147:
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1883              		.loc 2 2071 3 view .LVU666
2075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1884              		.loc 2 2075 3 view .LVU667
2078:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1885              		.loc 2 2078 3 view .LVU668
 1886              		.syntax unified
 1887              	@ 2078 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1888 053e C4FBD032 		smlaldx r3, r2, r4, r0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 88


 1889              	@ 0 "" 2
 1890              	.LVL274:
 1891              		.loc 2 2083 3 view .LVU669
 1892              		.loc 2 2083 3 is_stmt 0 view .LVU670
 1893              		.thumb
 1894              		.syntax unified
 1895              	.LBE147:
 1896              	.LBE146:
 664:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 665:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 666:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 1897              		.loc 1 666 9 is_stmt 1 view .LVU671
 1898              		.loc 1 666 10 is_stmt 0 view .LVU672
 1899 0542 0139     		subs	r1, r1, #1
 1900              	.LVL275:
 663:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1901              		.loc 1 663 55 view .LVU673
 1902 0544 4846     		mov	r0, r9
 663:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1903              		.loc 1 663 38 view .LVU674
 1904 0546 2C46     		mov	r4, r5
 1905              	.LVL276:
 1906              	.L42:
 656:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1907              		.loc 1 656 16 is_stmt 1 view .LVU675
 1908 0548 0029     		cmp	r1, #0
 1909 054a EDD1     		bne	.L43
 667:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 668:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 669:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* For the next MAC operations, the pointer py is used without SIMD
 670:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        * So, py is incremented by 1 */
 671:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = py + 1U;
 1910              		.loc 1 671 15 is_stmt 0 view .LVU676
 1911 054c 5646     		mov	r6, r10
 1912              		.loc 1 671 7 is_stmt 1 view .LVU677
 1913              		.loc 1 671 15 is_stmt 0 view .LVU678
 1914 054e 0230     		adds	r0, r0, #2
 1915              	.LVL277:
 672:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 673:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* If the count is not a multiple of 4, compute any remaining MACs here.
 674:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****        ** No loop unrolling is used. */
 675:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count % 0x4U;
 1916              		.loc 1 675 7 is_stmt 1 view .LVU679
 1917              		.loc 1 675 9 is_stmt 0 view .LVU680
 1918 0550 0CF00301 		and	r1, ip, #3
 1919              	.LVL278:
 676:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 677:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 1920              		.loc 1 677 7 is_stmt 1 view .LVU681
 1921              		.loc 1 677 13 is_stmt 0 view .LVU682
 1922 0554 06E0     		b	.L44
 1923              	.LVL279:
 1924              	.L45:
 678:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 679:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
 680:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALD(*px++, *py--, sum);
 1925              		.loc 1 680 9 is_stmt 1 view .LVU683
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 89


 1926              		.loc 1 680 24 is_stmt 0 view .LVU684
 1927 0556 34F9025B 		ldrsh	r5, [r4], #2
 1928              	.LVL280:
 1929              		.loc 1 680 31 view .LVU685
 1930 055a 30F90299 		ldrsh	r9, [r0], #-2
 1931              	.LVL281:
 1932              	.LBB148:
 1933              	.LBI148:
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1934              		.loc 2 2052 31 is_stmt 1 view .LVU686
 1935              	.LBB149:
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1936              		.loc 2 2054 3 view .LVU687
2058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1937              		.loc 2 2058 3 view .LVU688
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 1938              		.loc 2 2061 3 view .LVU689
 1939              		.syntax unified
 1940              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1941 055e C5FBC932 		smlald r3, r2, r5, r9
 1942              	@ 0 "" 2
 1943              	.LVL282:
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1944              		.loc 2 2066 3 view .LVU690
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1945              		.loc 2 2066 3 is_stmt 0 view .LVU691
 1946              		.thumb
 1947              		.syntax unified
 1948              	.LBE149:
 1949              	.LBE148:
 681:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 682:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 683:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 1950              		.loc 1 683 9 is_stmt 1 view .LVU692
 1951              		.loc 1 683 10 is_stmt 0 view .LVU693
 1952 0562 0139     		subs	r1, r1, #1
 1953              	.LVL283:
 1954              	.L44:
 677:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 1955              		.loc 1 677 16 is_stmt 1 view .LVU694
 1956 0564 0029     		cmp	r1, #0
 1957 0566 F6D1     		bne	.L45
 684:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 685:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 686:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 687:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 1958              		.loc 1 687 7 view .LVU695
 1959              	.LBB150:
 1960              		.loc 1 687 26 view .LVU696
 1961 0568 DB0B     		lsrs	r3, r3, #15
 1962              	.LVL284:
 1963              		.loc 1 687 26 is_stmt 0 view .LVU697
 1964 056a 43EA4243 		orr	r3, r3, r2, lsl #17
 1965              	.LVL285:
 1966              		.loc 1 687 26 is_stmt 1 view .LVU698
 1967              		.syntax unified
 1968              	@ 687 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 90


 1969 056e 03F30F03 		ssat r3, #16, r3
 1970              	@ 0 "" 2
 1971              	.LVL286:
 1972              		.loc 1 687 26 view .LVU699
 1973              		.thumb
 1974              		.syntax unified
 1975              	.LBE150:
 1976              		.loc 1 687 12 is_stmt 0 view .LVU700
 1977 0572 099A     		ldr	r2, [sp, #36]
 1978              	.LVL287:
 1979              		.loc 1 687 15 view .LVU701
 1980 0574 22F8023B 		strh	r3, [r2], #2	@ movhi
 1981              	.LVL288:
 688:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 689:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 690:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = ++pSrc1;
 1982              		.loc 1 690 7 is_stmt 1 view .LVU702
 1983              		.loc 1 690 10 is_stmt 0 view .LVU703
 1984 0578 0236     		adds	r6, r6, #2
 1985              	.LVL289:
 691:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = pIn2;
 1986              		.loc 1 691 7 is_stmt 1 view .LVU704
 692:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 693:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement the MAC count */
 694:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count--;
 1987              		.loc 1 694 7 view .LVU705
 1988              		.loc 1 694 12 is_stmt 0 view .LVU706
 1989 057a 0CF1FF3C 		add	ip, ip, #-1
 1990              	.LVL290:
 695:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 696:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement the loop counter */
 697:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blockSize3--;
 1991              		.loc 1 697 7 is_stmt 1 view .LVU707
 1992              		.loc 1 697 17 is_stmt 0 view .LVU708
 1993 057e 0EF1FF3E 		add	lr, lr, #-1
 1994              	.LVL291:
 698:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 699:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       j--;
 1995              		.loc 1 699 7 is_stmt 1 view .LVU709
 1996              		.loc 1 699 8 is_stmt 0 view .LVU710
 1997 0582 013F     		subs	r7, r7, #1
 1998              	.LVL292:
 687:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 1999              		.loc 1 687 12 view .LVU711
 2000 0584 0992     		str	r2, [sp, #36]
 2001              	.LVL293:
 2002              	.L41:
 646:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2003              		.loc 1 646 21 is_stmt 1 view .LVU712
 2004 0586 4FB3     		cbz	r7, .L58
 646:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2005              		.loc 1 646 21 is_stmt 0 discriminator 1 view .LVU713
 2006 0588 BEF1000F 		cmp	lr, #0
 2007 058c 07DD     		ble	.L66
 649:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2008              		.loc 1 649 7 is_stmt 1 view .LVU714
 2009              	.LVL294:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 91


 652:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2010              		.loc 1 652 7 view .LVU715
 652:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2011              		.loc 1 652 9 is_stmt 0 view .LVU716
 2012 058e 4FEA9C01 		lsr	r1, ip, #2
 2013              	.LVL295:
 656:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2014              		.loc 1 656 7 is_stmt 1 view .LVU717
 656:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2015              		.loc 1 656 13 is_stmt 0 view .LVU718
 2016 0592 4046     		mov	r0, r8
 2017 0594 3446     		mov	r4, r6
 649:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2018              		.loc 1 649 11 view .LVU719
 2019 0596 0023     		movs	r3, #0
 2020 0598 1A46     		mov	r2, r3
 2021 059a B246     		mov	r10, r6
 656:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2022              		.loc 1 656 13 view .LVU720
 2023 059c D4E7     		b	.L42
 2024              	.LVL296:
 2025              	.L66:
 656:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2026              		.loc 1 656 13 view .LVU721
 2027 059e 7146     		mov	r1, lr
 2028 05a0 099D     		ldr	r5, [sp, #36]
 2029 05a2 13E0     		b	.L49
 2030              	.LVL297:
 2031              	.L48:
 700:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 701:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 702:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* The second part of the stage starts here */
 703:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* SIMD is not used for the next MAC operations,
 704:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****      * so pointer py is updated to read only one sample at a time */
 705:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     py = py + 1U;
 706:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 707:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     while (blockSize3 > 0)
 708:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 709:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Accumulator is made zero for every iteration */
 710:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 711:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 712:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 713:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       k = count;
 714:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 715:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       while (k > 0U)
 716:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 717:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Perform the multiply-accumulates */
 718:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* sum +=  x[srcALen-1] * y[srcBLen-1] */
 719:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         sum = __SMLALD(*px++, *py--, sum);
 2032              		.loc 1 719 9 is_stmt 1 view .LVU722
 2033              		.loc 1 719 24 is_stmt 0 view .LVU723
 2034 05a4 32F902EB 		ldrsh	lr, [r2], #2
 2035              	.LVL298:
 2036              		.loc 1 719 31 view .LVU724
 2037 05a8 30F90289 		ldrsh	r8, [r0], #-2
 2038              	.LVL299:
 2039              	.LBB151:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 92


 2040              	.LBI151:
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2041              		.loc 2 2052 31 is_stmt 1 view .LVU725
 2042              	.LBB152:
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 2043              		.loc 2 2054 3 view .LVU726
2058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2044              		.loc 2 2058 3 view .LVU727
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 2045              		.loc 2 2061 3 view .LVU728
 2046              		.syntax unified
 2047              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2048 05ac CEFBC834 		smlald r3, r4, lr, r8
 2049              	@ 0 "" 2
 2050              	.LVL300:
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2051              		.loc 2 2066 3 view .LVU729
2066:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2052              		.loc 2 2066 3 is_stmt 0 view .LVU730
 2053              		.thumb
 2054              		.syntax unified
 2055              	.LBE152:
 2056              	.LBE151:
 720:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 721:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Decrement the loop counter */
 722:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         k--;
 2057              		.loc 1 722 9 is_stmt 1 view .LVU731
 2058              		.loc 1 722 10 is_stmt 0 view .LVU732
 2059 05b0 013F     		subs	r7, r7, #1
 2060              	.LVL301:
 2061              	.L50:
 715:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 2062              		.loc 1 715 16 is_stmt 1 view .LVU733
 2063 05b2 002F     		cmp	r7, #0
 2064 05b4 F6D1     		bne	.L48
 723:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 724:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 725:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 726:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 2065              		.loc 1 726 7 view .LVU734
 2066              	.LBB153:
 2067              		.loc 1 726 26 view .LVU735
 2068 05b6 DB0B     		lsrs	r3, r3, #15
 2069              	.LVL302:
 2070              		.loc 1 726 26 is_stmt 0 view .LVU736
 2071 05b8 43EA4443 		orr	r3, r3, r4, lsl #17
 2072              	.LVL303:
 2073              		.loc 1 726 26 is_stmt 1 view .LVU737
 2074              		.syntax unified
 2075              	@ 726 "DSP/Source/FilteringFunctions/arm_conv_partial_q15.c" 1
 2076 05bc 03F30F03 		ssat r3, #16, r3
 2077              	@ 0 "" 2
 2078              	.LVL304:
 2079              		.loc 1 726 26 view .LVU738
 2080              		.loc 1 726 26 is_stmt 0 view .LVU739
 2081              		.thumb
 2082              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 93


 2083              	.LBE153:
 2084              		.loc 1 726 15 view .LVU740
 2085 05c0 25F8023B 		strh	r3, [r5], #2	@ movhi
 2086              	.LVL305:
 727:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 728:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 729:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       px = ++pSrc1;
 2087              		.loc 1 729 7 is_stmt 1 view .LVU741
 2088              		.loc 1 729 10 is_stmt 0 view .LVU742
 2089 05c4 0236     		adds	r6, r6, #2
 2090              	.LVL306:
 730:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       py = pSrc2;
 2091              		.loc 1 730 7 is_stmt 1 view .LVU743
 731:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 732:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement the MAC count */
 733:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       count--;
 2092              		.loc 1 733 7 view .LVU744
 2093              		.loc 1 733 12 is_stmt 0 view .LVU745
 2094 05c6 0CF1FF3C 		add	ip, ip, #-1
 2095              	.LVL307:
 734:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 735:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Decrement the loop counter */
 736:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       blockSize3--;
 2096              		.loc 1 736 7 is_stmt 1 view .LVU746
 2097              		.loc 1 736 17 is_stmt 0 view .LVU747
 2098 05ca 0139     		subs	r1, r1, #1
 2099              	.LVL308:
 2100              	.L49:
 707:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2101              		.loc 1 707 23 is_stmt 1 view .LVU748
 2102 05cc 0029     		cmp	r1, #0
 2103 05ce 08DD     		ble	.L67
 707:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 2104              		.loc 1 707 23 is_stmt 0 view .LVU749
 2105 05d0 0E98     		ldr	r0, [sp, #56]
 2106 05d2 3246     		mov	r2, r6
 713:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2107              		.loc 1 713 9 view .LVU750
 2108 05d4 6746     		mov	r7, ip
 710:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2109              		.loc 1 710 11 view .LVU751
 2110 05d6 0023     		movs	r3, #0
 2111 05d8 1C46     		mov	r4, r3
 2112 05da EAE7     		b	.L50
 2113              	.LVL309:
 2114              	.L58:
 710:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 2115              		.loc 1 710 11 view .LVU752
 2116 05dc 7146     		mov	r1, lr
 2117 05de 099D     		ldr	r5, [sp, #36]
 2118 05e0 F4E7     		b	.L49
 2119              	.LVL310:
 2120              	.L67:
 737:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 738:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 739:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* set status as ARM_MATH_SUCCESS */
 740:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     status = ARM_MATH_SUCCESS;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 94


 2121              		.loc 1 740 12 view .LVU753
 2122 05e2 0020     		movs	r0, #0
 2123              	.LVL311:
 2124              	.L2:
 741:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 742:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 743:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Return to application */
 744:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   return (status);
 2125              		.loc 1 744 3 is_stmt 1 view .LVU754
 745:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 746:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #else
 747:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 748:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Run the below code for Cortex-M0 */
 749:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 750:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t *pIn1 = pSrcA;                           /* inputA pointer */
 751:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q15_t *pIn2 = pSrcB;                           /* inputB pointer */
 752:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   q63_t sum;                                     /* Accumulator */
 753:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   uint32_t i, j;                                 /* loop counters */
 754:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   arm_status status;                             /* status of Partial convolution */
 755:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 756:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   /* Check for range of output samples to be calculated */
 757:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1U))))
 758:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
 759:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Set status as ARM_ARGUMENT_ERROR */
 760:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 761:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 762:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   else
 763:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   {
 764:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* Loop to calculate convolution for output length number of values */
 765:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     for (i = firstIndex; i <= (firstIndex + numPoints - 1); i++)
 766:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     {
 767:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Initialize sum with zero to carry on MAC operations */
 768:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       sum = 0;
 769:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 770:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Loop to perform MAC operations according to convolution equation */
 771:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       for (j = 0; j <= i; j++)
 772:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       {
 773:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         /* Check the array limitations */
 774:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         if (((i - j) < srcBLen) && (j < srcALen))
 775:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         {
 776:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           /* z[i] += x[i-j] * y[j] */
 777:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****           sum += ((q31_t) pIn1[j] * (pIn2[i - j]));
 778:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****         }
 779:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       }
 780:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 781:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       /* Store the output in the destination buffer */
 782:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****       pDst[i] = (q15_t) __SSAT((sum >> 15U), 16U);
 783:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     }
 784:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     /* set status as ARM_SUCCESS as there are no argument errors */
 785:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****     status = ARM_MATH_SUCCESS;
 786:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 787:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   return (status);
 788:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 789:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** #endif /* #if (defined(ARM_MATH_CM7) || defined(ARM_MATH_CM4) || defined(ARM_MATH_CM3)) && !defined
 790:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** 
 791:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c **** }
 2126              		.loc 1 791 1 is_stmt 0 view .LVU755
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 95


 2127 05e4 17B0     		add	sp, sp, #92
 2128              	.LCFI2:
 2129              		.cfi_remember_state
 2130              		.cfi_def_cfa_offset 36
 2131              		@ sp needed
 2132 05e6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2133              	.LVL312:
 2134              	.L51:
 2135              	.LCFI3:
 2136              		.cfi_restore_state
  89:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 2137              		.loc 1 89 12 view .LVU756
 2138 05ea 4FF0FF30 		mov	r0, #-1
 2139              	.LVL313:
  89:DSP/Source/FilteringFunctions/arm_conv_partial_q15.c ****   }
 2140              		.loc 1 89 12 view .LVU757
 2141 05ee F9E7     		b	.L2
 2142              		.cfi_endproc
 2143              	.LFE139:
 2145              		.text
 2146              	.Letext0:
 2147              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 2148              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 2149              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s 			page 96


DEFINED SYMBOLS
                            *ABS*:00000000 arm_conv_partial_q15.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s:21     .text.arm_conv_partial_q15:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccxqczrS.s:27     .text.arm_conv_partial_q15:00000000 arm_conv_partial_q15

NO UNDEFINED SYMBOLS
