<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 10.1.03 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/AFG3000_FPGA_0504.ise
-intstyle ise -v 20 -s 4 -xml AFG3000_FPGA AFG3000_FPGA.ncd -o AFG3000_FPGA.twr
AFG3000_FPGA.pcf -ucf AFG3000_FPGA.ucf

</twCmdLine><twDesign>AFG3000_FPGA.ncd</twDesign><twPCF>AFG3000_FPGA.pcf</twPCF><twDevInfo arch="spartan3a" pkg="fg484"><twDevName>xc3s1400a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.41 2008-07-25</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose"><twItemLimit>20</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo>INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.</twInfo><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo>INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst twConstType="NETDELAY" ><twConstHead uID="00C51A00"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 600ps;">NET &quot;ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot; MAXDELAY =         0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.202</twSlack><twNet>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.202</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X35Y129.X</twSrc><twDest>SLICE_X34Y126.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51938"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 600ps;">NET &quot;ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot; MAXDELAY =         0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.202</twSlack><twNet>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.202</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X35Y127.X</twSrc><twDest>SLICE_X34Y124.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51870"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap[7]&quot;  MAXDELAY = 600ps;">NET &quot;ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot; MAXDELAY =         0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.202</twSlack><twNet>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.202</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X35Y125.X</twSrc><twDest>SLICE_X34Y122.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C517A8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;&quot; MAXDELAY = 3.007 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.972</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.035</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twNet><twDel>0.972</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>2.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X0Y51.SR</twDest><twNetDelInfo twAcc="twRouted">0.751</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X2Y53.SR</twDest><twNetDelInfo twAcc="twRouted">0.484</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X0Y53.SR</twDest><twNetDelInfo twAcc="twRouted">0.972</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X2Y55.SR</twDest><twNetDelInfo twAcc="twRouted">0.478</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X0Y61.SR</twDest><twNetDelInfo twAcc="twRouted">0.915</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X2Y61.SR</twDest><twNetDelInfo twAcc="twRouted">0.913</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X0Y63.SR</twDest><twNetDelInfo twAcc="twRouted">0.736</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X2Y63.SR</twDest><twNetDelInfo twAcc="twRouted">0.474</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X3Y54.CE</twDest><twNetDelInfo twAcc="twRouted">0.774</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y57.X</twSrc><twDest>SLICE_X3Y55.CE</twDest><twNetDelInfo twAcc="twRouted">0.774</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C516E0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;4&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.536</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.975</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;4&gt;</twNet><twDel>1.536</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.975</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X0Y51.G1</twDest><twNetDelInfo twAcc="twRouted">0.874</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X2Y53.G1</twDest><twNetDelInfo twAcc="twRouted">0.605</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X0Y53.G1</twDest><twNetDelInfo twAcc="twRouted">0.605</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X2Y55.G1</twDest><twNetDelInfo twAcc="twRouted">0.869</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X0Y61.G1</twDest><twNetDelInfo twAcc="twRouted">1.254</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X2Y61.G1</twDest><twNetDelInfo twAcc="twRouted">1.536</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X0Y63.G1</twDest><twNetDelInfo twAcc="twRouted">1.528</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X2Y63.G1</twDest><twNetDelInfo twAcc="twRouted">1.267</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X3Y54.F4</twDest><twNetDelInfo twAcc="twRouted">0.748</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X3Y55.F4</twDest><twNetDelInfo twAcc="twRouted">0.748</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.YQ</twSrc><twDest>SLICE_X3Y55.G4</twDest><twNetDelInfo twAcc="twRouted">0.750</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51618"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;5&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.640</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.871</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;5&gt;</twNet><twDel>1.640</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.871</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X0Y51.G2</twDest><twNetDelInfo twAcc="twRouted">1.013</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X2Y53.G2</twDest><twNetDelInfo twAcc="twRouted">0.469</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X0Y53.G2</twDest><twNetDelInfo twAcc="twRouted">1.282</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X2Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.766</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X0Y61.G2</twDest><twNetDelInfo twAcc="twRouted">1.103</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X2Y61.G2</twDest><twNetDelInfo twAcc="twRouted">1.096</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X0Y63.G2</twDest><twNetDelInfo twAcc="twRouted">1.640</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X2Y63.G2</twDest><twNetDelInfo twAcc="twRouted">1.106</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X3Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.688</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X3Y54.G4</twDest><twNetDelInfo twAcc="twRouted">0.388</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X3Y55.F3</twDest><twNetDelInfo twAcc="twRouted">0.688</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y54.XQ</twSrc><twDest>SLICE_X3Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.720</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51550"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;6&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.368</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>3.143</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;6&gt;</twNet><twDel>1.368</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>3.143</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X0Y51.G3</twDest><twNetDelInfo twAcc="twRouted">1.078</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X2Y53.G3</twDest><twNetDelInfo twAcc="twRouted">0.538</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X0Y53.G3</twDest><twNetDelInfo twAcc="twRouted">0.534</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X2Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.741</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X0Y61.G3</twDest><twNetDelInfo twAcc="twRouted">0.827</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X2Y61.G3</twDest><twNetDelInfo twAcc="twRouted">1.368</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X0Y63.G3</twDest><twNetDelInfo twAcc="twRouted">1.096</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X2Y63.G3</twDest><twNetDelInfo twAcc="twRouted">1.368</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X3Y54.F2</twDest><twNetDelInfo twAcc="twRouted">0.820</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X3Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.802</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X3Y55.F2</twDest><twNetDelInfo twAcc="twRouted">0.820</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.YQ</twSrc><twDest>SLICE_X3Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.802</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51488"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;7&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.736</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.775</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;7&gt;</twNet><twDel>1.736</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.775</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X0Y51.G4</twDest><twNetDelInfo twAcc="twRouted">1.467</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X2Y53.G4</twDest><twNetDelInfo twAcc="twRouted">0.540</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X0Y53.G4</twDest><twNetDelInfo twAcc="twRouted">1.736</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X2Y55.G4</twDest><twNetDelInfo twAcc="twRouted">0.717</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X0Y61.G4</twDest><twNetDelInfo twAcc="twRouted">1.174</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X2Y61.G4</twDest><twNetDelInfo twAcc="twRouted">1.169</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X0Y63.G4</twDest><twNetDelInfo twAcc="twRouted">1.718</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X2Y63.G4</twDest><twNetDelInfo twAcc="twRouted">1.446</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X3Y54.F1</twDest><twNetDelInfo twAcc="twRouted">0.784</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X3Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.499</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X3Y55.F1</twDest><twNetDelInfo twAcc="twRouted">0.784</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y55.XQ</twSrc><twDest>SLICE_X3Y55.G1</twDest><twNetDelInfo twAcc="twRouted">0.797</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C513C0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;&quot; MAXDELAY = 3.007 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.276</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.731</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twNet><twDel>1.276</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.731</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X0Y50.SR</twDest><twNetDelInfo twAcc="twRouted">0.530</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X2Y52.SR</twDest><twNetDelInfo twAcc="twRouted">0.996</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X0Y52.SR</twDest><twNetDelInfo twAcc="twRouted">0.992</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X2Y54.SR</twDest><twNetDelInfo twAcc="twRouted">0.684</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X0Y60.SR</twDest><twNetDelInfo twAcc="twRouted">0.524</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X2Y60.SR</twDest><twNetDelInfo twAcc="twRouted">0.916</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.529</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X2Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.791</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X1Y54.CE</twDest><twNetDelInfo twAcc="twRouted">1.276</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y57.X</twSrc><twDest>SLICE_X1Y55.CE</twDest><twNetDelInfo twAcc="twRouted">1.276</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C512F8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.880</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.631</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;</twNet><twDel>1.880</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.631</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X0Y50.G1</twDest><twNetDelInfo twAcc="twRouted">1.339</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X2Y52.G1</twDest><twNetDelInfo twAcc="twRouted">1.226</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X0Y52.G1</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X2Y54.G1</twDest><twNetDelInfo twAcc="twRouted">1.225</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X0Y60.G1</twDest><twNetDelInfo twAcc="twRouted">0.937</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X2Y60.G1</twDest><twNetDelInfo twAcc="twRouted">1.203</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X0Y62.G1</twDest><twNetDelInfo twAcc="twRouted">1.214</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X2Y62.G1</twDest><twNetDelInfo twAcc="twRouted">1.487</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X1Y54.F1</twDest><twNetDelInfo twAcc="twRouted">1.867</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X1Y55.F1</twDest><twNetDelInfo twAcc="twRouted">1.867</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.YQ</twSrc><twDest>SLICE_X1Y55.G1</twDest><twNetDelInfo twAcc="twRouted">1.880</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51230"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.469</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>3.042</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twNet><twDel>1.469</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>3.042</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X0Y50.G2</twDest><twNetDelInfo twAcc="twRouted">0.878</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X2Y52.G2</twDest><twNetDelInfo twAcc="twRouted">1.149</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X0Y52.G2</twDest><twNetDelInfo twAcc="twRouted">0.609</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X2Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.599</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X0Y60.G2</twDest><twNetDelInfo twAcc="twRouted">1.186</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X2Y60.G2</twDest><twNetDelInfo twAcc="twRouted">1.191</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X0Y62.G2</twDest><twNetDelInfo twAcc="twRouted">1.197</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X2Y62.G2</twDest><twNetDelInfo twAcc="twRouted">1.469</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X1Y54.F3</twDest><twNetDelInfo twAcc="twRouted">0.633</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X1Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.665</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X1Y55.F3</twDest><twNetDelInfo twAcc="twRouted">0.633</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y54.XQ</twSrc><twDest>SLICE_X1Y55.G3</twDest><twNetDelInfo twAcc="twRouted">0.665</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51168"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;6&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.430</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>3.081</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;6&gt;</twNet><twDel>1.430</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>3.081</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X0Y50.G3</twDest><twNetDelInfo twAcc="twRouted">1.388</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X2Y52.G3</twDest><twNetDelInfo twAcc="twRouted">0.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X0Y52.G3</twDest><twNetDelInfo twAcc="twRouted">0.586</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X2Y54.G3</twDest><twNetDelInfo twAcc="twRouted">0.598</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X0Y60.G3</twDest><twNetDelInfo twAcc="twRouted">0.870</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X2Y60.G3</twDest><twNetDelInfo twAcc="twRouted">1.430</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X0Y62.G3</twDest><twNetDelInfo twAcc="twRouted">1.139</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X2Y62.G3</twDest><twNetDelInfo twAcc="twRouted">1.121</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X1Y54.F2</twDest><twNetDelInfo twAcc="twRouted">0.772</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X1Y54.G2</twDest><twNetDelInfo twAcc="twRouted">0.754</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X1Y55.F2</twDest><twNetDelInfo twAcc="twRouted">0.772</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.YQ</twSrc><twDest>SLICE_X1Y55.G2</twDest><twNetDelInfo twAcc="twRouted">0.754</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C510A0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.129</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.382</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twNet><twDel>2.129</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.382</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X0Y50.G4</twDest><twNetDelInfo twAcc="twRouted">0.783</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X2Y52.G4</twDest><twNetDelInfo twAcc="twRouted">0.773</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X0Y52.G4</twDest><twNetDelInfo twAcc="twRouted">0.783</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X2Y54.G4</twDest><twNetDelInfo twAcc="twRouted">0.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X0Y60.G4</twDest><twNetDelInfo twAcc="twRouted">1.602</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X2Y60.G4</twDest><twNetDelInfo twAcc="twRouted">1.608</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X0Y62.G4</twDest><twNetDelInfo twAcc="twRouted">2.126</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X2Y62.G4</twDest><twNetDelInfo twAcc="twRouted">2.129</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X1Y54.F4</twDest><twNetDelInfo twAcc="twRouted">0.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X1Y54.G4</twDest><twNetDelInfo twAcc="twRouted">0.507</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X1Y55.F4</twDest><twNetDelInfo twAcc="twRouted">0.505</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y55.XQ</twSrc><twDest>SLICE_X1Y55.G4</twDest><twNetDelInfo twAcc="twRouted">0.507</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C50FD8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;&quot; MAXDELAY = 3.007 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.303</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.704</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twNet><twDel>1.303</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.704</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X0Y35.SR</twDest><twNetDelInfo twAcc="twRouted">0.700</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X2Y35.SR</twDest><twNetDelInfo twAcc="twRouted">0.928</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X0Y37.SR</twDest><twNetDelInfo twAcc="twRouted">0.385</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X2Y37.SR</twDest><twNetDelInfo twAcc="twRouted">0.433</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X0Y43.SR</twDest><twNetDelInfo twAcc="twRouted">0.778</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X2Y43.SR</twDest><twNetDelInfo twAcc="twRouted">0.511</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X0Y45.SR</twDest><twNetDelInfo twAcc="twRouted">1.303</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X2Y45.SR</twDest><twNetDelInfo twAcc="twRouted">0.514</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X3Y34.CE</twDest><twNetDelInfo twAcc="twRouted">0.770</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y37.X</twSrc><twDest>SLICE_X3Y35.CE</twDest><twNetDelInfo twAcc="twRouted">0.770</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C50F10"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;0&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.275</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.236</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;0&gt;</twNet><twDel>2.275</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.236</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X0Y35.G1</twDest><twNetDelInfo twAcc="twRouted">0.917</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X2Y35.G1</twDest><twNetDelInfo twAcc="twRouted">0.934</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X0Y37.G1</twDest><twNetDelInfo twAcc="twRouted">0.917</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X2Y37.G1</twDest><twNetDelInfo twAcc="twRouted">0.563</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X0Y43.G1</twDest><twNetDelInfo twAcc="twRouted">1.190</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X2Y43.G1</twDest><twNetDelInfo twAcc="twRouted">1.181</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X0Y45.G1</twDest><twNetDelInfo twAcc="twRouted">1.459</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X2Y45.G1</twDest><twNetDelInfo twAcc="twRouted">1.450</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X16Y31.BY</twDest><twNetDelInfo twAcc="twRouted">2.275</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X3Y34.F1</twDest><twNetDelInfo twAcc="twRouted">0.737</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X3Y35.F1</twDest><twNetDelInfo twAcc="twRouted">0.737</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.YQ</twSrc><twDest>SLICE_X3Y35.G1</twDest><twNetDelInfo twAcc="twRouted">0.750</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C50E48"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;1&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.039</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.472</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;1&gt;</twNet><twDel>2.039</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.472</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X0Y35.G2</twDest><twNetDelInfo twAcc="twRouted">0.844</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X2Y35.G2</twDest><twNetDelInfo twAcc="twRouted">0.836</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X0Y37.G2</twDest><twNetDelInfo twAcc="twRouted">0.581</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X2Y37.G2</twDest><twNetDelInfo twAcc="twRouted">0.572</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X0Y43.G2</twDest><twNetDelInfo twAcc="twRouted">1.131</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X2Y43.G2</twDest><twNetDelInfo twAcc="twRouted">1.408</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X0Y45.G2</twDest><twNetDelInfo twAcc="twRouted">1.131</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X2Y45.G2</twDest><twNetDelInfo twAcc="twRouted">1.677</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X16Y31.BX</twDest><twNetDelInfo twAcc="twRouted">2.039</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X3Y34.F3</twDest><twNetDelInfo twAcc="twRouted">0.758</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X3Y34.G3</twDest><twNetDelInfo twAcc="twRouted">0.790</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X3Y35.F3</twDest><twNetDelInfo twAcc="twRouted">0.758</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y34.XQ</twSrc><twDest>SLICE_X3Y35.G3</twDest><twNetDelInfo twAcc="twRouted">0.790</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C50D80"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;2&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.872</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.639</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;2&gt;</twNet><twDel>1.872</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.639</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X0Y35.G3</twDest><twNetDelInfo twAcc="twRouted">1.045</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X2Y35.G3</twDest><twNetDelInfo twAcc="twRouted">1.318</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X0Y37.G3</twDest><twNetDelInfo twAcc="twRouted">1.046</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X2Y37.G3</twDest><twNetDelInfo twAcc="twRouted">0.439</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X0Y43.G3</twDest><twNetDelInfo twAcc="twRouted">1.297</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X2Y43.G3</twDest><twNetDelInfo twAcc="twRouted">1.292</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X0Y45.G3</twDest><twNetDelInfo twAcc="twRouted">1.867</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X2Y45.G3</twDest><twNetDelInfo twAcc="twRouted">1.872</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X16Y33.BY</twDest><twNetDelInfo twAcc="twRouted">1.309</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X3Y34.F4</twDest><twNetDelInfo twAcc="twRouted">0.636</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X3Y34.G4</twDest><twNetDelInfo twAcc="twRouted">0.638</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X3Y35.F4</twDest><twNetDelInfo twAcc="twRouted">0.636</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.YQ</twSrc><twDest>SLICE_X3Y35.G4</twDest><twNetDelInfo twAcc="twRouted">0.638</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C50CB8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;3&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.736</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.775</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;3&gt;</twNet><twDel>1.736</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.775</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X0Y35.G4</twDest><twNetDelInfo twAcc="twRouted">0.496</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X2Y35.G4</twDest><twNetDelInfo twAcc="twRouted">0.750</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X0Y37.G4</twDest><twNetDelInfo twAcc="twRouted">0.573</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X2Y37.G4</twDest><twNetDelInfo twAcc="twRouted">0.573</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X0Y43.G4</twDest><twNetDelInfo twAcc="twRouted">1.124</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X2Y43.G4</twDest><twNetDelInfo twAcc="twRouted">1.400</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X0Y45.G4</twDest><twNetDelInfo twAcc="twRouted">1.124</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X2Y45.G4</twDest><twNetDelInfo twAcc="twRouted">1.669</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X16Y33.BX</twDest><twNetDelInfo twAcc="twRouted">1.736</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X3Y34.F2</twDest><twNetDelInfo twAcc="twRouted">1.637</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X3Y34.G2</twDest><twNetDelInfo twAcc="twRouted">1.619</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X3Y35.F2</twDest><twNetDelInfo twAcc="twRouted">1.637</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X3Y35.XQ</twSrc><twDest>SLICE_X3Y35.G2</twDest><twNetDelInfo twAcc="twRouted">1.619</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C50BF0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;0&gt;&quot; MAXDELAY = 3.007 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.291</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>1.716</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;0&gt;</twNet><twDel>1.291</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>1.716</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X0Y34.SR</twDest><twNetDelInfo twAcc="twRouted">0.972</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X2Y34.SR</twDest><twNetDelInfo twAcc="twRouted">1.291</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X0Y36.SR</twDest><twNetDelInfo twAcc="twRouted">0.412</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X2Y36.SR</twDest><twNetDelInfo twAcc="twRouted">0.416</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X0Y42.SR</twDest><twNetDelInfo twAcc="twRouted">0.545</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X2Y42.SR</twDest><twNetDelInfo twAcc="twRouted">0.807</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X0Y44.SR</twDest><twNetDelInfo twAcc="twRouted">0.549</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X2Y44.SR</twDest><twNetDelInfo twAcc="twRouted">0.818</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X1Y34.CE</twDest><twNetDelInfo twAcc="twRouted">0.705</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y37.X</twSrc><twDest>SLICE_X1Y35.CE</twDest><twNetDelInfo twAcc="twRouted">0.705</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C50B28"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;0&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.434</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.077</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;0&gt;</twNet><twDel>2.434</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.077</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X0Y34.G1</twDest><twNetDelInfo twAcc="twRouted">1.169</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X2Y34.G1</twDest><twNetDelInfo twAcc="twRouted">0.762</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X0Y36.G1</twDest><twNetDelInfo twAcc="twRouted">0.566</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X2Y36.G1</twDest><twNetDelInfo twAcc="twRouted">0.852</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X0Y42.G1</twDest><twNetDelInfo twAcc="twRouted">1.130</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X2Y42.G1</twDest><twNetDelInfo twAcc="twRouted">1.407</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X0Y44.G1</twDest><twNetDelInfo twAcc="twRouted">1.130</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X2Y44.G1</twDest><twNetDelInfo twAcc="twRouted">1.676</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X20Y31.BY</twDest><twNetDelInfo twAcc="twRouted">2.434</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X1Y34.F4</twDest><twNetDelInfo twAcc="twRouted">0.641</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X1Y35.F4</twDest><twNetDelInfo twAcc="twRouted">0.641</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.YQ</twSrc><twDest>SLICE_X1Y35.G4</twDest><twNetDelInfo twAcc="twRouted">0.643</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51C58"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;1&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.089</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.422</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;1&gt;</twNet><twDel>2.089</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.422</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X0Y34.G2</twDest><twNetDelInfo twAcc="twRouted">0.756</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X2Y34.G2</twDest><twNetDelInfo twAcc="twRouted">0.492</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X0Y36.G2</twDest><twNetDelInfo twAcc="twRouted">0.718</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X2Y36.G2</twDest><twNetDelInfo twAcc="twRouted">1.257</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X0Y42.G2</twDest><twNetDelInfo twAcc="twRouted">0.991</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X2Y42.G2</twDest><twNetDelInfo twAcc="twRouted">1.257</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X0Y44.G2</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X2Y44.G2</twDest><twNetDelInfo twAcc="twRouted">1.541</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X20Y31.BX</twDest><twNetDelInfo twAcc="twRouted">2.089</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X1Y34.F3</twDest><twNetDelInfo twAcc="twRouted">0.678</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X1Y34.G3</twDest><twNetDelInfo twAcc="twRouted">0.710</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X1Y35.F3</twDest><twNetDelInfo twAcc="twRouted">0.678</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y34.XQ</twSrc><twDest>SLICE_X1Y35.G3</twDest><twNetDelInfo twAcc="twRouted">0.710</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51D20"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;2&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.459</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.052</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;2&gt;</twNet><twDel>2.459</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.052</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X0Y34.G3</twDest><twNetDelInfo twAcc="twRouted">0.624</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X2Y34.G3</twDest><twNetDelInfo twAcc="twRouted">1.198</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X0Y36.G3</twDest><twNetDelInfo twAcc="twRouted">1.471</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X2Y36.G3</twDest><twNetDelInfo twAcc="twRouted">1.466</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X0Y42.G3</twDest><twNetDelInfo twAcc="twRouted">1.444</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X2Y42.G3</twDest><twNetDelInfo twAcc="twRouted">2.054</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X0Y44.G3</twDest><twNetDelInfo twAcc="twRouted">1.528</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X2Y44.G3</twDest><twNetDelInfo twAcc="twRouted">1.785</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X14Y35.BY</twDest><twNetDelInfo twAcc="twRouted">2.459</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X1Y34.F2</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X1Y34.G2</twDest><twNetDelInfo twAcc="twRouted">0.685</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X1Y35.F2</twDest><twNetDelInfo twAcc="twRouted">0.703</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.YQ</twSrc><twDest>SLICE_X1Y35.G2</twDest><twNetDelInfo twAcc="twRouted">0.685</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51DE8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo*_wr_addr[*]&quot;           MAXDELAY = 4511 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;3&gt;&quot; MAXDELAY = 4.511 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.787</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>2.724</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;3&gt;</twNet><twDel>1.787</twDel><twTimeConst>4.511</twTimeConst><twAbsSlack>2.724</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X0Y34.G4</twDest><twNetDelInfo twAcc="twRouted">0.771</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X2Y34.G4</twDest><twNetDelInfo twAcc="twRouted">1.330</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X0Y36.G4</twDest><twNetDelInfo twAcc="twRouted">0.511</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X2Y36.G4</twDest><twNetDelInfo twAcc="twRouted">1.330</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X0Y42.G4</twDest><twNetDelInfo twAcc="twRouted">1.342</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X2Y42.G4</twDest><twNetDelInfo twAcc="twRouted">1.612</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X0Y44.G4</twDest><twNetDelInfo twAcc="twRouted">1.342</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X2Y44.G4</twDest><twNetDelInfo twAcc="twRouted">1.387</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X14Y35.BX</twDest><twNetDelInfo twAcc="twRouted">1.787</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X1Y34.F1</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X1Y34.G1</twDest><twNetDelInfo twAcc="twRouted">0.851</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X1Y35.F1</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X1Y35.XQ</twSrc><twDest>SLICE_X1Y35.G1</twDest><twNetDelInfo twAcc="twRouted">0.851</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51EB0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/dqs_int_delay_in*&quot; MAXDELAY = 860ps;">NET &quot;ARB_MODE/MIG_20/top_00/dqs_div_rst&quot; MAXDELAY = 0.86 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.770</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.090</twSlack><twNet>ARB_MODE/MIG_20/top_00/dqs_div_rst</twNet><twDel>0.770</twDel><twTimeConst>0.860</twTimeConst><twAbsSlack>0.090</twAbsSlack><twDetNet><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y89.G2</twDest><twNetDelInfo twAcc="twRouted">0.426</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y90.F4</twDest><twNetDelInfo twAcc="twRouted">0.675</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y91.F1</twDest><twNetDelInfo twAcc="twRouted">0.770</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X0Y91.G3</twDest><twNetDelInfo twAcc="twRouted">0.370</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y90.F2</twDest><twNetDelInfo twAcc="twRouted">0.449</twNetDelInfo></twNetDel><twNetDel><twSrc>H4.I</twSrc><twDest>SLICE_X1Y90.G2</twDest><twNetDelInfo twAcc="twRouted">0.431</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C51F78"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;  MAXDELAY = 3007 ps;">NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div&quot;         MAXDELAY = 3.007 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.028</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.979</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/rst_dqs_div</twNet><twDel>2.028</twDel><twTimeConst>3.007</twTimeConst><twAbsSlack>0.979</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y91.X</twSrc><twDest>SLICE_X1Y37.BY</twDest><twNetDelInfo twAcc="twRouted">1.821</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y91.X</twSrc><twDest>SLICE_X1Y37.F2</twDest><twNetDelInfo twAcc="twRouted">1.804</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y91.X</twSrc><twDest>SLICE_X1Y57.BY</twDest><twNetDelInfo twAcc="twRouted">1.500</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y91.X</twSrc><twDest>SLICE_X1Y57.F2</twDest><twNetDelInfo twAcc="twRouted">1.483</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y91.X</twSrc><twDest>SLICE_X3Y37.G3</twDest><twNetDelInfo twAcc="twRouted">2.028</twNetDelInfo></twNetDel><twNetDel><twSrc>SLICE_X0Y91.X</twSrc><twDest>SLICE_X3Y57.G3</twDest><twNetDelInfo twAcc="twRouted">1.995</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52040"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y97.Y</twSrc><twDest>SLICE_X0Y97.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52108"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/dqs_int_delay_in*&quot; MAXDELAY = 860ps;">NET &quot;ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;1&gt;&quot; MAXDELAY = 0.86 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.644</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.216</twSlack><twNet>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;1&gt;</twNet><twDel>0.644</twDel><twTimeConst>0.860</twTimeConst><twAbsSlack>0.216</twAbsSlack><twDetNet><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y99.G3</twDest><twNetDelInfo twAcc="twRouted">0.470</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y97.G4</twDest><twNetDelInfo twAcc="twRouted">0.441</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y98.G2</twDest><twNetDelInfo twAcc="twRouted">0.461</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X1Y96.G2</twDest><twNetDelInfo twAcc="twRouted">0.644</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y96.F3</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y96.G3</twDest><twNetDelInfo twAcc="twRouted">0.583</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y97.F3</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y97.G3</twDest><twNetDelInfo twAcc="twRouted">0.583</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y98.F3</twDest><twNetDelInfo twAcc="twRouted">0.399</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y98.G3</twDest><twNetDelInfo twAcc="twRouted">0.400</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y99.F3</twDest><twNetDelInfo twAcc="twRouted">0.399</twNetDelInfo></twNetDel><twNetDel><twSrc>K6.I</twSrc><twDest>SLICE_X0Y99.G3</twDest><twNetDelInfo twAcc="twRouted">0.400</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C521D0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y96.Y</twSrc><twDest>SLICE_X0Y97.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52298"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.095</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.095</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y97.Y</twSrc><twDest>SLICE_X1Y97.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52360"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y96.X</twSrc><twDest>SLICE_X0Y96.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52428"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.014</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.014</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y96.Y</twSrc><twDest>SLICE_X1Y96.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C524F0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y99.Y</twSrc><twDest>SLICE_X0Y99.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C525B8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y98.Y</twSrc><twDest>SLICE_X0Y99.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52680"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.095</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.095</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y99.Y</twSrc><twDest>SLICE_X1Y99.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52748"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y98.X</twSrc><twDest>SLICE_X0Y98.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52810"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.014</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.014</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y98.Y</twSrc><twDest>SLICE_X1Y98.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C528D8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y77.Y</twSrc><twDest>SLICE_X0Y77.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C529A0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/dqs_int_delay_in*&quot; MAXDELAY = 860ps;">NET &quot;ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;&quot; MAXDELAY = 0.86 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.815</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twNet><twDel>0.815</twDel><twTimeConst>0.860</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y78.G2</twDest><twNetDelInfo twAcc="twRouted">0.445</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y76.G2</twDest><twNetDelInfo twAcc="twRouted">0.644</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y79.G1</twDest><twNetDelInfo twAcc="twRouted">0.815</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X1Y77.G4</twDest><twNetDelInfo twAcc="twRouted">0.489</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y76.F3</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y76.G3</twDest><twNetDelInfo twAcc="twRouted">0.583</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y77.F3</twDest><twNetDelInfo twAcc="twRouted">0.582</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y77.G3</twDest><twNetDelInfo twAcc="twRouted">0.583</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y78.F3</twDest><twNetDelInfo twAcc="twRouted">0.383</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y78.G2</twDest><twNetDelInfo twAcc="twRouted">0.564</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y79.F2</twDest><twNetDelInfo twAcc="twRouted">0.517</twNetDelInfo></twNetDel><twNetDel><twSrc>K3.I</twSrc><twDest>SLICE_X0Y79.G1</twDest><twNetDelInfo twAcc="twRouted">0.794</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52A68"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y76.Y</twSrc><twDest>SLICE_X0Y77.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52B30"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.095</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.095</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y77.Y</twSrc><twDest>SLICE_X1Y77.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52BF8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y76.X</twSrc><twDest>SLICE_X0Y76.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52CC0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.014</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.014</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y76.Y</twSrc><twDest>SLICE_X1Y76.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52D88"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.155</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5</twNet><twDel>0.155</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y79.Y</twSrc><twDest>SLICE_X0Y79.F1</twDest><twNetDelInfo twAcc="twRouted">0.155</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52E50"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.121</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3</twNet><twDel>0.121</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X1Y78.Y</twSrc><twDest>SLICE_X0Y79.G2</twDest><twNetDelInfo twAcc="twRouted">0.121</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52F18"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.105</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.095</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4</twNet><twDel>0.105</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.095</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y79.Y</twSrc><twDest>SLICE_X1Y79.G2</twDest><twNetDelInfo twAcc="twRouted">0.105</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C52FE0"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.165</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.035</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1</twNet><twDel>0.165</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.035</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y78.X</twSrc><twDest>SLICE_X0Y78.G1</twDest><twNetDelInfo twAcc="twRouted">0.165</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="00C530A8"><twConstName UCFConstName="NET &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*&quot;  MAXDELAY = 200ps;">NET         &quot;ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2&quot;         MAXDELAY = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.186</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.014</twSlack><twNet>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2</twNet><twDel>0.186</twDel><twTimeConst>0.200</twTimeConst><twAbsSlack>0.014</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y78.Y</twSrc><twDest>SLICE_X1Y78.G1</twDest><twNetDelInfo twAcc="twRouted">0.186</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC72B8"><twConstName UCFConstName="TIMESPEC TS_Clock = PERIOD &quot;Clock&quot; 54 MHz HIGH 50%;">TS_Clock = PERIOD TIMEGRP &quot;Clock&quot; 54 MHz HIGH 50%;</twConstName><twItemCnt>105</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.197</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.321</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_1</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>4.192</twTotPathDel><twClkSkew dest = "0.004" src = "0.009">0.005</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_1</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y132.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y132.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y132.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000012</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000012</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.275</twLogDel><twRouteDel>1.917</twRouteDel><twTotDel>4.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.424</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_3</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>4.089</twTotPathDel><twClkSkew dest = "0.004" src = "0.009">0.005</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_3</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y133.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y132.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y132.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000012</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000012</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.275</twLogDel><twRouteDel>1.814</twRouteDel><twTotDel>4.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.466</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_12</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>4.015</twTotPathDel><twClkSkew dest = "0.207" src = "0.244">0.037</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_12</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y138.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;12&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y132.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y132.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000012</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000012</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.286</twLogDel><twRouteDel>1.729</twRouteDel><twTotDel>4.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.493</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_0</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>4.020</twTotPathDel><twClkSkew dest = "0.004" src = "0.009">0.005</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_0</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y132.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y136.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y136.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000049</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000049</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.286</twLogDel><twRouteDel>1.734</twRouteDel><twTotDel>4.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.623</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_8</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>3.860</twTotPathDel><twClkSkew dest = "0.207" src = "0.242">0.035</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_8</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y136.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y137.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.286</twLogDel><twRouteDel>1.574</twRouteDel><twTotDel>3.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.655</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_10</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>3.828</twTotPathDel><twClkSkew dest = "0.207" src = "0.242">0.035</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_10</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y137.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y137.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.286</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>3.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.679</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_11</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>3.804</twTotPathDel><twClkSkew dest = "0.207" src = "0.242">0.035</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_11</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y137.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y136.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y136.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000049</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000049</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000049</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.275</twLogDel><twRouteDel>1.529</twRouteDel><twTotDel>3.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.703</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_2</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>3.810</twTotPathDel><twClkSkew dest = "0.004" src = "0.009">0.005</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_2</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y133.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y132.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y132.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000012</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000012</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000012</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.286</twLogDel><twRouteDel>1.524</twRouteDel><twTotDel>3.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.724</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_9</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>3.759</twTotPathDel><twClkSkew dest = "0.207" src = "0.242">0.035</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_9</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y136.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y137.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y137.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000054_2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.275</twLogDel><twRouteDel>1.484</twRouteDel><twTotDel>3.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.798</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_5</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_DIV_11</twDest><twTotPathDel>3.681</twTotPathDel><twClkSkew dest = "0.205" src = "0.244">0.039</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_5</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_DIV_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y134.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y134.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y134.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV&lt;5&gt;_rt</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;6&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;8&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;10&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_xor&lt;11&gt;</twBEL><twBEL>KEYPAD_MODULE/CLK_DIV_11</twBEL></twPathDel><twLogDel>2.961</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>3.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>80.4</twPctLog><twPctRoute>19.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.820</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_1</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_DIV_11</twDest><twTotPathDel>3.655</twTotPathDel><twClkSkew dest = "0.205" src = "0.248">0.043</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_1</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_DIV_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y132.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y132.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y132.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV&lt;1&gt;_rt</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;2&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;4&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;6&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;8&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;10&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_xor&lt;11&gt;</twBEL><twBEL>KEYPAD_MODULE/CLK_DIV_11</twBEL></twPathDel><twLogDel>3.221</twLogDel><twRouteDel>0.434</twRouteDel><twTotDel>3.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>88.1</twPctLog><twPctRoute>11.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.828</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_4</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>3.689</twTotPathDel><twClkSkew dest = "0.004" src = "0.005">0.001</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_4</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y134.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000025</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.301</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>3.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.843</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_0</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_DIV_11</twDest><twTotPathDel>3.632</twTotPathDel><twClkSkew dest = "0.205" src = "0.248">0.043</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_0</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_DIV_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X19Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y132.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y132.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y132.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_lut&lt;0&gt;_INV_0</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;0&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;2&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;4&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;6&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;8&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;10&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_xor&lt;11&gt;</twBEL><twBEL>KEYPAD_MODULE/CLK_DIV_11</twBEL></twPathDel><twLogDel>3.249</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>3.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>89.5</twPctLog><twPctRoute>10.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.855</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_7</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>3.662</twTotPathDel><twClkSkew dest = "0.004" src = "0.005">0.001</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_7</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y135.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000025</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.290</twLogDel><twRouteDel>1.372</twRouteDel><twTotDel>3.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.861</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_3</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_DIV_11</twDest><twTotPathDel>3.614</twTotPathDel><twClkSkew dest = "0.205" src = "0.248">0.043</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_3</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_DIV_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y133.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y133.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y133.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV&lt;3&gt;_rt</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;4&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;6&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;8&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;10&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_xor&lt;11&gt;</twBEL><twBEL>KEYPAD_MODULE/CLK_DIV_11</twBEL></twPathDel><twLogDel>3.091</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>3.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.865</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_2</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_DIV_11</twDest><twTotPathDel>3.610</twTotPathDel><twClkSkew dest = "0.205" src = "0.248">0.043</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_2</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_DIV_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y133.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y133.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y133.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV&lt;2&gt;_rt</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;2&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;4&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;6&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;8&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;10&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_xor&lt;11&gt;</twBEL><twBEL>KEYPAD_MODULE/CLK_DIV_11</twBEL></twPathDel><twLogDel>3.119</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>3.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>86.4</twPctLog><twPctRoute>13.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.870</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_5</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_0</twDest><twTotPathDel>3.647</twTotPathDel><twClkSkew dest = "0.004" src = "0.005">0.001</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_5</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y134.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000025</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y135.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_cmp_eq000025</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y135.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp><twBEL>KEYPAD_MODULE/CLK_0_cmp_eq000058</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y134.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>KEYPAD_MODULE/CLK_0_not0002_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y134.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>KEYPAD_MODULE/CLK_0</twComp><twBEL>KEYPAD_MODULE/CLK_0</twBEL></twPathDel><twLogDel>2.290</twLogDel><twRouteDel>1.357</twRouteDel><twTotDel>3.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.928</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_5</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_DIV_9</twDest><twTotPathDel>3.551</twTotPathDel><twClkSkew dest = "0.205" src = "0.244">0.039</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_5</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_DIV_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y134.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y134.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y134.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV&lt;5&gt;_rt</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;6&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;8&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_xor&lt;9&gt;</twBEL><twBEL>KEYPAD_MODULE/CLK_DIV_9</twBEL></twPathDel><twLogDel>2.831</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>3.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.930</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_5</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_DIV_12</twDest><twTotPathDel>3.551</twTotPathDel><twClkSkew dest = "0.207" src = "0.244">0.037</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_5</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_DIV_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y134.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y134.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y134.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV&lt;5&gt;_rt</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;6&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;8&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y137.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;10&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;10&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y138.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;12&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_xor&lt;12&gt;</twBEL><twBEL>KEYPAD_MODULE/CLK_DIV_12</twBEL></twPathDel><twLogDel>2.831</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>3.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>14.950</twSlack><twSrc BELType="FF">KEYPAD_MODULE/CLK_DIV_1</twSrc><twDest BELType="FF">KEYPAD_MODULE/CLK_DIV_9</twDest><twTotPathDel>3.525</twTotPathDel><twClkSkew dest = "0.205" src = "0.248">0.043</twClkSkew><twDelConst>18.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>KEYPAD_MODULE/CLK_DIV_1</twSrc><twDest BELType='FF'>KEYPAD_MODULE/CLK_DIV_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_54MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y132.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y132.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y132.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;0&gt;</twComp><twBEL>KEYPAD_MODULE/CLK_DIV&lt;1&gt;_rt</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;2&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;2&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;4&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;4&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;6&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;6&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>KEYPAD_MODULE/CLK_DIV&lt;8&gt;</twComp><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_cy&lt;8&gt;</twBEL><twBEL>KEYPAD_MODULE/Mcount_CLK_DIV_xor&lt;9&gt;</twBEL><twBEL>KEYPAD_MODULE/CLK_DIV_9</twBEL></twPathDel><twLogDel>3.091</twLogDel><twRouteDel>0.434</twRouteDel><twTotDel>3.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.518">CLK_54MHz</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC71A0"><twConstName UCFConstName="TIMESPEC TS_FM_Mode_XLXI_13_Q1 = PERIOD &quot;FM_Mode/XLXI_13/Q1&quot; 20 ns HIGH 50%;">TS_FM_Mode_XLXI_13_Q1 = PERIOD TIMEGRP &quot;FM_Mode/XLXI_13/Q1&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>1129819</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>628</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.966</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.867</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>20</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P8</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>13.961</twLogDel><twRouteDel>5.906</twRouteDel><twTotDel>19.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.864</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>20</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P8</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;38&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;40&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>13.961</twLogDel><twRouteDel>5.903</twRouteDel><twTotDel>19.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.3</twPctLog><twPctRoute>29.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.857</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P15</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.834</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;15&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>13.941</twLogDel><twRouteDel>5.916</twRouteDel><twTotDel>19.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.854</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>17</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P15</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.834</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;15&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;38&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;40&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>13.941</twLogDel><twRouteDel>5.913</twRouteDel><twTotDel>19.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.164</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.737</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>14</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P8</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;26&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;26&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;28&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;28&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.932</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>13.105</twLogDel><twRouteDel>6.632</twRouteDel><twTotDel>19.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twDest><twTotPathDel>19.737</twTotPathDel><twClkSkew dest = "0.466" src = "0.561">0.095</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P8</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;23&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twBEL></twPathDel><twLogDel>13.831</twLogDel><twRouteDel>5.906</twRouteDel><twTotDel>19.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twDest><twTotPathDel>19.734</twTotPathDel><twClkSkew dest = "0.466" src = "0.561">0.095</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P8</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;38&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;40&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;23&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twBEL></twPathDel><twLogDel>13.831</twLogDel><twRouteDel>5.903</twRouteDel><twTotDel>19.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.727</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P15</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.834</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;15&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;26&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;26&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y18.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;28&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;28&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.687</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">1.932</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>13.085</twLogDel><twRouteDel>6.642</twRouteDel><twTotDel>19.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twDest><twTotPathDel>19.727</twTotPathDel><twClkSkew dest = "0.466" src = "0.561">0.095</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P15</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.834</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;15&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;23&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twBEL></twPathDel><twLogDel>13.811</twLogDel><twRouteDel>5.916</twRouteDel><twTotDel>19.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twDest><twTotPathDel>19.724</twTotPathDel><twClkSkew dest = "0.466" src = "0.561">0.095</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twDest><twLogLvls>16</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P15</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.834</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;15&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;38&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;40&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;23&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_23</twBEL></twPathDel><twLogDel>13.811</twLogDel><twRouteDel>5.913</twRouteDel><twTotDel>19.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.190</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.707</twTotPathDel><twClkSkew dest = "0.462" src = "0.565">0.103</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOB0</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>FM_Mode/XLXN_7&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y15.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>DAC7821_Data_4_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_9</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>FM_Mode/XLXN_8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;0&gt;&lt;0&gt;&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;19&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;21&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;23&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>14.971</twLogDel><twRouteDel>4.736</twRouteDel><twTotDel>19.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.193</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.704</twTotPathDel><twClkSkew dest = "0.462" src = "0.565">0.103</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOB0</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y15.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>FM_Mode/XLXN_7&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y15.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>DAC7821_Data_4_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_9</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>FM_Mode/XLXN_8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;0&gt;&lt;0&gt;&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;19&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;21&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;23&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;38&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;40&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>14.971</twLogDel><twRouteDel>4.733</twRouteDel><twTotDel>19.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.706</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>21</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P8</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y17.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;26&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;9&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>13.814</twLogDel><twRouteDel>5.892</twRouteDel><twTotDel>19.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.696</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>18</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P15</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.834</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;15&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y17.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;26&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;26&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;9&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>13.794</twLogDel><twRouteDel>5.902</twRouteDel><twTotDel>19.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.690</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P11</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.654</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;11&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>14.021</twLogDel><twRouteDel>5.669</twRouteDel><twTotDel>19.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.214</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.687</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>19</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>FM_Mode/XLXN_7&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y6.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_1_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_12</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.136</twDelInfo><twComp>FM_Mode/XLXN_8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y2.P11</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.654</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[1].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;1&gt;&lt;0&gt;&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;11&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;38&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;40&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>14.021</twLogDel><twRouteDel>5.666</twRouteDel><twTotDel>19.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.672</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB3</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>FM_Mode/XLXN_7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y12.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_3_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_10</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>FM_Mode/XLXN_8&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;0&gt;&lt;0&gt;&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;19&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;21&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;23&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>14.777</twLogDel><twRouteDel>4.895</twRouteDel><twTotDel>19.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.232</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.669</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOB3</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.309</twDelInfo><twComp>FM_Mode/XLXN_7&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y12.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_3_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_10</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.348</twDelInfo><twComp>FM_Mode/XLXN_8&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;0&gt;&lt;0&gt;&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;19&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;21&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;23&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;38&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;40&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>14.777</twLogDel><twRouteDel>4.892</twRouteDel><twTotDel>19.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.660</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOB2</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>FM_Mode/XLXN_7&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y12.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_10_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.B10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>FM_Mode/XLXN_8&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;0&gt;&lt;0&gt;&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;19&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;21&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;23&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;22&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y16.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;24&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>14.777</twLogDel><twRouteDel>4.883</twRouteDel><twTotDel>19.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="RAM">FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType="FF">FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twTotPathDel>19.657</twTotPathDel><twClkSkew dest = "0.462" src = "0.561">0.099</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram</twSrc><twDest BELType='FF'>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twDest><twLogLvls>23</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_6MHz</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOB2</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>FM_Mode/XLXI_57/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y12.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>FM_Mode/XLXN_7&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y12.XB</twSite><twDelType>Tbxxb</twDelType><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>DAC7821_Data_10_OBUF</twComp><twBEL>FM_Mode/XLXI_4/XLXI_2</twBEL></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.B10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>FM_Mode/XLXN_8&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>MULT18X18_X1Y0.P19</twSite><twDelType>Tmult</twDelType><twDelInfo twEdge="twRising">4.873</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/use_mult18x18sio.appMULTSIO[0].bppMULTSIO[0].m18x18sio</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/pi&lt;0&gt;&lt;0&gt;&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y5.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;19&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_lut&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;2&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;21&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;23&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;25&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;27&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;29&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;31&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;33&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;18&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y14.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;20&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s10_add0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s10&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>FM_Mode/XLXN_143&lt;38&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_lut&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;4&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;40&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;6&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;42&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;8&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;44&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;10&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;46&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;12&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;48&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;14&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;50&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;16&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;52&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;18&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;54&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;20&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>FM_Mode/XLXN_143&lt;56&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;22&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>FM_Mode/XLXN_143&lt;58&gt;</twComp><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_cy&lt;24&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/Madd_s20_add0000_xor&lt;25&gt;</twBEL><twBEL>FM_Mode/XLXI_58/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gMULT18.iMULT18/s20r_25</twBEL></twPathDel><twLogDel>14.777</twLogDel><twRouteDel>4.880</twRouteDel><twTotDel>19.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">CLK_6MHz</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC7088"><twConstName UCFConstName="TIMESPEC TS_FM_Mode_XLXI_13_XLXN_6 = PERIOD &quot;FM_Mode/XLXI_13/XLXN_6&quot; 5 ns HIGH 50%;">TS_FM_Mode_XLXI_13_XLXN_6 = PERIOD TIMEGRP &quot;FM_Mode/XLXI_13/XLXN_6&quot; 5 ns HIGH         50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.732</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.268</twSlack><twSrc BELType="FF">FM_Mode/XLXI_13/XLXI_3/Q</twSrc><twDest BELType="FF">FM_Mode/XLXI_13/XLXI_3/Q</twDest><twTotPathDel>1.732</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>FM_Mode/XLXI_13/XLXI_3/Q</twSrc><twDest BELType='FF'>FM_Mode/XLXI_13/XLXI_3/Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X78Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FM_Mode/XLXI_13/XLXN_6</twSrcClk><twPathDel><twSite>SLICE_X78Y98.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>FM_Mode/XLXI_13/XLXN_12</twComp><twBEL>FM_Mode/XLXI_13/XLXI_3/Q</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y98.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>FM_Mode/XLXI_13/XLXN_12</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>FM_Mode/XLXI_13/XLXN_12</twComp><twBEL>FM_Mode/XLXI_13/XLXI_3/Q</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>0.670</twRouteDel><twTotDel>1.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">FM_Mode/XLXI_13/XLXN_6</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="05439F38"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK&quot; = FROM &quot;clk0&quot; TO &quot;dqs_clk&quot;  18 ns DATAPATHONLY;">TS_CLK = MAXDELAY FROM TIMEGRP &quot;clk0&quot; TO TIMEGRP &quot;dqs_clk&quot; 18 ns DATAPATHONLY;</twConstName><twItemCnt>4896</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>144</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>12.250</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twLogLvls>7</twLogLvls><twSrcSite>K2.OTCLK2</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K2.PADOUT</twSite><twDelType>Tiockp+Tiopp</twDelType><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>DDR2_DQS_N&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3/N</twBEL><twBEL>DDR2_DQS_N&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K3.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K3.I</twSite><twDelType>Tdiffin</twDelType><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>5.750</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0</twDest><twTotPathDel>12.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0</twDest><twLogLvls>6</twLogLvls><twSrcSite>K3.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>K3.I</twSite><twDelType>Tiockp+Tiopi</twDelType><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>DDR2_DQS&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/FF0</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U3</twBEL><twBEL>DDR2_DQS&lt;0&gt;</twBEL><twBEL>ARB_MODE/MIG_20/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U4/IBUFDS</twBEL><twBEL>DDR2_DQS&lt;0&gt;.DELAY_ADJ</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/dqs_int_delay_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y77.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twComp></twPathDel><twLogDel>8.417</twLogDel><twRouteDel>3.833</twRouteDel><twTotDel>12.250</twTotDel><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="05438C38"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK90&quot; = FROM &quot;dqs_clk&quot; TO &quot;clk90&quot; 18 ns DATAPATHONLY;">TS_CLK90 = MAXDELAY FROM TIMEGRP &quot;dqs_clk&quot; TO TIMEGRP &quot;clk90&quot; 18 ns         DATAPATHONLY;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.677</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>13.323</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twDest><twTotPathDel>4.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y62.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;14&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.576</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twBEL></twPathDel><twLogDel>2.101</twLogDel><twRouteDel>2.576</twRouteDel><twTotDel>4.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>13.668</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_10</twDest><twTotPathDel>4.332</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y52.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;10&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.303</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;11&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_10</twBEL></twPathDel><twLogDel>2.029</twLogDel><twRouteDel>2.303</twRouteDel><twTotDel>4.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>13.794</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_13</twDest><twTotPathDel>4.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y60.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_13</twBEL></twPathDel><twLogDel>2.058</twLogDel><twRouteDel>2.148</twRouteDel><twTotDel>4.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>13.947</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_14</twDest><twTotPathDel>4.053</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y63.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y63.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;14&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y54.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_14</twBEL></twPathDel><twLogDel>2.101</twLogDel><twRouteDel>1.952</twRouteDel><twTotDel>4.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>13.994</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_9</twDest><twTotPathDel>4.006</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y52.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;9&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;9&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_9</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>2.040</twRouteDel><twTotDel>4.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.055</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_11</twDest><twTotPathDel>3.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y54.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;11&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y39.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.979</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;11&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_11</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>1.979</twRouteDel><twTotDel>3.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.058</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_10</twDest><twTotPathDel>3.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y53.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;10&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y48.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r&lt;11&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_10</twBEL></twPathDel><twLogDel>2.029</twLogDel><twRouteDel>1.913</twRouteDel><twTotDel>3.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.058</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_8</twDest><twTotPathDel>3.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y51.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y51.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;8&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.913</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r&lt;9&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_8</twBEL></twPathDel><twLogDel>2.029</twLogDel><twRouteDel>1.913</twRouteDel><twTotDel>3.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.086</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_12</twDest><twTotPathDel>3.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y60.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;12&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y47.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_12</twBEL></twPathDel><twLogDel>2.101</twLogDel><twRouteDel>1.813</twRouteDel><twTotDel>3.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.095</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_12</twDest><twTotPathDel>3.905</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y61.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;12&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.804</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_12</twBEL></twPathDel><twLogDel>2.101</twLogDel><twRouteDel>1.804</twRouteDel><twTotDel>3.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.133</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_15</twDest><twTotPathDel>3.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y62.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.809</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_15</twBEL></twPathDel><twLogDel>2.058</twLogDel><twRouteDel>1.809</twRouteDel><twTotDel>3.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.176</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_8</twDest><twTotPathDel>3.824</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y50.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;8&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y42.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;9&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_8</twBEL></twPathDel><twLogDel>2.029</twLogDel><twRouteDel>1.795</twRouteDel><twTotDel>3.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.180</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_13</twDest><twTotPathDel>3.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y61.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_13</twBEL></twPathDel><twLogDel>2.058</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>3.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.190</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_2</twDest><twTotPathDel>3.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y36.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;2&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y33.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.709</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_2</twBEL></twPathDel><twLogDel>2.101</twLogDel><twRouteDel>1.709</twRouteDel><twTotDel>3.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.218</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_4</twDest><twTotPathDel>3.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y42.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;4&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_4</twBEL></twPathDel><twLogDel>2.029</twLogDel><twRouteDel>1.753</twRouteDel><twTotDel>3.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.228</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_3</twDest><twTotPathDel>3.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y36.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_3</twBEL></twPathDel><twLogDel>2.058</twLogDel><twRouteDel>1.714</twRouteDel><twTotDel>3.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.235</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_2</twDest><twTotPathDel>3.765</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y37.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;2&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y36.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_2</twBEL></twPathDel><twLogDel>2.029</twLogDel><twRouteDel>1.736</twRouteDel><twTotDel>3.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.237</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_5</twDest><twTotPathDel>3.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y42.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.797</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_5</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>1.797</twRouteDel><twTotDel>3.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.270</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_6</twDest><twTotPathDel>3.730</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X0Y44.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;6&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y36.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.701</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_6</twBEL></twPathDel><twLogDel>2.029</twLogDel><twRouteDel>1.701</twRouteDel><twTotDel>3.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>14.400</twSlack><twSrc BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.SLICEM_F</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_3</twDest><twTotPathDel>3.600</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.SLICEM_F</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y37.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.WE</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out_r_3</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>1.634</twRouteDel><twTotDel>3.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0543A038"><twConstName UCFConstName="TIMESPEC &quot;TS_DQS_CLK&quot; = FROM &quot;dqs_clk&quot; TO &quot;fifo_clk&quot;  5 ns DATAPATHONLY;">TS_DQS_CLK = MAXDELAY FROM TIMEGRP &quot;dqs_clk&quot; TO TIMEGRP &quot;fifo_clk&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0543A238"><twConstName UCFConstName="TIMESPEC &quot;TS_WE_CLK&quot; = FROM &quot;dqs_clk&quot; TO &quot;fifo_we_clk&quot;  5 ns DATAPATHONLY;">TS_WE_CLK = MAXDELAY FROM TIMEGRP &quot;dqs_clk&quot; TO TIMEGRP &quot;fifo_we_clk&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>154</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>146</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.535</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.465</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE</twDest><twTotPathDel>3.535</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;1&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.726</twRouteDel><twTotDel>3.535</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.471</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1.WE</twDest><twTotPathDel>3.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y34.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;1&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.720</twRouteDel><twTotDel>3.529</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.480</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE</twDest><twTotPathDel>3.520</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.711</twRouteDel><twTotDel>3.520</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.766</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.WE</twDest><twTotPathDel>3.234</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y52.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;9&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>3.234</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.846</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.WE</twDest><twTotPathDel>3.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.345</twRouteDel><twTotDel>3.154</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.879</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit7.WE</twDest><twTotPathDel>3.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit7.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit7.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.312</twRouteDel><twTotDel>3.121</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.882</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit5.WE</twDest><twTotPathDel>3.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit5.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit5.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.309</twRouteDel><twTotDel>3.118</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.909</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1.WE</twDest><twTotPathDel>3.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;9&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.282</twRouteDel><twTotDel>3.091</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.915</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit3.WE</twDest><twTotPathDel>3.085</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit3.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;11&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit3.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.276</twRouteDel><twTotDel>3.085</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.919</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit7.WE</twDest><twTotPathDel>3.081</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit7.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y63.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit7.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>3.081</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.921</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F</twDest><twTotPathDel>3.079</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y62.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.129</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_F</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>2.129</twRouteDel><twTotDel>3.079</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.921</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE</twDest><twTotPathDel>3.079</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y35.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;1&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.270</twRouteDel><twTotDel>3.079</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.921</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_G</twDest><twTotPathDel>3.079</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y62.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.129</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.SLICEM_G</twBEL></twPathDel><twLogDel>0.950</twLogDel><twRouteDel>2.129</twRouteDel><twTotDel>3.079</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.936</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE</twDest><twTotPathDel>3.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.255</twRouteDel><twTotDel>3.064</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.944</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit7.WE</twDest><twTotPathDel>3.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit7.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y44.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit7.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>3.056</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.955</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.WE</twDest><twTotPathDel>3.045</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.236</twRouteDel><twTotDel>3.045</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.960</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.WE</twDest><twTotPathDel>3.040</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.231</twRouteDel><twTotDel>3.040</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.971</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.WE</twDest><twTotPathDel>3.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y62.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.220</twRouteDel><twTotDel>3.029</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>2.007</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F</twDest><twTotPathDel>2.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_F</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>2.993</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>2.007</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_G</twDest><twTotPathDel>2.993</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y35.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y42.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5.SLICEM_G</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>2.993</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0543A338"><twConstName UCFConstName="TIMESPEC &quot;TS_WADDR_CLK&quot; = FROM &quot;dqs_clk&quot; TO &quot;fifo_waddr_clk&quot;  5 ns DATAPATHONLY;">TS_WADDR_CLK = MAXDELAY FROM TIMEGRP &quot;dqs_clk&quot; TO TIMEGRP &quot;fifo_waddr_clk&quot; 5         ns DATAPATHONLY;</twConstName><twItemCnt>236</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>220</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.910</twMaxDel></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.090</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE</twDest><twTotPathDel>3.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;6&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>2.101</twRouteDel><twTotDel>3.910</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.421</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE</twDest><twTotPathDel>3.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;10&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.770</twRouteDel><twTotDel>3.579</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.478</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.WE</twDest><twTotPathDel>3.522</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y61.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;12&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.713</twRouteDel><twTotDel>3.522</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.546</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE</twDest><twTotPathDel>3.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y45.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;6&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.645</twRouteDel><twTotDel>3.454</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.615</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit4.WE</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit4.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;4&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit4.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.576</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.642</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.WE</twDest><twTotPathDel>3.358</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;8&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>3.358</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.657</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.WE</twDest><twTotPathDel>3.343</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y63.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;14&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>3.343</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.693</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twTotPathDel>3.307</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.498</twRouteDel><twTotDel>3.307</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.761</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1</twDest><twTotPathDel>3.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1</twBEL></twPathDel><twLogDel>1.534</twLogDel><twRouteDel>1.705</twRouteDel><twTotDel>3.239</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.761</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2</twDest><twTotPathDel>3.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2</twBEL></twPathDel><twLogDel>1.534</twLogDel><twRouteDel>1.705</twRouteDel><twTotDel>3.239</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.761</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twDest><twTotPathDel>3.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twBEL></twPathDel><twLogDel>1.534</twLogDel><twRouteDel>1.705</twRouteDel><twTotDel>3.239</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.761</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twDest><twTotPathDel>3.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twBEL></twPathDel><twLogDel>1.534</twLogDel><twRouteDel>1.705</twRouteDel><twTotDel>3.239</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.770</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.WE</twDest><twTotPathDel>3.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;10&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.421</twRouteDel><twTotDel>3.230</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.790</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0.WE</twDest><twTotPathDel>3.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_en&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.401</twRouteDel><twTotDel>3.210</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;0&gt;</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.813</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2</twDest><twTotPathDel>3.187</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.880</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/Mrom_d_in21</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2</twBEL></twPathDel><twLogDel>1.307</twLogDel><twRouteDel>1.880</twRouteDel><twTotDel>3.187</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.831</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1</twDest><twTotPathDel>3.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/Mrom_d_in111</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>3.169</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.831</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twDest><twTotPathDel>3.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.867</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_0_wr_addr&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/Mrom_d_in31</twBEL><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>3.169</twTotDel><twDestClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.877</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1</twSrc><twDest BELType="RAM">ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE</twDest><twTotPathDel>3.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1</twSrc><twDest BELType='RAM'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X3Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_1_data_out&lt;10&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2.WE</twBEL></twPathDel><twLogDel>1.809</twLogDel><twRouteDel>1.314</twRouteDel><twTotDel>3.123</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.894</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3</twDest><twTotPathDel>3.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3</twBEL></twPathDel><twLogDel>1.534</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>3.106</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathFromToDelay"><twSlack>1.894</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2</twDest><twTotPathDel>3.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/din_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/din_delay</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_en&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/fifo_1_wr_addr&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2</twBEL></twPathDel><twLogDel>1.534</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>3.106</twTotDel><twDestClk twEdge ="twFalling">ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0&lt;1&gt;</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6F70"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_clk_int&quot; = PERIOD &quot;SYS_clk_int&quot; 7.52 ns HIGH 50 %;">TS_SYS_clk_int = PERIOD TIMEGRP &quot;SYS_clk_int&quot; 7.52 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6E58"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_clk90_int&quot; = PERIOD &quot;SYS_clk90_int&quot; 7.52 ns HIGH 50 %;">TS_SYS_clk90_int = PERIOD TIMEGRP &quot;SYS_clk90_int&quot; 7.52 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6D40"><twConstName UCFConstName="TIMESPEC TS_ARB_EDDS_SIN = PERIOD &quot;ARB_EDDS_SIN&quot; 12.5 MHz HIGH 50%;">TS_ARB_EDDS_SIN = PERIOD TIMEGRP &quot;ARB_EDDS_SIN&quot; 12.5 MHz HIGH 50%;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.072</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>76.928</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1</twDest><twTotPathDel>2.920</twTotPathDel><twClkSkew dest = "0.836" src = "0.988">0.152</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X75Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;0&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.523</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXN_249</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;8&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>1.523</twRouteDel><twTotDel>2.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>77.934</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6</twDest><twTotPathDel>1.838</twTotPathDel><twClkSkew dest = "0.818" src = "1.046">0.228</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X69Y90.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y91.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y91.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;3&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>0.430</twRouteDel><twTotDel>1.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>77.969</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_9</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew dest = "0.836" src = "1.024">0.188</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X70Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;8&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXN_249</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;0&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_9</twBEL></twPathDel><twLogDel>1.478</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>1.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>78.128</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7</twDest><twTotPathDel>1.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X70Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y91.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y91.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;2&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7</twBEL></twPathDel><twLogDel>1.478</twLogDel><twRouteDel>0.394</twRouteDel><twTotDel>1.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>79.0</twPctLog><twPctRoute>21.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>78.128</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3</twDest><twTotPathDel>1.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X68Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;6&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3</twBEL></twPathDel><twLogDel>1.478</twLogDel><twRouteDel>0.394</twRouteDel><twTotDel>1.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>79.0</twPctLog><twPctRoute>21.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>78.137</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2</twDest><twTotPathDel>1.857</twTotPathDel><twClkSkew dest = "0.022" src = "0.028">0.006</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X68Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXN_249</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;7&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_2</twBEL></twPathDel><twLogDel>1.493</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>80.4</twPctLog><twPctRoute>19.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>78.142</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8</twDest><twTotPathDel>1.852</twTotPathDel><twClkSkew dest = "0.019" src = "0.025">0.006</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X70Y91.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y90.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y90.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;8&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;1&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_8</twBEL></twPathDel><twLogDel>1.448</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>78.2</twPctLog><twPctRoute>21.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>78.227</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5</twDest><twTotPathDel>1.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X69Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y90.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;4&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_5</twBEL></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>0.471</twRouteDel><twTotDel>1.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>78.292</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4</twDest><twTotPathDel>1.702</twTotPathDel><twClkSkew dest = "0.022" src = "0.028">0.006</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twSrcClk><twPathDel><twSite>SLICE_X68Y91.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y90.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_mux0000&lt;5&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/RESET_DCM_BUF_4</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>0.344</twRouteDel><twTotDel>1.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET</twDestClk><twPctLog>79.8</twPctLog><twPctRoute>20.2</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6C28"><twConstName UCFConstName="TIMESPEC TS_Clock = PERIOD &quot;Clock&quot; 54 MHz HIGH 50%;">TS_DCM_INTRST_DCM214MHz_CLK2X_BUF = PERIOD TIMEGRP         &quot;DCM_INTRST_DCM214MHz_CLK2X_BUF&quot; TS_Clock * 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6B10"><twConstName UCFConstName="TIMESPEC TS_Clock = PERIOD &quot;Clock&quot; 54 MHz HIGH 50%;">TS_DCM_INTRST_DCM214MHz_CLKFX_BUF = PERIOD TIMEGRP         &quot;DCM_INTRST_DCM214MHz_CLKFX_BUF&quot; TS_Clock * 4 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC69F8"><twConstName UCFConstName="TIMESPEC TS_Clock = PERIOD &quot;Clock&quot; 54 MHz HIGH 50%;">TS_ARB_MODE_DCM_133_XLXN_6 = PERIOD TIMEGRP &quot;ARB_MODE_DCM_133_XLXN_6&quot; TS_Clock         * 2.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC68E0"><twConstName UCFConstName="">TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF = PERIOD TIMEGRP         &quot;ARB_MODE_DCM_133_XLXI_2_CLK0_BUF&quot; TS_ARB_MODE_DCM_133_XLXN_6 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC67C8"><twConstName UCFConstName="">TS_ARB_MODE_XLXN_339 = PERIOD TIMEGRP &quot;ARB_MODE_XLXN_339&quot;         TS_ARB_MODE_DCM_133_XLXN_6 PHASE 1.852 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC66B0"><twConstName UCFConstName="TIMESPEC TS_Clock = PERIOD &quot;Clock&quot; 54 MHz HIGH 50%;">TS_DCM_INTRST_DCM214MHz_CLK2X_BUF_0 = PERIOD TIMEGRP         &quot;DCM_INTRST_DCM214MHz_CLK2X_BUF_0&quot; TS_Clock * 2 HIGH 50%;</twConstName><twItemCnt>9177</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>4886</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.830</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">Data_Stack_Region/DSTemp4/Dout_6</twSrc><twDest BELType="FF">LD_Region/Sweep_StaEnd_VU/Dout_6</twDest><twTotPathDel>8.739</twTotPathDel><twClkSkew dest = "0.466" src = "0.557">0.091</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Data_Stack_Region/DSTemp4/Dout_6</twSrc><twDest BELType='FF'>LD_Region/Sweep_StaEnd_VU/Dout_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>DataStack_48B&lt;7&gt;</twComp><twBEL>Data_Stack_Region/DSTemp4/Dout_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y3.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">7.677</twDelInfo><twComp>DataStack_48B&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y3.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>SW_StaEnd_Value&lt;7&gt;</twComp><twBEL>LD_Region/Sweep_StaEnd_VU/Dout_6</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>7.677</twRouteDel><twTotDel>8.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.577</twSlack><twSrc BELType="FF">Data_Stack_Region/DSTemp4/Dout_11</twSrc><twDest BELType="FF">LD_Region/FM_Deviation_VU/Dout_11</twDest><twTotPathDel>8.613</twTotPathDel><twClkSkew dest = "0.455" src = "0.524">0.069</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Data_Stack_Region/DSTemp4/Dout_11</twSrc><twDest BELType='FF'>LD_Region/FM_Deviation_VU/Dout_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X52Y57.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DataStack_48B&lt;11&gt;</twComp><twBEL>Data_Stack_Region/DSTemp4/Dout_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y4.BX</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">7.639</twDelInfo><twComp>DataStack_48B&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y4.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Deviation_Value&lt;11&gt;</twComp><twBEL>LD_Region/FM_Deviation_VU/Dout_11</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>7.639</twRouteDel><twTotDel>8.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.704</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twTotPathDel>8.422</twTotPathDel><twClkSkew dest = "0.412" src = "0.545">0.133</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut&lt;9&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;12&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;14&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;16&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;18&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;20&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;22&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;24&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;26&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;28&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;30&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;32&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twBEL></twPathDel><twLogDel>5.333</twLogDel><twRouteDel>3.089</twRouteDel><twTotDel>8.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.733</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_1</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twTotPathDel>8.378</twTotPathDel><twClkSkew dest = "0.412" src = "0.560">0.148</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_1</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X4Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X4Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut&lt;1&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;2&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;12&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;14&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;16&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;18&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;20&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;22&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;24&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;26&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;28&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;30&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;32&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twBEL></twPathDel><twLogDel>5.997</twLogDel><twRouteDel>2.381</twRouteDel><twTotDel>8.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.743</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_4</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twTotPathDel>8.383</twTotPathDel><twClkSkew dest = "0.412" src = "0.545">0.133</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_4</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X4Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X4Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;5&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut&lt;4&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;12&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;14&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;16&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;18&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;20&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;22&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;24&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;26&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;28&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;30&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;32&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twBEL></twPathDel><twLogDel>5.739</twLogDel><twRouteDel>2.644</twRouteDel><twTotDel>8.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.792</twSlack><twSrc BELType="FF">DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twSrc><twDest BELType="FF">DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2</twDest><twTotPathDel>8.417</twTotPathDel><twClkSkew dest = "0.520" src = "0.570">0.050</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twSrc><twDest BELType='FF'>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X74Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp><twBEL>DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;4&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DEC_DAC/Decode_DAoutT0&lt;6&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32&lt;3&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2</twBEL></twPathDel><twLogDel>3.319</twLogDel><twRouteDel>5.098</twRouteDel><twTotDel>8.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.792</twSlack><twSrc BELType="FF">DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twSrc><twDest BELType="FF">DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_3</twDest><twTotPathDel>8.417</twTotPathDel><twClkSkew dest = "0.520" src = "0.570">0.050</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twSrc><twDest BELType='FF'>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X74Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp><twBEL>DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;4&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DEC_DAC/Decode_DAoutT0&lt;6&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32&lt;3&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_3</twBEL></twPathDel><twLogDel>3.319</twLogDel><twRouteDel>5.098</twRouteDel><twTotDel>8.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.826</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPReg1B/Dout</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp</twDest><twTotPathDel>3.531</twTotPathDel><twClkSkew dest = "1.354" src = "1.627">0.273</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPReg1B/Dout</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twSrcClk><twPathDel><twSite>SLICE_X68Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BPI_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPReg1B/Dout</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.128</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BPI_Sout</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp_or00001</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear1/Normal_Delay/NTrigger_FR/CTRLTemp</twBEL></twPathDel><twLogDel>1.403</twLogDel><twRouteDel>2.128</twRouteDel><twTotDel>3.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.920</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_3</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twTotPathDel>8.191</twTotPathDel><twClkSkew dest = "0.412" src = "0.560">0.148</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_3</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X5Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y32.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;3&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut&lt;3&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;12&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;14&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;16&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;18&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;20&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;22&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;24&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;26&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;28&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;30&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;32&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twBEL></twPathDel><twLogDel>5.801</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>8.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.984</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_5</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twTotPathDel>8.142</twTotPathDel><twClkSkew dest = "0.412" src = "0.545">0.133</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_5</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X4Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X4Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;5&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.921</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut&lt;5&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;12&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;14&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;16&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;18&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;20&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;22&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;24&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;26&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;28&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;30&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;32&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twBEL></twPathDel><twLogDel>5.685</twLogDel><twRouteDel>2.457</twRouteDel><twTotDel>8.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.994</twSlack><twSrc BELType="FF">Data_Stack_Region/DSTemp4/Dout_5</twSrc><twDest BELType="FF">LD_Region/Sweep_StaEnd_VU/Dout_5</twDest><twTotPathDel>8.176</twTotPathDel><twClkSkew dest = "0.470" src = "0.559">0.089</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Data_Stack_Region/DSTemp4/Dout_5</twSrc><twDest BELType='FF'>LD_Region/Sweep_StaEnd_VU/Dout_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X40Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DataStack_48B&lt;5&gt;</twComp><twBEL>Data_Stack_Region/DSTemp4/Dout_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y1.BX</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">7.202</twDelInfo><twComp>DataStack_48B&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y1.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>SW_StaEnd_Value&lt;5&gt;</twComp><twBEL>LD_Region/Sweep_StaEnd_VU/Dout_5</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>7.202</twRouteDel><twTotDel>8.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.013</twSlack><twSrc BELType="FF">DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twSrc><twDest BELType="FF">DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_5</twDest><twTotPathDel>8.177</twTotPathDel><twClkSkew dest = "0.501" src = "0.570">0.069</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twSrc><twDest BELType='FF'>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X74Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp><twBEL>DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;4&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DEC_DAC/Decode_DAoutT0&lt;6&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32&lt;5&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_5</twBEL></twPathDel><twLogDel>3.319</twLogDel><twRouteDel>4.858</twRouteDel><twTotDel>8.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.013</twSlack><twSrc BELType="FF">DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twSrc><twDest BELType="FF">DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_4</twDest><twTotPathDel>8.177</twTotPathDel><twClkSkew dest = "0.501" src = "0.570">0.069</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twSrc><twDest BELType='FF'>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X74Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp><twBEL>DEC_DAC/CPU_Da_Ad/FPGA_Addr_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;4&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DEC_DAC/Decode_DAoutT0&lt;6&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y20.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.221</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y20.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32&lt;5&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_4</twBEL></twPathDel><twLogDel>3.319</twLogDel><twRouteDel>4.858</twRouteDel><twTotDel>8.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.024</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_8</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twTotPathDel>8.102</twTotPathDel><twClkSkew dest = "0.412" src = "0.545">0.133</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_8</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y30.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.235</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut&lt;8&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;12&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;14&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;16&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;18&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;20&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;22&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;24&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;26&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;28&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;30&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;32&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twBEL></twPathDel><twLogDel>5.331</twLogDel><twRouteDel>2.771</twRouteDel><twTotDel>8.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.038</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/BG_SEL/Mux_out</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR00/Dout</twDest><twTotPathDel>3.261</twTotPathDel><twClkSkew dest = "1.374" src = "1.705">0.331</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/BG_SEL/Mux_out</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR00/Dout</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twSrcClk><twPathDel><twSite>SLICE_X37Y75.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/BGS_temp</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/BG_SEL/Mux_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y64.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/BGS_temp</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/Pin_Buf01</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mux00/Dout1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y65.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/CSwire00</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y65.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/Pin_Buf</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/IF_Mux01/Dout1</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/BPW_Gen/PR00/Dout</twBEL></twPathDel><twLogDel>2.014</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>3.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.043</twSlack><twSrc BELType="FF">Triangle_DPTH/ENBR02/Dout</twSrc><twDest BELType="RAM">INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twDest><twTotPathDel>3.270</twTotPathDel><twClkSkew dest = "1.356" src = "1.673">0.317</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Triangle_DPTH/ENBR02/Dout</twSrc><twDest BELType='RAM'>INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twSrcClk><twPathDel><twSite>SLICE_X75Y106.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>Triangle_WEN</twComp><twBEL>Triangle_DPTH/ENBR02/Dout</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.WEA1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>Triangle_WEN</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y10.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>1.793</twRouteDel><twTotDel>3.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.043</twSlack><twSrc BELType="FF">Triangle_DPTH/ENBR02/Dout</twSrc><twDest BELType="RAM">INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twDest><twTotPathDel>3.270</twTotPathDel><twClkSkew dest = "1.356" src = "1.673">0.317</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Triangle_DPTH/ENBR02/Dout</twSrc><twDest BELType='RAM'>INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twSrcClk><twPathDel><twSite>SLICE_X75Y106.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>Triangle_WEN</twComp><twBEL>Triangle_DPTH/ENBR02/Dout</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y10.WEA2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>Triangle_WEN</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y10.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twComp><twBEL>INTDDFS/Triangle_LUT/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>1.793</twRouteDel><twTotDel>3.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.053</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT_0</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twTotPathDel>8.042</twTotPathDel><twClkSkew dest = "0.412" src = "0.576">0.164</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT_0</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X5Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT&lt;0&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Count_VT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_lut&lt;0&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;0&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;2&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;12&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;14&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;16&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;18&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;20&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;22&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;24&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;26&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;28&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;30&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;32&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twBEL></twPathDel><twLogDel>5.966</twLogDel><twRouteDel>2.076</twRouteDel><twTotDel>8.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>74.2</twPctLog><twPctRoute>25.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.081</twSlack><twSrc BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twTotPathDel>8.045</twTotPathDel><twClkSkew dest = "0.412" src = "0.545">0.133</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X5Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X5Y30.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/DinVTemp&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y38.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;10&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;12&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;14&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;16&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;18&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;20&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;22&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;24&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;26&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;28&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;30&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;32&gt;</twBEL><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Mcompar_Dout_cmp_le0000_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y53.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Delay_Sout</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear2/INFmMNL/MT_Mode/Trig_Delay/Dout</twBEL></twPathDel><twLogDel>4.956</twLogDel><twRouteDel>3.089</twRouteDel><twTotDel>8.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>1.088</twSlack><twSrc BELType="FF">DEC_DAC/CPU_Da_Ad/FPGA_Addr_16</twSrc><twDest BELType="FF">DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2</twDest><twTotPathDel>8.121</twTotPathDel><twClkSkew dest = "0.520" src = "0.570">0.050</twClkSkew><twDelConst>9.259</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DEC_DAC/CPU_Da_Ad/FPGA_Addr_16</twSrc><twDest BELType='FF'>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X74Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;17&gt;</twComp><twBEL>DEC_DAC/CPU_Da_Ad/FPGA_Addr_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>DEC_DAC/FPGA_INT_ADDR&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y55.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_lut&lt;1&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;2&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;4&gt;</twBEL><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>DEC_DAC/Decode_DAoutT0&lt;6&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y21.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB16_cmp_eq00001_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32&lt;3&gt;</twComp><twBEL>DEC_DAC/DEC_OPCTRL_V2/DATA_TEMPB32_2</twBEL></twPathDel><twLogDel>3.364</twLogDel><twRouteDel>4.757</twRouteDel><twTotDel>8.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">CLK_107MHz</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6598"><twConstName UCFConstName="TIMESPEC TS_Clock = PERIOD &quot;Clock&quot; 54 MHz HIGH 50%;">TS_DCM_INTRST_DCM214MHz_CLKFX_BUF_0 = PERIOD TIMEGRP         &quot;DCM_INTRST_DCM214MHz_CLKFX_BUF_0&quot; TS_Clock * 4 HIGH 50%;</twConstName><twItemCnt>4234</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>3947</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.613</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_0</twDest><twTotPathDel>4.430</twTotPathDel><twClkSkew dest = "1.473" src = "1.656">0.183</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage5_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage18_AtoR17&lt;1&gt;</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_0</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>4.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_1</twDest><twTotPathDel>4.430</twTotPathDel><twClkSkew dest = "1.473" src = "1.656">0.183</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage5_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage18_AtoR17&lt;1&gt;</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_1</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>4.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_0</twDest><twTotPathDel>4.396</twTotPathDel><twClkSkew dest = "1.440" src = "1.656">0.216</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage12_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y6.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c&lt;1&gt;</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_0</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>4.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_1</twDest><twTotPathDel>4.396</twTotPathDel><twClkSkew dest = "1.440" src = "1.656">0.216</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage12_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y6.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c&lt;1&gt;</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage13_acc/out_c_1</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>4.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_1</twDest><twTotPathDel>4.419</twTotPathDel><twClkSkew dest = "1.408" src = "1.596">0.188</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y110.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y112.G2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y112.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_acc/out_c_not0001_inv</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_1</twBEL></twPathDel><twLogDel>2.106</twLogDel><twRouteDel>2.313</twRouteDel><twTotDel>4.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_0</twDest><twTotPathDel>4.419</twTotPathDel><twClkSkew dest = "1.408" src = "1.596">0.188</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y110.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y112.G2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y112.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage15_acc/out_c_not0001_inv</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage14_acc/out_c_0</twBEL></twPathDel><twLogDel>2.106</twLogDel><twRouteDel>2.313</twRouteDel><twTotDel>4.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_1</twDest><twTotPathDel>4.457</twTotPathDel><twClkSkew dest = "1.458" src = "1.596">0.138</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y110.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.G1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_acc/out_c_not0001_inv</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y98.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_AtoR22&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_1</twBEL></twPathDel><twLogDel>2.106</twLogDel><twRouteDel>2.351</twRouteDel><twTotDel>4.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/cout</twDest><twTotPathDel>4.457</twTotPathDel><twClkSkew dest = "1.458" src = "1.596">0.138</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/cout</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y110.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.G1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_acc/out_c_not0001_inv</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Carry_Stage_23to24</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/cout</twBEL></twPathDel><twLogDel>2.106</twLogDel><twRouteDel>2.351</twRouteDel><twTotDel>4.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_0</twDest><twTotPathDel>4.457</twTotPathDel><twClkSkew dest = "1.458" src = "1.596">0.138</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y110.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y99.G1</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage24_acc/out_c_not0001_inv</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y98.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_AtoR22&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage23_acc/out_c_0</twBEL></twPathDel><twLogDel>2.106</twLogDel><twRouteDel>2.351</twRouteDel><twTotDel>4.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_1</twDest><twTotPathDel>4.403</twTotPathDel><twClkSkew dest = "1.468" src = "1.656">0.188</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y3.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c&lt;1&gt;</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_1</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>2.217</twRouteDel><twTotDel>4.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage14_acc/cout</twDest><twTotPathDel>4.403</twTotPathDel><twClkSkew dest = "1.468" src = "1.656">0.188</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage14_acc/cout</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y2.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Carry_Stage_14to15</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage14_acc/cout</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>2.217</twRouteDel><twTotDel>4.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_0</twDest><twTotPathDel>4.403</twTotPathDel><twClkSkew dest = "1.468" src = "1.656">0.188</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y4.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y4.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y3.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c&lt;1&gt;</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage14_acc/out_c_0</twBEL></twPathDel><twLogDel>2.186</twLogDel><twRouteDel>2.217</twRouteDel><twTotDel>4.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_0</twDest><twTotPathDel>4.392</twTotPathDel><twClkSkew dest = "1.398" src = "1.596">0.198</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y110.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y110.F2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y110.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_not0001_inv</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_0</twBEL></twPathDel><twLogDel>2.150</twLogDel><twRouteDel>2.242</twRouteDel><twTotDel>4.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType="FF">Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_1</twDest><twTotPathDel>4.392</twTotPathDel><twClkSkew dest = "1.398" src = "1.596">0.198</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_21</twSrc><twDest BELType='FF'>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y110.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y110.F2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>CTRL_WORD&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y110.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_not0001_inv</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y111.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c&lt;1&gt;</twComp><twBEL>Burst_Ctrl_Mode/BC_Rear1/BP_INT/Period_ACC48bits/Stage3_acc/out_c_1</twBEL></twPathDel><twLogDel>2.150</twLogDel><twRouteDel>2.242</twRouteDel><twTotDel>4.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage18_acc/cout</twDest><twTotPathDel>4.406</twTotPathDel><twClkSkew dest = "1.473" src = "1.656">0.183</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage18_acc/cout</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y13.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage5_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.406</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage18_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y11.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Carry_Stage_18to19</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage18_acc/cout</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>2.215</twRouteDel><twTotDel>4.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.049</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_11</twSrc><twDest BELType="FF">Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_27</twDest><twTotPathDel>4.368</twTotPathDel><twClkSkew dest = "1.453" src = "1.665">0.212</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_11</twSrc><twDest BELType='FF'>Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y45.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>CTRL_WORD&lt;11&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y22.F2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.015</twDelInfo><twComp>CTRL_WORD&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y22.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>Phase_VU&lt;27&gt;</twComp><twBEL>Normal_FMSWEEP_SEL/DTemp&lt;27&gt;1</twBEL><twBEL>Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_27</twBEL></twPathDel><twLogDel>1.353</twLogDel><twRouteDel>3.015</twRouteDel><twTotDel>4.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_11</twSrc><twDest BELType="FF">Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_26</twDest><twTotPathDel>4.355</twTotPathDel><twClkSkew dest = "1.453" src = "1.665">0.212</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_11</twSrc><twDest BELType='FF'>Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y45.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>CTRL_WORD&lt;11&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.997</twDelInfo><twComp>CTRL_WORD&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y22.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>Phase_VU&lt;27&gt;</twComp><twBEL>Normal_FMSWEEP_SEL/DTemp&lt;26&gt;1</twBEL><twBEL>Normal_FMSWEEP_SEL/FM_SW_Reg48B00/Dout_26</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>4.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_1</twDest><twTotPathDel>4.327</twTotPathDel><twClkSkew dest = "1.457" src = "1.656">0.199</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y11.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c&lt;1&gt;</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_1</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>4.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">INTDDFS/ABTM_BLK/BUFTEMP02/Dout_9</twSrc><twDest BELType="RAM">INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009</twDest><twTotPathDel>4.391</twTotPathDel><twClkSkew dest = "0.609" src = "0.744">0.135</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>INTDDFS/ABTM_BLK/BUFTEMP02/Dout_9</twSrc><twDest BELType='RAM'>INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_214MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y108.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>INTDDFS/ROM_Addr&lt;9&gt;</twComp><twBEL>INTDDFS/ABTM_BLK/BUFTEMP02/Dout_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y12.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.479</twDelInfo><twComp>INTDDFS/ROM_Addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y12.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009</twComp><twBEL>INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>3.479</twRouteDel><twTotDel>4.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType="FF">FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_0</twDest><twTotPathDel>4.327</twTotPathDel><twClkSkew dest = "1.457" src = "1.656">0.199</twClkSkew><twDelConst>4.629</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DECOPCTRL_DPATH/OPC_P02/Dout_0</twSrc><twDest BELType='FF'>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X76Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_107MHz</twSrcClk><twPathDel><twSite>SLICE_X76Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>CTRL_WORD&lt;1&gt;</twComp><twBEL>DECOPCTRL_DPATH/OPC_P02/Dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y11.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CTRL_WORD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_not0001_inv</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y10.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c&lt;1&gt;</twComp><twBEL>FSK_Rate_Mode/FSK_ACC/Stage3_acc/out_c_0</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>4.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.629">CLK_214MHz</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6480"><twConstName UCFConstName="TIMESPEC TS_Clock = PERIOD &quot;Clock&quot; 54 MHz HIGH 50%;">TS_ARB_MODE_DCM_133_XLXN_6_0 = PERIOD TIMEGRP &quot;ARB_MODE_DCM_133_XLXN_6_0&quot;         TS_Clock * 2.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6368"><twConstName UCFConstName="">TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_0 = PERIOD TIMEGRP         &quot;ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_0&quot; TS_ARB_MODE_DCM_133_XLXN_6 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6250"><twConstName UCFConstName="">TS_ARB_MODE_XLXN_339_0 = PERIOD TIMEGRP &quot;ARB_MODE_XLXN_339_0&quot;         TS_ARB_MODE_DCM_133_XLXN_6 PHASE 1.852 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6138"><twConstName UCFConstName="">TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_1 = PERIOD TIMEGRP         &quot;ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_1&quot; TS_ARB_MODE_DCM_133_XLXN_6_0 HIGH         50%;</twConstName><twItemCnt>5666</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1419</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.246</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/CMD_out_1</twDest><twTotPathDel>3.497</twTotPathDel><twClkSkew dest = "0.599" src = "0.670">0.071</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/CMD_out_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.510</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXN_38&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CMD_out_1</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>3.497</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17</twDest><twTotPathDel>3.505</twTotPathDel><twClkSkew dest = "0.217" src = "0.262">0.045</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;17&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17</twBEL></twPathDel><twLogDel>1.679</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>3.505</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twDest><twTotPathDel>3.505</twTotPathDel><twClkSkew dest = "0.217" src = "0.262">0.045</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;17&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twBEL></twPathDel><twLogDel>1.679</twLogDel><twRouteDel>1.826</twRouteDel><twTotDel>3.505</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/M_STOP</twDest><twTotPathDel>3.483</twTotPathDel><twClkSkew dest = "0.445" src = "0.505">0.060</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/M_STOP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.496</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/M_STOP</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/M_STOP</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>3.483</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4</twDest><twTotPathDel>7.198</twTotPathDel><twClkSkew dest = "0.227" src = "0.275">0.048</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X56Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;19&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut&lt;5&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS&lt;4&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_mux0000&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS&lt;4&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_mux0000&lt;0&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4</twBEL></twPathDel><twLogDel>4.717</twLogDel><twRouteDel>2.481</twRouteDel><twTotDel>7.198</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.110">ARB_MODE/CLK_TB</twDestClk><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.182</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_0</twDest><twTotPathDel>3.481</twTotPathDel><twClkSkew dest = "0.222" src = "0.262">0.040</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;0&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_0</twBEL></twPathDel><twLogDel>1.679</twLogDel><twRouteDel>1.802</twRouteDel><twTotDel>3.481</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.187</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_3</twDest><twTotPathDel>3.467</twTotPathDel><twClkSkew dest = "0.213" src = "0.262">0.049</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_3</twBEL></twPathDel><twLogDel>1.679</twLogDel><twRouteDel>1.788</twRouteDel><twTotDel>3.467</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.187</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_2</twDest><twTotPathDel>3.467</twTotPathDel><twClkSkew dest = "0.213" src = "0.262">0.049</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_2</twBEL></twPathDel><twLogDel>1.679</twLogDel><twRouteDel>1.788</twRouteDel><twTotDel>3.467</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.212</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_5</twDest><twTotPathDel>7.133</twTotPathDel><twClkSkew dest = "0.213" src = "0.275">0.062</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;19&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut&lt;5&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y52.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;10&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_mux0000&lt;14&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_5</twBEL></twPathDel><twLogDel>3.966</twLogDel><twRouteDel>3.167</twRouteDel><twTotDel>7.133</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.110">ARB_MODE/CLK_TB</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.218</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW</twDest><twTotPathDel>3.440</twTotPathDel><twClkSkew dest = "0.217" src = "0.262">0.045</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y56.F3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DIV_2_CLK</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_not0001</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW</twBEL></twPathDel><twLogDel>1.679</twLogDel><twRouteDel>1.761</twRouteDel><twTotDel>3.440</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twTotPathDel>7.198</twTotPathDel><twClkSkew dest = "0.094" src = "0.077">-0.017</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X38Y129.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_92</twBEL><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y129.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y129.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y127.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y127.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y126.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y126.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y127.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y127.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y124.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y124.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twBEL></twPathDel><twLogDel>3.895</twLogDel><twRouteDel>3.303</twRouteDel><twTotDel>7.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ARB_MODE/CLK_TB</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twTotPathDel>7.198</twTotPathDel><twClkSkew dest = "0.094" src = "0.077">-0.017</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X38Y129.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y129.G1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y129.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_10</twBEL><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y129.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y129.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y127.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y127.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y126.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y126.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y127.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y127.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y124.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y124.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twBEL></twPathDel><twLogDel>3.895</twLogDel><twRouteDel>3.303</twRouteDel><twTotDel>7.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ARB_MODE/CLK_TB</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_2</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twTotPathDel>7.188</twTotPathDel><twClkSkew dest = "0.355" src = "0.345">-0.010</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_2</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X37Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X37Y130.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y129.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y129.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_93</twBEL><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y129.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y129.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y127.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y127.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y126.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y126.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y127.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y127.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y124.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y124.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twBEL></twPathDel><twLogDel>3.844</twLogDel><twRouteDel>3.344</twRouteDel><twTotDel>7.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ARB_MODE/CLK_TB</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.238</twSlack><twSrc BELType="FF">ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF</twSrc><twDest BELType="FF">ARB_MODE/INITIAL_DDR2/CMD_out1_1</twDest><twTotPathDel>3.367</twTotPathDel><twClkSkew dest = "0.443" src = "0.541">0.098</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF</twSrc><twDest BELType='FF'>ARB_MODE/INITIAL_DDR2/CMD_out1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X22Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF</twComp><twBEL>ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>ARB_MODE/INITIAL_DDR2/Wait200_done_in_BUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/INITIAL_DDR2/inited&lt;1&gt;</twComp><twBEL>ARB_MODE/INITIAL_DDR2/CMD_out1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>ARB_MODE/INITIAL_DDR2/CMD_out1_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y48.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_MODE/INITIAL_DDR2/CMD_out1&lt;1&gt;</twComp><twBEL>ARB_MODE/INITIAL_DDR2/CMD_out1_1</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>1.176</twRouteDel><twTotDel>3.367</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twTotPathDel>7.185</twTotPathDel><twClkSkew dest = "0.094" src = "0.077">-0.017</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X38Y129.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.F1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_85</twBEL><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y129.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y129.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y127.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y127.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y126.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y126.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y127.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y127.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y124.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y124.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twBEL></twPathDel><twLogDel>3.895</twLogDel><twRouteDel>3.290</twRouteDel><twTotDel>7.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ARB_MODE/CLK_TB</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twTotPathDel>7.185</twTotPathDel><twClkSkew dest = "0.094" src = "0.077">-0.017</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X38Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X38Y129.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt&lt;0&gt;</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y129.F1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y129.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_93</twBEL><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f52</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y129.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y129.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f51</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y127.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y127.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y126.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/_varindex0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y126.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not000121</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y127.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/N15</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y127.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y124.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y124.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twComp><twBEL>ARB_MODE/MIG_20/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct</twBEL></twPathDel><twLogDel>3.895</twLogDel><twRouteDel>3.290</twRouteDel><twTotDel>7.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ARB_MODE/CLK_TB</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_9</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4</twDest><twTotPathDel>7.116</twTotPathDel><twClkSkew dest = "0.227" src = "0.275">0.048</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_9</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X57Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X57Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;9&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y55.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS&lt;4&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_mux0000&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y55.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y55.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS&lt;4&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_mux0000&lt;0&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_4</twBEL></twPathDel><twLogDel>4.824</twLogDel><twRouteDel>2.292</twRouteDel><twTotDel>7.116</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.110">ARB_MODE/CLK_TB</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_8</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twDest><twTotPathDel>7.105</twTotPathDel><twClkSkew dest = "0.217" src = "0.275">0.058</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_8</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X57Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X57Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;9&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/ADDR_MAX_DONE</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mcompar_ADDR_MAX_DONE_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/ADDR_MAX_DONE</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;0&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;17&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_mux0000&lt;3&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twBEL></twPathDel><twLogDel>3.559</twLogDel><twRouteDel>3.546</twRouteDel><twTotDel>7.105</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.110">ARB_MODE/CLK_TB</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17</twDest><twTotPathDel>7.074</twTotPathDel><twClkSkew dest = "0.217" src = "0.275">0.058</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;19&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut&lt;5&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;17&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_17</twBEL></twPathDel><twLogDel>3.519</twLogDel><twRouteDel>3.555</twRouteDel><twTotDel>7.074</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.110">ARB_MODE/CLK_TB</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twDest><twTotPathDel>7.074</twTotPathDel><twClkSkew dest = "0.217" src = "0.275">0.058</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X56Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;19&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y56.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_lut&lt;5&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CHANGED_ROW_STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/CS_and0003</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.F2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/STOP</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0&lt;17&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/AddrBuf0_16</twBEL></twPathDel><twLogDel>3.519</twLogDel><twRouteDel>3.555</twRouteDel><twTotDel>7.074</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.110">ARB_MODE/CLK_TB</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC6020"><twConstName UCFConstName="">TS_ARB_MODE_XLXN_339_1 = PERIOD TIMEGRP &quot;ARB_MODE_XLXN_339_1&quot;         TS_ARB_MODE_DCM_133_XLXN_6_0 PHASE 1.852 ns HIGH 50%;</twConstName><twItemCnt>1099</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>728</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>7.654</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.062</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_1/DAC0_ACT</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/DAC_ACT0</twDest><twTotPathDel>1.573</twTotPathDel><twClkSkew dest = "1.450" src = "1.791">0.341</twClkSkew><twDelConst>1.852</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_1/DAC0_ACT</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/DAC_ACT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y53.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X72Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXN_47</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_1/DAC0_ACT</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y52.BY</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXN_47</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/DAC_ACT0</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/DAC_ACT0</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>1.573</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.120</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_4</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twDest><twTotPathDel>7.105</twTotPathDel><twClkSkew dest = "0.442" src = "0.624">0.182</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_4</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X2Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y62.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.775</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;14&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.576</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twBEL></twPathDel><twLogDel>1.754</twLogDel><twRouteDel>5.351</twRouteDel><twTotDel>7.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">ARB_MODE/CLK90_TB</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_10</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twTotPathDel>3.449</twTotPathDel><twClkSkew dest = "0.449" src = "0.566">0.117</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_10</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X45Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;11&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.647</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>2.647</twRouteDel><twTotDel>3.449</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twTotPathDel>3.568</twTotPathDel><twClkSkew dest = "0.243" src = "0.232">-0.011</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X65Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/XLXN_309</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEA1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>ARB_MODE/XLXN_309</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>2.091</twRouteDel><twTotDel>3.568</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.150</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twTotPathDel>3.564</twTotPathDel><twClkSkew dest = "0.243" src = "0.232">-0.011</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X65Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/XLXN_309</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEA0</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>ARB_MODE/XLXN_309</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>2.087</twRouteDel><twTotDel>3.564</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twTotPathDel>3.553</twTotPathDel><twClkSkew dest = "0.243" src = "0.232">-0.011</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X65Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/XLXN_309</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEA2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.076</twDelInfo><twComp>ARB_MODE/XLXN_309</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>2.076</twRouteDel><twTotDel>3.553</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twTotPathDel>3.553</twTotPathDel><twClkSkew dest = "0.243" src = "0.232">-0.011</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X65Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/XLXN_309</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read_controller0/u_data_val</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.WEA3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.076</twDelInfo><twComp>ARB_MODE/XLXN_309</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>2.076</twRouteDel><twTotDel>3.553</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.165</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_17</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twTotPathDel>3.425</twTotPathDel><twClkSkew dest = "0.449" src = "0.562">0.113</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_17</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X48Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;17&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_17</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIPA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.484</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>3.425</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_3</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twTotPathDel>3.362</twTotPathDel><twClkSkew dest = "0.449" src = "0.585">0.136</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_3</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X46Y38.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.509</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.362</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_15</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twTotPathDel>3.333</twTotPathDel><twClkSkew dest = "0.449" src = "0.598">0.149</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_15</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X46Y45.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_15</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>2.480</twRouteDel><twTotDel>3.333</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_4</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twTotPathDel>3.312</twTotPathDel><twClkSkew dest = "0.449" src = "0.575">0.126</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_4</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X49Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.510</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>3.312</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.373</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_2</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twTotPathDel>3.194</twTotPathDel><twClkSkew dest = "0.449" src = "0.585">0.136</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_2</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X46Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;3&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.296</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>2.296</twRouteDel><twTotDel>3.194</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_7</twSrc><twDest BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twDest><twTotPathDel>6.816</twTotPathDel><twClkSkew dest = "0.442" src = "0.624">0.182</twClkSkew><twDelConst>7.407</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_7</twSrc><twDest BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X3Y41.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r&lt;7&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.571</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo0_rd_addr_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;14&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.576</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r&lt;15&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/fifo_0_data_out_r_14</twBEL></twPathDel><twLogDel>1.669</twLogDel><twRouteDel>5.147</twRouteDel><twTotDel>6.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">ARB_MODE/CLK90_TB</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20</twDest><twTotPathDel>4.755</twTotPathDel><twClkSkew dest = "1.434" src = "1.825">0.391</twClkSkew><twDelConst>5.556</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X43Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/XLXN_301&lt;9&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ARB_MODE/XLXN_301&lt;21&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000&lt;20&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20</twBEL></twPathDel><twLogDel>2.045</twLogDel><twRouteDel>2.710</twRouteDel><twTotDel>4.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">ARB_MODE/CLK90_TB</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20</twDest><twTotPathDel>4.747</twTotPathDel><twClkSkew dest = "1.434" src = "1.825">0.391</twClkSkew><twDelConst>5.556</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X42Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/XLXN_301&lt;9&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>ARB_MODE/XLXN_301&lt;21&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000&lt;20&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_20</twBEL></twPathDel><twLogDel>2.096</twLogDel><twRouteDel>2.651</twRouteDel><twTotDel>4.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">ARB_MODE/CLK90_TB</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_20</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twTotPathDel>3.174</twTotPathDel><twClkSkew dest = "0.468" src = "0.564">0.096</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_20</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X42Y31.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;21&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_20</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.276</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY2</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>2.276</twRouteDel><twTotDel>3.174</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21</twDest><twTotPathDel>4.730</twTotPathDel><twClkSkew dest = "1.434" src = "1.825">0.391</twClkSkew><twDelConst>5.556</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X43Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/XLXN_301&lt;9&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ARB_MODE/XLXN_301&lt;21&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000&lt;21&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21</twBEL></twPathDel><twLogDel>2.030</twLogDel><twRouteDel>2.700</twRouteDel><twTotDel>4.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">ARB_MODE/CLK90_TB</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_5</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twTotPathDel>3.138</twTotPathDel><twClkSkew dest = "0.449" src = "0.575">0.126</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_5</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X49Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;5&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.325</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>3.138</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21</twDest><twTotPathDel>4.722</twTotPathDel><twClkSkew dest = "1.434" src = "1.825">0.391</twClkSkew><twDelConst>5.556</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.703">ARB_MODE/CLK_TB</twSrcClk><twPathDel><twSite>SLICE_X42Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/XLXN_301&lt;9&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_2/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ARB_MODE/XLXN_301&lt;21&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_mux0000&lt;21&gt;1</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_2/Data_out_21</twBEL></twPathDel><twLogDel>2.081</twLogDel><twRouteDel>2.641</twRouteDel><twTotDel>4.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.259">ARB_MODE/CLK90_TB</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>0.457</twSlack><twSrc BELType="FF">ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_13</twSrc><twDest BELType="RAM">ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twTotPathDel>3.097</twTotPathDel><twClkSkew dest = "0.449" src = "0.598">0.149</twClkSkew><twDelConst>3.703</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_13</twSrc><twDest BELType='RAM'>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.852">ARB_MODE/CLK90_TB</twSrcClk><twPathDel><twSite>SLICE_X47Y45.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;13&gt;</twComp><twBEL>ARB_MODE/MIG_20/top_00/data_path0/data_read0/first_sdr_data_13</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>ARB_MODE/TB_USER_OUTPUT_DATA&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>2.284</twRouteDel><twTotDel>3.097</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.555">ARB_MODE/CLK90_TB</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC5F08"><twConstName UCFConstName="TIMESPEC TS_ARB_EDDS_SIN = PERIOD &quot;ARB_EDDS_SIN&quot; 12.5 MHz HIGH 50%;">TS_ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_183_CLKFX_BUF = PERIOD TIMEGRP         &quot;ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_183_CLKFX_BUF&quot; TS_ARB_EDDS_SIN *         16 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="07BC5DF0"><twConstName UCFConstName="TIMESPEC TS_ARB_EDDS_SIN = PERIOD &quot;ARB_EDDS_SIN&quot; 12.5 MHz HIGH 50%;">TS_ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_184_CLKFX_BUF = PERIOD TIMEGRP         &quot;ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_184_CLKFX_BUF&quot; TS_ARB_EDDS_SIN *         4 HIGH 50%;</twConstName><twItemCnt>914</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>242</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.404</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.298</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_11</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.613</twTotPathDel><twClkSkew dest = "0.229" src = "0.318">0.089</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_11</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X74Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;11&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.181</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;5&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.584</twLogDel><twRouteDel>4.029</twRouteDel><twTotDel>7.613</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.348</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_5</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.587</twTotPathDel><twClkSkew dest = "0.229" src = "0.294">0.065</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_5</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X73Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X73Y76.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.691</twLogDel><twRouteDel>3.896</twRouteDel><twTotDel>7.587</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.457</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_15</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.462</twTotPathDel><twClkSkew dest = "0.229" src = "0.310">0.081</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_15</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y81.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;15&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.160</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.454</twLogDel><twRouteDel>4.008</twRouteDel><twTotDel>7.462</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.515</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_12</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.427</twTotPathDel><twClkSkew dest = "0.229" src = "0.287">0.058</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_12</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y80.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;13&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.063</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.516</twLogDel><twRouteDel>3.911</twRouteDel><twTotDel>7.427</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.566</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_0</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.367</twTotPathDel><twClkSkew dest = "0.229" src = "0.296">0.067</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_0</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X72Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y72.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y72.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;0&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;0&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.906</twLogDel><twRouteDel>3.461</twRouteDel><twTotDel>7.367</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.663</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_1</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.270</twTotPathDel><twClkSkew dest = "0.229" src = "0.296">0.067</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_1</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X72Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y72.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y72.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;0&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;0&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.861</twLogDel><twRouteDel>3.409</twRouteDel><twTotDel>7.270</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.671</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_13</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.271</twTotPathDel><twClkSkew dest = "0.229" src = "0.287">0.058</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_13</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;13&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.952</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.471</twLogDel><twRouteDel>3.800</twRouteDel><twTotDel>7.271</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.676</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_3</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.262</twTotPathDel><twClkSkew dest = "0.229" src = "0.291">0.062</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_3</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X75Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X75Y85.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y72.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y72.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;1&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.804</twLogDel><twRouteDel>3.458</twRouteDel><twTotDel>7.262</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.756</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_7</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.151</twTotPathDel><twClkSkew dest = "0.229" src = "0.322">0.093</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_7</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y76.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;3&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.714</twLogDel><twRouteDel>3.437</twRouteDel><twTotDel>7.151</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.762</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_4</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.173</twTotPathDel><twClkSkew dest = "0.229" src = "0.294">0.065</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_4</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X73Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X73Y76.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.680</twLogDel><twRouteDel>3.493</twRouteDel><twTotDel>7.173</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>2.798</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_6</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>7.109</twTotPathDel><twClkSkew dest = "0.229" src = "0.322">0.093</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_6</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X74Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y76.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;3&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.759</twLogDel><twRouteDel>3.350</twRouteDel><twTotDel>7.109</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.009</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_2</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.896</twTotPathDel><twClkSkew dest = "0.229" src = "0.324">0.095</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_2</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X74Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;2&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.159</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y72.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;1&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.889</twLogDel><twRouteDel>3.007</twRouteDel><twTotDel>6.896</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.031</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_9</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.880</twTotPathDel><twClkSkew dest = "0.229" src = "0.318">0.089</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_9</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X74Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;9&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.601</twLogDel><twRouteDel>3.279</twRouteDel><twTotDel>6.880</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.072</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_19</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.856</twTotPathDel><twClkSkew dest = "0.229" src = "0.301">0.072</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_19</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X74Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y82.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;19&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;9&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.324</twLogDel><twRouteDel>3.532</twRouteDel><twTotDel>6.856</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.076</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_16</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.872</twTotPathDel><twClkSkew dest = "0.229" src = "0.281">0.052</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_16</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X72Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;17&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.638</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.386</twLogDel><twRouteDel>3.486</twRouteDel><twTotDel>6.872</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.184</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_8</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.727</twTotPathDel><twClkSkew dest = "0.229" src = "0.318">0.089</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_8</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X74Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;9&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.646</twLogDel><twRouteDel>3.081</twRouteDel><twTotDel>6.727</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.311</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_18</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.617</twTotPathDel><twClkSkew dest = "0.229" src = "0.301">0.072</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_18</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X74Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y82.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;19&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;9&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.369</twLogDel><twRouteDel>3.248</twRouteDel><twTotDel>6.617</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.398</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_10</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.513</twTotPathDel><twClkSkew dest = "0.229" src = "0.318">0.089</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_10</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X74Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;11&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y74.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y74.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;5&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.629</twLogDel><twRouteDel>2.884</twRouteDel><twTotDel>6.513</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.404</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_17</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.544</twTotPathDel><twClkSkew dest = "0.229" src = "0.281">0.052</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_17</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X72Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X72Y83.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;17&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.341</twLogDel><twRouteDel>3.203</twRouteDel><twTotDel>6.544</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>3.536</twSlack><twSrc BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_14</twSrc><twDest BELType="FF">ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twTotPathDel>6.383</twTotPathDel><twClkSkew dest = "0.229" src = "0.310">0.081</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_14</twSrc><twDest BELType='FF'>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ARB_CLK_TB_OBUF</twSrcClk><twPathDel><twSite>SLICE_X74Y81.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;15&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_3/SYNC_CNT_OUT_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y75.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/SYNC_CNT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y75.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/Mcompar_END_EQU_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y90.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/END_EQU</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y90.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ARB_SYNC_OUT</twComp><twBEL>ARB_MODE/DDR2_16_TO_64/XLXI_5/SYNC_OUT</twBEL></twPathDel><twLogDel>3.499</twLogDel><twRouteDel>2.884</twRouteDel><twTotDel>6.383</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">ARB_CLK_TB_OBUF</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConstRollupTable uID="07BC72B8"><twConstRollup name="TS_Clock" fullName="TS_Clock = PERIOD TIMEGRP &quot;Clock&quot; 54 MHz HIGH 50%;" type="origin" depth="0" requirement="18.519" prefType="period" actual="4.197" actualRollup="19.135" errors="0" errorRollup="1" items="105" itemsRollup="20176"/><twConstRollup name="TS_DCM_INTRST_DCM214MHz_CLK2X_BUF" fullName="TS_DCM_INTRST_DCM214MHz_CLK2X_BUF = PERIOD TIMEGRP         &quot;DCM_INTRST_DCM214MHz_CLK2X_BUF&quot; TS_Clock * 2 HIGH 50%;" type="child" depth="1" requirement="9.259" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_DCM_INTRST_DCM214MHz_CLKFX_BUF" fullName="TS_DCM_INTRST_DCM214MHz_CLKFX_BUF = PERIOD TIMEGRP         &quot;DCM_INTRST_DCM214MHz_CLKFX_BUF&quot; TS_Clock * 4 HIGH 50%;" type="child" depth="1" requirement="4.630" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ARB_MODE_DCM_133_XLXN_6" fullName="TS_ARB_MODE_DCM_133_XLXN_6 = PERIOD TIMEGRP &quot;ARB_MODE_DCM_133_XLXN_6&quot; TS_Clock         * 2.5 HIGH 50%;" type="child" depth="1" requirement="7.407" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF" fullName="TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF = PERIOD TIMEGRP         &quot;ARB_MODE_DCM_133_XLXI_2_CLK0_BUF&quot; TS_ARB_MODE_DCM_133_XLXN_6 HIGH         50%;" type="child" depth="2" requirement="7.407" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ARB_MODE_XLXN_339" fullName="TS_ARB_MODE_XLXN_339 = PERIOD TIMEGRP &quot;ARB_MODE_XLXN_339&quot;         TS_ARB_MODE_DCM_133_XLXN_6 PHASE 1.852 ns HIGH 50%;" type="child" depth="2" requirement="7.407" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_0" fullName="TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_0 = PERIOD TIMEGRP         &quot;ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_0&quot; TS_ARB_MODE_DCM_133_XLXN_6 HIGH         50%;" type="child" depth="2" requirement="7.407" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ARB_MODE_XLXN_339_0" fullName="TS_ARB_MODE_XLXN_339_0 = PERIOD TIMEGRP &quot;ARB_MODE_XLXN_339_0&quot;         TS_ARB_MODE_DCM_133_XLXN_6 PHASE 1.852 ns HIGH 50%;" type="child" depth="2" requirement="7.407" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_DCM_INTRST_DCM214MHz_CLK2X_BUF_0" fullName="TS_DCM_INTRST_DCM214MHz_CLK2X_BUF_0 = PERIOD TIMEGRP         &quot;DCM_INTRST_DCM214MHz_CLK2X_BUF_0&quot; TS_Clock * 2 HIGH 50%;" type="child" depth="1" requirement="9.259" prefType="period" actual="8.830" actualRollup="N/A" errors="0" errorRollup="0" items="9177" itemsRollup="0"/><twConstRollup name="TS_DCM_INTRST_DCM214MHz_CLKFX_BUF_0" fullName="TS_DCM_INTRST_DCM214MHz_CLKFX_BUF_0 = PERIOD TIMEGRP         &quot;DCM_INTRST_DCM214MHz_CLKFX_BUF_0&quot; TS_Clock * 4 HIGH 50%;" type="child" depth="1" requirement="4.630" prefType="period" actual="4.613" actualRollup="N/A" errors="0" errorRollup="0" items="4234" itemsRollup="0"/><twConstRollup name="TS_ARB_MODE_DCM_133_XLXN_6_0" fullName="TS_ARB_MODE_DCM_133_XLXN_6_0 = PERIOD TIMEGRP &quot;ARB_MODE_DCM_133_XLXN_6_0&quot;         TS_Clock * 2.5 HIGH 50%;" type="child" depth="1" requirement="7.407" prefType="period" actual="N/A" actualRollup="7.654" errors="0" errorRollup="1" items="0" itemsRollup="6765"/><twConstRollup name="TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_1" fullName="TS_ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_1 = PERIOD TIMEGRP         &quot;ARB_MODE_DCM_133_XLXI_2_CLK0_BUF_1&quot; TS_ARB_MODE_DCM_133_XLXN_6_0 HIGH         50%;" type="child" depth="2" requirement="7.407" prefType="period" actual="7.246" actualRollup="N/A" errors="0" errorRollup="0" items="5666" itemsRollup="0"/><twConstRollup name="TS_ARB_MODE_XLXN_339_1" fullName="TS_ARB_MODE_XLXN_339_1 = PERIOD TIMEGRP &quot;ARB_MODE_XLXN_339_1&quot;         TS_ARB_MODE_DCM_133_XLXN_6_0 PHASE 1.852 ns HIGH 50%;" type="child" depth="2" requirement="7.407" prefType="period" actual="7.654" actualRollup="N/A" errors="1" errorRollup="0" items="1099" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="07BC6D40"><twConstRollup name="TS_ARB_EDDS_SIN" fullName="TS_ARB_EDDS_SIN = PERIOD TIMEGRP &quot;ARB_EDDS_SIN&quot; 12.5 MHz HIGH 50%;" type="origin" depth="0" requirement="80.000" prefType="period" actual="3.072" actualRollup="61.616" errors="0" errorRollup="0" items="9" itemsRollup="914"/><twConstRollup name="TS_ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_183_CLKFX_BUF" fullName="TS_ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_183_CLKFX_BUF = PERIOD TIMEGRP         &quot;ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_183_CLKFX_BUF&quot; TS_ARB_EDDS_SIN *         16 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_184_CLKFX_BUF" fullName="TS_ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_184_CLKFX_BUF = PERIOD TIMEGRP         &quot;ARB_MODE_DDR2_16_TO_64_XLXI_182_XLXI_184_CLKFX_BUF&quot; TS_ARB_EDDS_SIN *         4 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="15.404" actualRollup="N/A" errors="0" errorRollup="0" items="914" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt>1</twUnmetConstCnt><twDataSheet twNameLen="15"><twClk2SUList twDestWidth = "12"><twDest>ARB_EDDS_SIN</twDest><twClk2SU><twSrc>ARB_EDDS_SIN</twSrc><twRiseRise>9.072</twRiseRise><twRiseFall>7.702</twRiseFall></twClk2SU><twClk2SU><twSrc>NCS</twSrc><twRiseRise>3.072</twRiseRise></twClk2SU><twClk2SU><twSrc>NWE</twSrc><twRiseRise>3.072</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "13"><twDest>Clock</twDest><twClk2SU><twSrc>Clock</twSrc><twRiseRise>8.830</twRiseRise><twFallRise>5.146</twFallRise><twRiseFall>3.568</twRiseFall><twFallFall>7.246</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS&lt;0&gt;</twSrc><twRiseRise>14.178</twRiseRise><twFallRise>14.116</twFallRise></twClk2SU><twClk2SU><twSrc>DDR2_DQS&lt;1&gt;</twSrc><twRiseRise>14.806</twRiseRise><twFallRise>14.221</twFallRise></twClk2SU><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twRiseRise>14.178</twRiseRise><twFallRise>14.116</twFallRise></twClk2SU><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twRiseRise>14.806</twRiseRise><twFallRise>14.221</twFallRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "13"><twDest>DDR2_DQS&lt;0&gt;</twDest><twClk2SU><twSrc>Clock</twSrc><twRiseRise>8.440</twRiseRise><twRiseFall>6.193</twRiseFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS&lt;0&gt;</twSrc><twRiseRise>2.673</twRiseRise><twFallRise>3.208</twFallRise><twRiseFall>3.093</twRiseFall><twFallFall>4.105</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twRiseRise>2.673</twRiseRise><twFallRise>3.208</twFallRise><twRiseFall>3.093</twRiseFall><twFallFall>4.105</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "13"><twDest>DDR2_DQS&lt;1&gt;</twDest><twClk2SU><twSrc>Clock</twSrc><twRiseRise>8.523</twRiseRise><twRiseFall>6.551</twRiseFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS&lt;1&gt;</twSrc><twRiseRise>3.291</twRiseRise><twFallRise>3.239</twFallRise><twRiseFall>3.135</twRiseFall><twFallFall>3.573</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twRiseRise>3.291</twRiseRise><twFallRise>3.239</twFallRise><twRiseFall>3.135</twRiseFall><twFallFall>3.573</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "13"><twDest>DDR2_DQS_N&lt;0&gt;</twDest><twClk2SU><twSrc>Clock</twSrc><twRiseRise>8.440</twRiseRise><twRiseFall>6.193</twRiseFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS&lt;0&gt;</twSrc><twRiseRise>2.673</twRiseRise><twFallRise>3.208</twFallRise><twRiseFall>3.093</twRiseFall><twFallFall>4.105</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_N&lt;0&gt;</twSrc><twRiseRise>2.673</twRiseRise><twFallRise>3.208</twFallRise><twRiseFall>3.093</twRiseFall><twFallFall>4.105</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "13"><twDest>DDR2_DQS_N&lt;1&gt;</twDest><twClk2SU><twSrc>Clock</twSrc><twRiseRise>8.523</twRiseRise><twRiseFall>6.551</twRiseFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS&lt;1&gt;</twSrc><twRiseRise>3.291</twRiseRise><twFallRise>3.239</twFallRise><twRiseFall>3.135</twRiseFall><twFallFall>3.573</twFallFall></twClk2SU><twClk2SU><twSrc>DDR2_DQS_N&lt;1&gt;</twSrc><twRiseRise>3.291</twRiseRise><twFallRise>3.239</twFallRise><twRiseFall>3.135</twRiseFall><twFallFall>3.573</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "12"><twDest>NCS</twDest><twClk2SU><twSrc>ARB_EDDS_SIN</twSrc><twRiseRise>3.072</twRiseRise></twClk2SU><twClk2SU><twSrc>NCS</twSrc><twRiseRise>3.072</twRiseRise></twClk2SU><twClk2SU><twSrc>NWE</twSrc><twRiseRise>3.072</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "12"><twDest>NWE</twDest><twClk2SU><twSrc>ARB_EDDS_SIN</twSrc><twRiseRise>3.072</twRiseRise></twClk2SU><twClk2SU><twSrc>NCS</twSrc><twRiseRise>3.072</twRiseRise></twClk2SU><twClk2SU><twSrc>NWE</twSrc><twRiseRise>3.072</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum><twErrCnt>1</twErrCnt><twScore>62</twScore><twConstCov><twPathCnt>1156350</twPathCnt><twNetCnt>47</twNetCnt><twConnCnt>16996</twConnCnt></twConstCov><twStats><twMinPer>19.966</twMinPer><twFootnote number="1" /><twMaxFreq>50.085</twMaxFreq><twMaxFromToDel>12.250</twMaxFromToDel><twMaxNetDel>2.459</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Dec 02 20:54:16 2009 </twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 220 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
