 
****************************************
Report : qor
Design : rs_encoder_76_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:23:17 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              37.00
  Critical Path Length:          0.75
  Critical Path Slack:          -0.19
  Critical Path Clk Period:      0.62
  Total Negative Slack:        -13.47
  No. of Violating Paths:       94.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         36
  Hierarchical Port Count:       1212
  Leaf Cell Count:               4214
  Buf/Inv Cell Count:            1139
  Buf Cell Count:                 161
  Inv Cell Count:                 980
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4111
  Sequential Cell Count:          103
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2504.603983
  Noncombinational Area:   120.235203
  Buf/Inv Area:            498.256795
  Total Buffer Area:           132.76
  Total Inverter Area:         368.79
  Macro/Black Box Area:      0.000000
  Net Area:               1728.106285
  -----------------------------------
  Cell Area:              2624.839186
  Design Area:            4352.945471


  Design Rules
  -----------------------------------
  Total Number of Nets:          5246
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.61
  Logic Optimization:                 15.24
  Mapping Optimization:               70.16
  -----------------------------------------
  Overall Compile Time:              111.79
  Overall Compile Wall Clock Time:   113.85

  --------------------------------------------------------------------

  Design  WNS: 0.19  TNS: 13.47  Number of Violating Paths: 94


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
