<HTML>
<BODY>
<H1> CACE 4.0 datasheet </H1>


<HR>

<FONT size=+1><B>sky130_ajc_ip__por</B></FONT>


<HR>

<I> Power-on-reset </I><BR><BR>
<TABLE border="1" frame="box" rules="none" width="40%" cellspacing="0"
	cellpadding="2" bgcolor="#ffffdd">
<TBODY>
<TR>
<TD> PDK:
<TD> sky130A
</TR>
</TBODY>
</TABLE>
<BR>

<TABLE border="1" frame="box" rules="none" width="40%" cellspacing="0"
	cellpadding="2" bgcolor="#ffffdd">
<TBODY>
<TR>
<TD> Designer:
<TD> Robin Matthew Tsang
</TR>
<TR>
<TD> Company:
<TD> Ajacci, Ltd. Co.
</TR>
<TR>
<TD> Created:
<TD> March 22, 2024
</TR>
<TR>
<TD> Last modified:
<TD> April 14, 2024 at 10:54am
</TR>
<TR>
<TD> License:
<TD> Apache 2.0
</TR>
</TBODY>
</TABLE>
<H2> Pin names and descriptions </H2>

<BLOCKQUOTE>
   <CENTER>
      <IMG SRC=sky130_ajc_ip__por_sym.svg WIDTH=30%>
      <BR>
      <I>Project schematic symbol</I>
      <BR>
   </CENTER>
</BLOCKQUOTE>

<TABLE border="1" frame="box" rules="all" width="80%" cellspacing="0"
	cellpadding="2" bgcolor="#eeeeff">
<TBODY>
<TR>
<TD> <I>pin name</I><TD> <I>description</I><TD> <I>type</I><TD> <I>direction</I><TD> <I>Vmin</I><TD> <I>Vmax</I><TD> <I>notes</I></TR>
<TR>
<TD>
</TR>
<TR>
<TD> <B>vbg_1v2</B>
<TD> Bandgap reference 1.20V
<TD> signal
<TD> input
<TD> 1.15
<TD> 1.25
<TD> 
</TR>
<TR>
<TD> <B>otrip2:0</B>
<TD> Digital trip voltage select for brown-out detector
<TD> digital
<TD> input
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>force_pdn</B>
<TD> Force power-down
<TD> digital
<TD> input
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>isrc_sel</B>
<TD> Internal(0)/external(1) bias current select
<TD> digital
<TD> input
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>force_ena_rc_osc</B>
<TD> Force internal rc-oscillator to turn on, test-mode
<TD> digital
<TD> input
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>force_dis_rc_osc</B>
<TD> Force internal rc-oscillator to turn off, test-mode
<TD> digital
<TD> input
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>force_short_oneshot</B>
<TD> Force one-shot timeout period to be very short, test-mode
<TD> digital
<TD> input
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>ibg_200n</B>
<TD> External 200n bandgap reference current
<TD> signal
<TD> input
<TD> avss - 0.3
<TD> avdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>por</B>
<TD> power-on-reset (active high)
<TD> digital
<TD> output
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>porb</B>
<TD> power-on-reset (active low)
<TD> digital
<TD> output
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>porb_h</B>
<TD> power-on-reset (active low 3v3)
<TD> digital
<TD> output
<TD> avss - 0.3
<TD> avdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>itest</B>
<TD> Test current, send to external 1Mohm resistor if desired
<TD> signal
<TD> output
<TD> avss - 0.3
<TD> avdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>dvdd</B>
<TD> Positive digital power supply
<TD> power
<TD> inout
<TD> 1.5
<TD> 2.1
<TD> 
</TR>
<TR>
<TD> <B>dvss</B>
<TD> Digital ground
<TD> ground
<TD> inout
<TD> -0.3
<TD> 0.3
<TD> 
</TR>
<TR>
<TD> <B>avdd</B>
<TD> Positive analog power supply
<TD> power
<TD> inout
<TD> 3.0
<TD> 6.0
<TD> 
</TR>
<TR>
<TD> <B>avss</B>
<TD> Analog ground
<TD> ground
<TD> inout
<TD> -0.3
<TD> 0.3
<TD> 
</TR>
<TR>
<TD> <B>pwup_filt</B>
<TD> Filtered analog comparator output, test-mode
<TD> digital
<TD> output
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>osc_ck</B>
<TD> RC oscillator output
<TD> digital
<TD> output
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>vin</B>
<TD> Analog input to comparator
<TD> signal
<TD> output
<TD> avss - 0.3
<TD> avdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>por_timed_out</B>
<TD> Asserts high when one-shot timer expires after power-on-reset event ~50ms
<TD> digital
<TD> output
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>startup_timed_out</B>
<TD> Asserts high when one-shot timer expires after initial powup-up for supply to stabilize ~1ms
<TD> digital
<TD> output
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
<TR>
<TD> <B>dcomp</B>
<TD> Unfiltered analog comparator output, test-mode
<TD> digital
<TD> output
<TD> dvss - 0.3
<TD> dvdd + 0.3
<TD> 
</TR>
</TBODY>
</TABLE>
<H2> Default conditions </H2>
<TABLE border="1" frame="box" rules="all" width="80%" cellspacing="0"
	cellpadding="2" bgcolor="#ddeeff">
<TBODY>
<TR>
<TD> <I>name</I><TD> <I>description</I><TD> <I>unit</I><TD> <I>minimum</I><TD> <I>typical</I><TD> <I>maximum</I><TD> <I>notes</I></TR>
<TR>
<TD>
</TR>
<TR>
<TD> <B>dvdd</B>
<TD> Digital power supply voltage
<TD> V
<TD> 
<TD> 1.8
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>dvss</B>
<TD> Digital ground
<TD> V
<TD> 
<TD> 0
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>avdd</B>
<TD> Analog power supply voltage
<TD> V
<TD> 
<TD> 3.3
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>avss</B>
<TD> Analog ground
<TD> V
<TD> 
<TD> 0
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>cload</B>
<TD> Output load capatitance
<TD> pF
<TD> 
<TD> 
<TD> 20
<TD> 
</TR>
<TR>
<TD> <B>force_pdn</B>
<TD> Force diable of power-on-reset circuit
<TD> 
<TD> 
<TD> 0
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>isrc_sel</B>
<TD> Internal(0)/external(1) bias current select
<TD> 
<TD> 
<TD> 0
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>force_ena_rc_osc</B>
<TD> Force internal rc-oscillator to turn on, test-mode
<TD> 
<TD> 
<TD> 0
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>force_dis_rc_osc</B>
<TD> Force internal rc-oscillator to turn on, test-mode
<TD> 
<TD> 
<TD> 0
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>force_short_oneshot</B>
<TD> Force one-shot timeout period to be very short, test-mode
<TD> 
<TD> 
<TD> 0
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>otrip[2:0]</B>
<TD> Brown-out trip voltage digital input value
<TD> 
<TD> 
<TD> 100
<TD> 
<TD> 
</TR>
<TR>
<TD> <B>Temp</B>
<TD> Ambient temperature
<TD> °C
<TD> -40
<TD> 27
<TD> 130
<TD> 
</TR>
<TR>
<TD> <B>Corner</B>
<TD> Process corner
<TD> 
<TD> ss
<TD> tt
<TD> ff
<TD> 
</TR>
</TBODY>
</TABLE>
<H2> Electrical parameters </H2>
<TABLE border="1" frame="box" rules="all" width="80%" cellspacing="0"
	cellpadding="2" bgcolor="#ddffff">
<TBODY>
<TR>
<TD> <I>name</I><TD> <I>description</I><TD> <I>unit</I><TD> <I>minimum</I><TD> <I>typical</I><TD> <I>maximum</I><TD> <I>notes</I></TR>
<TR>
<TD>
</TR>
<TR>
<TD> <B>Hysteresis (out)</B>
<TD> Check amount of hysteresis at each trip voltage
<TD> V
<TD> 0.11
<TD> 0.1543
<TD> 0.1977
<TD> 
</TR>
<TR>
<TD> <B>Accuracy (out)</B>
<TD> Check absolute accuracy of trip voltages (avg of pos- and neg-ramp trip voltages)
<TD> V
<TD> -0.00269
<TD> -0.0004783
<TD> 0.00208
<TD> 
</TR>
<TR>
<TD> <B>Startup time (actual)</B>
<TD> Measure time between when avdd crosses trip voltage to when POR reset is active, allows power supply to stabilize
<TD> ms
<TD> 0.5945
<TD> 0.9247
<TD> 1.516
<TD> 
</TR>
<TR>
<TD> <B>Reset active time (est.)</B>
<TD> Estimate reset active time by check rc oscillator period across 10 cycles, then multiplying by 2048.
<TD> ms
<TD> 38.77
<TD> 59.57
<TD> 98.02
<TD> 
</TR>
<TR>
<TD> <B>Idd</B>
<TD> Current draw through analog supply, POR enabled
<TD> µA
<TD> 4.322
<TD> 4.555
<TD> 4.711
<TD> 
</TR>
<TR>
<TD> <B>Standby current</B>
<TD> Current draw through analog supply, POR disabled
<TD> µA
<TD> 0.001176
<TD> 0.001811
<TD> 0.03704
<TD> 
</TR>
</TBODY>
</TABLE>
<BR><I>Note:</I> Values taken from Schematic captured<BR>
</BODY>
</HTML>

<BLOCKQUOTE>
   <CENTER>
      <IMG SRC=../plots/schematic/supply_ramp.png>
      <BR>
      <I>Demo of power-on-reset during a supply ramp and supply glitch with test-mode force_short_oneshot enabled.  Shortens startup to and reset active windows to 4 and 8 osc_ck cycles, from 32 and 2048 osc_ck cycles.</I>
      <BR>
      (Values taken from schematic extraction)
   </CENTER>
</BLOCKQUOTE>

