#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 25 22:16:29 2025
# Process ID: 10828
# Current directory: C:/travail/s4InfoAtelier4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24780 C:\travail\s4InfoAtelier4\s4InfoAtelier4.xpr
# Log file: C:/travail/s4InfoAtelier4/vivado.log
# Journal file: C:/travail/s4InfoAtelier4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/travail/s4InfoAtelier4/s4InfoAtelier4.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/travail/ip_repo/instructionRegister_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/travail/ip_repo/instructionRegister_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/travail/ip_repo/instructionRegister_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/travail/ip_repo/instructionRegister_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/travail/ip_repo/instructionRegister_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.535 ; gain = 0.000
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/imports/simulation/bg_tile_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_tb
Built simulation snapshot bg_tile_buffer_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/xsim.dir/bg_tile_buffer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 25 22:17:28 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1184.145 ; gain = 66.609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1273.629 ; gain = 33.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/imports/simulation/bg_tile_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_tb
Built simulation snapshot bg_tile_buffer_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/xsim.dir/bg_tile_buffer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 25 22:20:42 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1288.078 ; gain = 14.129
save_wave_config {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
set_property xsim.view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg C:/travail/s4InfoAtelier4/datapath_tb_behav.wcfg C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1288.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1297.227 ; gain = 4.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/imports/simulation/bg_tile_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_tb
Built simulation snapshot bg_tile_buffer_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/xsim.dir/bg_tile_buffer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 25 22:31:45 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 13 elements, right array has 12 elements
Time: 0 ps  Iteration: 0  Process: /bg_tile_buffer_tb/UUT/base
  File: C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd

HDL Line: C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd:57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1312.816 ; gain = 15.590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 13 elements, right array has 12 elements
Time: 0 ps  Iteration: 0  Process: /bg_tile_buffer_tb/UUT/base
  File: C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd

HDL Line: C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd:57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1318.367 ; gain = 5.551
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_tb
Built simulation snapshot bg_tile_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1329.023 ; gain = 10.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_tb
Built simulation snapshot bg_tile_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 14 elements, right array has 6 elements
Time: 0 ps  Iteration: 0  Process: /bg_tile_buffer_tb/UUT/base
  File: C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd

HDL Line: C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd:57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1344.617 ; gain = 15.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_tb
Built simulation snapshot bg_tile_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1367.105 ; gain = 22.488
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1376.320 ; gain = 4.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bg_tile_buffer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj bg_tile_buffer_tb_vlog.prj"
"xvhdl --incr --relax -prj bg_tile_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/bg_tile_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bg_tile_buffer_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bg_tile_buffer_tb_behav xil_defaultlib.bg_tile_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_tb
Built simulation snapshot bg_tile_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bg_tile_buffer_tb_behav -key {Behavioral:sim_1:Functional:bg_tile_buffer_tb} -tclbatch {bg_tile_buffer_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
source bg_tile_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bg_tile_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1385.461 ; gain = 8.211
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj datapath_tb_vlog.prj"
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/design/background_buffer_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'background_buffer_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/design/color_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/design/controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/new/testPatternGen2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testPatternGen2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/imports/design/viewport.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'viewport'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.viewport [viewport_default]
Compiling architecture behavioral of entity xil_defaultlib.background_buffer_2 [background_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.bg_tile_buffer_2 [bg_tile_buffer_2_default]
Compiling architecture behavioral of entity xil_defaultlib.color_mux [color_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.testPatternGen2 [testpatterngen2_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/xsim.dir/datapath_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 25 22:48:38 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -view {C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
open_wave_config C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg
WARNING: Simulation object /bg_tile_buffer_tb/i_tile_id was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_tile_x was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_tile_y was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_ch_tile_pixel_color was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_ch_tile_x was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_ch_tile_y was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_ch_tile_id was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_ch_en was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_reset was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/i_clk was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/o_color_code was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/PERIOD was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/COMMAND_PERIOD was not found in the design.
WARNING: Simulation object /bg_tile_buffer_tb/UUT/s_tiles was not found in the design.
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.426 ; gain = 0.000
set_property is_enabled false [get_files  C:/travail/s4InfoAtelier4/bg_tile_buffer_tb_behav.wcfg]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_atelier4_smartconnect_0_1.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/sc_xtlm_bd_0837_smartconnect_0_0.mem'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim/bd_0837_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L smartconnect_v1_0 -L xilinx_vip -prj datapath_tb_vlog.prj"
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
"xelab -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -protoinst "protoinst_files/atelier4.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/atelier4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/atelier4.protoinst for the following reason(s):
There are no instances of module "atelier4" in the design.

Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.988 ; gain = 25.562
update_module_reference atelier4_testPatternGen2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/travail/ip_repo/instructionRegister_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/travail/ip_repo/instructionRegister_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/travail/ip_repo/instructionRegister_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
Reading block design file <C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>...
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- grams:gramslib:pixelDataToVideoStream:1.0 - pixelDataToVideoStre_0
Adding component instance block -- grams:gramslib:mycolorRegister:1.0 - mycolorRegister_0
Adding component instance block -- xilinx.com:module_ref:testPatternGen2:1.0 - testPatternGen2_0
Successfully read diagram <atelier4> from block design file <C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>
Upgrading 'C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd'
INFO: [IP_Flow 19-1972] Upgraded atelier4_testPatternGen2_0_0 from testPatternGen2_v1_0 1.0 to testPatternGen2_v1_0 1.0
Wrote  : <C:\travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
Wrote  : <C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ui/bd_3fe9f658.ui> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1740.547 ; gain = 251.109
update_module_reference: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1740.547 ; gain = 251.109
generate_target all [get_files  C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\travail\s4InfoAtelier4\s4InfoAtelier4.srcs\sources_1\bd\atelier4\atelier4.bd> 
VHDL Output written to : c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/synth/atelier4_smartconnect_0_0.hwdef
Exporting to file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1.hwh
Generated Block Design Tcl file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_1_bd.tcl
Generated Hardware Definition File c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/synth/atelier4_smartconnect_0_1.hwdef
Exporting to file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
Exporting to file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
Exporting to file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File c:/travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2106.336 ; gain = 343.770
export_ip_user_files -of_objects [get_files C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd] -directory C:/travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/sim_scripts -ip_user_files_dir C:/travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files -ipstatic_source_dir C:/travail/s4InfoAtelier4/s4InfoAtelier4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/travail/s4InfoAtelier4/s4InfoAtelier4.cache/compile_simlib/modelsim} {questa=C:/travail/s4InfoAtelier4/s4InfoAtelier4.cache/compile_simlib/questa} {riviera=C:/travail/s4InfoAtelier4/s4InfoAtelier4.cache/compile_simlib/riviera} {activehdl=C:/travail/s4InfoAtelier4/s4InfoAtelier4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Mar 25 22:52:27 2025] Launched synth_1...
Run output will be captured here: C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Tue Mar 25 22:52:27 2025] Launched impl_1...
Run output will be captured here: C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 23:09:42 2025...
