// Seed: 3234363505
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3
);
  logic id_4 = id_4;
  logic id_5;
  assign id_5 = 1'd0;
  assign id_4 = 1'd0;
endmodule
`timescale 1ps / 1ps
`define pp_4 0
