#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x15c04a510 .scope module, "ifofexmawb" "ifofexmawb" 2 8;
 .timescale 0 0;
v0x15c07d1c0_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, L_0x15c07fbb0;  1 drivers
v0x15c07d280_0 .net "Branch_Update_with_isBranch", 8 0, L_0x15c07fea0;  1 drivers
v0x15c07d330_0 .var "Branching", 8 0;
v0x15c07d400_0 .var "ExMa", 78 0;
v0x15c07d4b0_0 .net "IF_output", 23 0, L_0x15c07e2a0;  1 drivers
v0x15c07d580_0 .var "IfOf", 23 0;
v0x15c07d630_0 .var "MaRw", 68 0;
v0x15c07d6e0_0 .net "OF_output", 156 0, L_0x15c07f0c0;  1 drivers
v0x15c07d790_0 .var "OfEx", 156 0;
v0x15c07d8c0_0 .var "clk", 0 0;
v0x15c07d950_0 .var "control_stall", 0 0;
v0x15c07d9e0_0 .var "data_stall", 0 0;
v0x15c07da70_0 .var "opcode", 3 0;
v0x15c07db00_0 .var "prev_IfOf", 23 0;
v0x15c07db90_0 .net "reg_address_and_Value_with_is_write", 68 0, L_0x15c0808f0;  1 drivers
v0x15c07dc50 .array "registers", 0 15, 63 0;
v0x15c07de60_0 .var "stalling_control_signal", 1 0;
E_0x15c0622b0 .event negedge, v0x15c0751c0_0;
E_0x15c061fb0 .event edge, v0x15c079b80_0;
E_0x15c069e90 .event edge, v0x15c076d30_0;
S_0x15c04a1d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 232, 2 232 0, S_0x15c04a510;
 .timescale 0 0;
v0x15c069610_0 .var/i "i", 31 0;
S_0x15c074190 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 234, 2 234 0, S_0x15c04a510;
 .timescale 0 0;
v0x15c074360_0 .var/i "i", 31 0;
S_0x15c074410 .scope module, "al" "alu" 2 77, 3 1 0, S_0x15c04a510;
 .timescale 0 0;
    .port_info 0 /INPUT 157 "OF_output";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 79 "Address_Value_RegAddress_isLoad_isMemWrite_isWrite";
    .port_info 3 /OUTPUT 9 "BranchPC_with_isBranch";
v0x15c0746b0_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, L_0x15c07fbb0;  alias, 1 drivers
v0x15c074770_0 .net "BranchPC_with_isBranch", 8 0, L_0x15c07fea0;  alias, 1 drivers
v0x15c074820_0 .net "OF_output", 156 0, v0x15c07d790_0;  1 drivers
v0x15c0748e0_0 .net "PC", 7 0, L_0x15c07f4f0;  1 drivers
v0x15c074990_0 .var "XOR", 63 0;
v0x15c074a80_0 .net *"_ivl_15", 7 0, v0x15c075060_0;  1 drivers
v0x15c074b30_0 .net *"_ivl_19", 63 0, v0x15c075c90_0;  1 drivers
v0x15c074be0_0 .net *"_ivl_23", 2 0, L_0x15c07fad0;  1 drivers
v0x15c074c90_0 .net *"_ivl_28", 3 0, v0x15c075b30_0;  1 drivers
v0x15c074da0_0 .net *"_ivl_32", 7 0, v0x15c075110_0;  1 drivers
v0x15c074e50_0 .net *"_ivl_37", 0 0, v0x15c075680_0;  1 drivers
v0x15c074f00_0 .var "add", 63 0;
v0x15c074fb0_0 .net "address_in", 7 0, L_0x15c07f830;  1 drivers
v0x15c075060_0 .var "address_out", 7 0;
v0x15c075110_0 .var "branch_pc", 7 0;
v0x15c0751c0_0 .net "clk", 0 0, v0x15c07d8c0_0;  1 drivers
v0x15c075260_0 .var "cmp", 63 0;
v0x15c0753f0_0 .var "control_signals_in", 7 0;
v0x15c075480_0 .var "control_signals_out", 7 0;
v0x15c075530_0 .net "flag", 0 0, L_0x15c07f790;  1 drivers
v0x15c0755d0_0 .var "inc", 63 0;
v0x15c075680_0 .var "is_branch_taken", 0 0;
v0x15c075720_0 .var "ismemwrite", 0 0;
v0x15c0757c0_0 .var "mul", 63 0;
v0x15c075870_0 .net "op1", 63 0, L_0x15c07f5d0;  1 drivers
v0x15c075920_0 .net "op2", 63 0, L_0x15c07f670;  1 drivers
v0x15c0759d0_0 .var "opcode", 2 0;
v0x15c075a80_0 .net "reg_to_be_written_in", 3 0, L_0x15c07f8d0;  1 drivers
v0x15c075b30_0 .var "reg_to_be_written_out", 3 0;
v0x15c075be0_0 .var "temp", 8 0;
v0x15c075c90_0 .var "value_to_be_written", 63 0;
E_0x15c074670 .event posedge, v0x15c0751c0_0;
L_0x15c07f4f0 .part v0x15c07d790_0, 8, 8;
L_0x15c07f5d0 .part v0x15c07d790_0, 16, 64;
L_0x15c07f670 .part v0x15c07d790_0, 80, 64;
L_0x15c07f790 .part v0x15c07d790_0, 144, 1;
L_0x15c07f830 .part v0x15c07d790_0, 145, 8;
L_0x15c07f8d0 .part v0x15c07d790_0, 153, 4;
L_0x15c07fad0 .part v0x15c0753f0_0, 4, 3;
L_0x15c07fbb0 .concat8 [ 8 64 3 4], v0x15c075060_0, v0x15c075c90_0, L_0x15c07fad0, v0x15c075b30_0;
L_0x15c07fea0 .concat8 [ 8 1 0 0], v0x15c075110_0, v0x15c075680_0;
S_0x15c075da0 .scope module, "inf" "instruction_fetch" 2 51, 4 8 0, S_0x15c04a510;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "Branch_Update_with_isBranch";
    .port_info 1 /INPUT 1 "data_stall";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 24 "IF_output";
L_0x15c07e230 .functor BUFZ 8, v0x15c076ec0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x15c07e3e0 .functor BUFZ 16, v0x15c076a00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x15c076b20_0 .net "Address_Bus", 7 0, v0x15c076ec0_0;  1 drivers
v0x15c076bd0_0 .net "Branch_Update_with_isBranch", 8 0, v0x15c07d330_0;  1 drivers
v0x15c076c60_0 .net "Data_Bus", 15 0, v0x15c076a00_0;  1 drivers
v0x15c076d30_0 .net "IF_output", 23 0, L_0x15c07e2a0;  alias, 1 drivers
v0x15c076dd0_0 .var "Plus_4", 7 0;
v0x15c076ec0_0 .var "Program_Counter", 7 0;
v0x15c076f70_0 .net *"_ivl_12", 15 0, L_0x15c07e3e0;  1 drivers
v0x15c077020_0 .net *"_ivl_7", 7 0, L_0x15c07e230;  1 drivers
v0x15c0770d0_0 .net "clk", 0 0, v0x15c07d8c0_0;  alias, 1 drivers
v0x15c0771e0_0 .net "data_stall", 0 0, v0x15c07d9e0_0;  1 drivers
v0x15c077270_0 .net "is_Branch", 0 0, L_0x15c07e010;  1 drivers
E_0x15c074d70 .event negedge, v0x15c0771e0_0;
L_0x15c07e010 .part v0x15c07d330_0, 8, 1;
L_0x15c07e2a0 .concat8 [ 8 16 0 0], L_0x15c07e230, L_0x15c07e3e0;
S_0x15c075f90 .scope module, "IM" "instruction_memory" 4 47, 5 9 0, S_0x15c075da0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
v0x15c076720_0 .var "character", 7 0;
v0x15c0767e0_0 .var/i "fd", 31 0;
v0x15c076890_0 .net "instruction", 15 0, v0x15c076a00_0;  alias, 1 drivers
v0x15c076950_0 .net "pc", 7 0, v0x15c076ec0_0;  alias, 1 drivers
v0x15c076a00_0 .var "temp", 15 0;
E_0x15c0761a0 .event edge, v0x15c076950_0, v0x15c0767e0_0, v0x15c076720_0;
S_0x15c076200 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 21, 5 21 0, S_0x15c075f90;
 .timescale 0 0;
v0x15c076660_0 .var/i "i", 31 0;
S_0x15c0763d0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 22, 5 22 0, S_0x15c076200;
 .timescale 0 0;
v0x15c0765a0_0 .var/i "j", 31 0;
S_0x15c077340 .scope module, "ma" "memory_access" 2 92, 6 11 0, S_0x15c04a510;
 .timescale 0 0;
    .port_info 0 /INPUT 79 "Address_Value_RegAddress_isLoad_isMemWrite_isWrite";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 69 "write";
v0x15c0791c0_0 .net "Address", 7 0, L_0x15c0800d0;  1 drivers
v0x15c079250_0 .net "Address_Value_RegAddress_isLoad_isMemWrite_isWrite", 78 0, v0x15c07d400_0;  1 drivers
v0x15c0792e0_0 .net "DMoutput", 63 0, L_0x15c080720;  1 drivers
v0x15c0793b0_0 .var "Reg_to_be_written", 3 0;
v0x15c079440_0 .var "Temp_reg_for_wb_value", 63 0;
v0x15c079530_0 .net "Value", 63 0, L_0x15c0801f0;  1 drivers
v0x15c0795d0_0 .net *"_ivl_13", 63 0, v0x15c079440_0;  1 drivers
v0x15c079670_0 .net *"_ivl_17", 3 0, v0x15c0793b0_0;  1 drivers
v0x15c079720_0 .net *"_ivl_22", 0 0, v0x15c079ad0_0;  1 drivers
v0x15c079850_0 .net "clk", 0 0, v0x15c07d8c0_0;  alias, 1 drivers
v0x15c0798e0_0 .net "isLoad", 0 0, L_0x15c0802d0;  1 drivers
v0x15c079990_0 .net "isMemWrite", 0 0, L_0x15c0803f0;  1 drivers
v0x15c079a30_0 .net "isWrite", 0 0, L_0x15c080490;  1 drivers
v0x15c079ad0_0 .var "isWritetemp", 0 0;
v0x15c079b80_0 .net "write", 68 0, L_0x15c0808f0;  alias, 1 drivers
L_0x15c0800d0 .part v0x15c07d400_0, 0, 8;
L_0x15c0801f0 .part v0x15c07d400_0, 8, 64;
L_0x15c0802d0 .part v0x15c07d400_0, 72, 1;
L_0x15c0803f0 .part v0x15c07d400_0, 73, 1;
L_0x15c080490 .part v0x15c07d400_0, 74, 1;
L_0x15c0808f0 .concat8 [ 64 4 1 0], v0x15c079440_0, v0x15c0793b0_0, v0x15c079ad0_0;
S_0x15c077590 .scope module, "DM" "data_memory" 6 36, 7 9 0, S_0x15c077340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ismemwrite";
    .port_info 1 /INPUT 8 "memaddress";
    .port_info 2 /INPUT 64 "inputdata";
    .port_info 3 /OUTPUT 64 "outputdata";
L_0x15c080720 .functor BUFZ 64, L_0x15c080560, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x15c077a90_0 .net *"_ivl_0", 63 0, L_0x15c080560;  1 drivers
v0x15c077b50_0 .net *"_ivl_2", 9 0, L_0x15c080600;  1 drivers
L_0x150040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15c077c00_0 .net *"_ivl_5", 1 0, L_0x150040010;  1 drivers
v0x15c077cc0_0 .var/i "fd", 31 0;
v0x15c077d70_0 .net "inputdata", 63 0, L_0x15c0801f0;  alias, 1 drivers
v0x15c077e60_0 .net "ismemwrite", 0 0, L_0x15c0803f0;  alias, 1 drivers
v0x15c077f00_0 .net "memaddress", 7 0, L_0x15c0800d0;  alias, 1 drivers
v0x15c077fb0_0 .net "outputdata", 63 0, L_0x15c080720;  alias, 1 drivers
v0x15c078060 .array "temp", 255 0, 63 0;
E_0x15c0777d0/0 .event edge, v0x15c077e60_0, v0x15c077d70_0, v0x15c077f00_0, v0x15c077cc0_0;
v0x15c078060_0 .array/port v0x15c078060, 0;
v0x15c078060_1 .array/port v0x15c078060, 1;
v0x15c078060_2 .array/port v0x15c078060, 2;
v0x15c078060_3 .array/port v0x15c078060, 3;
E_0x15c0777d0/1 .event edge, v0x15c078060_0, v0x15c078060_1, v0x15c078060_2, v0x15c078060_3;
v0x15c078060_4 .array/port v0x15c078060, 4;
v0x15c078060_5 .array/port v0x15c078060, 5;
v0x15c078060_6 .array/port v0x15c078060, 6;
v0x15c078060_7 .array/port v0x15c078060, 7;
E_0x15c0777d0/2 .event edge, v0x15c078060_4, v0x15c078060_5, v0x15c078060_6, v0x15c078060_7;
v0x15c078060_8 .array/port v0x15c078060, 8;
v0x15c078060_9 .array/port v0x15c078060, 9;
v0x15c078060_10 .array/port v0x15c078060, 10;
v0x15c078060_11 .array/port v0x15c078060, 11;
E_0x15c0777d0/3 .event edge, v0x15c078060_8, v0x15c078060_9, v0x15c078060_10, v0x15c078060_11;
v0x15c078060_12 .array/port v0x15c078060, 12;
v0x15c078060_13 .array/port v0x15c078060, 13;
v0x15c078060_14 .array/port v0x15c078060, 14;
v0x15c078060_15 .array/port v0x15c078060, 15;
E_0x15c0777d0/4 .event edge, v0x15c078060_12, v0x15c078060_13, v0x15c078060_14, v0x15c078060_15;
v0x15c078060_16 .array/port v0x15c078060, 16;
v0x15c078060_17 .array/port v0x15c078060, 17;
v0x15c078060_18 .array/port v0x15c078060, 18;
v0x15c078060_19 .array/port v0x15c078060, 19;
E_0x15c0777d0/5 .event edge, v0x15c078060_16, v0x15c078060_17, v0x15c078060_18, v0x15c078060_19;
v0x15c078060_20 .array/port v0x15c078060, 20;
v0x15c078060_21 .array/port v0x15c078060, 21;
v0x15c078060_22 .array/port v0x15c078060, 22;
v0x15c078060_23 .array/port v0x15c078060, 23;
E_0x15c0777d0/6 .event edge, v0x15c078060_20, v0x15c078060_21, v0x15c078060_22, v0x15c078060_23;
v0x15c078060_24 .array/port v0x15c078060, 24;
v0x15c078060_25 .array/port v0x15c078060, 25;
v0x15c078060_26 .array/port v0x15c078060, 26;
v0x15c078060_27 .array/port v0x15c078060, 27;
E_0x15c0777d0/7 .event edge, v0x15c078060_24, v0x15c078060_25, v0x15c078060_26, v0x15c078060_27;
v0x15c078060_28 .array/port v0x15c078060, 28;
v0x15c078060_29 .array/port v0x15c078060, 29;
v0x15c078060_30 .array/port v0x15c078060, 30;
v0x15c078060_31 .array/port v0x15c078060, 31;
E_0x15c0777d0/8 .event edge, v0x15c078060_28, v0x15c078060_29, v0x15c078060_30, v0x15c078060_31;
v0x15c078060_32 .array/port v0x15c078060, 32;
v0x15c078060_33 .array/port v0x15c078060, 33;
v0x15c078060_34 .array/port v0x15c078060, 34;
v0x15c078060_35 .array/port v0x15c078060, 35;
E_0x15c0777d0/9 .event edge, v0x15c078060_32, v0x15c078060_33, v0x15c078060_34, v0x15c078060_35;
v0x15c078060_36 .array/port v0x15c078060, 36;
v0x15c078060_37 .array/port v0x15c078060, 37;
v0x15c078060_38 .array/port v0x15c078060, 38;
v0x15c078060_39 .array/port v0x15c078060, 39;
E_0x15c0777d0/10 .event edge, v0x15c078060_36, v0x15c078060_37, v0x15c078060_38, v0x15c078060_39;
v0x15c078060_40 .array/port v0x15c078060, 40;
v0x15c078060_41 .array/port v0x15c078060, 41;
v0x15c078060_42 .array/port v0x15c078060, 42;
v0x15c078060_43 .array/port v0x15c078060, 43;
E_0x15c0777d0/11 .event edge, v0x15c078060_40, v0x15c078060_41, v0x15c078060_42, v0x15c078060_43;
v0x15c078060_44 .array/port v0x15c078060, 44;
v0x15c078060_45 .array/port v0x15c078060, 45;
v0x15c078060_46 .array/port v0x15c078060, 46;
v0x15c078060_47 .array/port v0x15c078060, 47;
E_0x15c0777d0/12 .event edge, v0x15c078060_44, v0x15c078060_45, v0x15c078060_46, v0x15c078060_47;
v0x15c078060_48 .array/port v0x15c078060, 48;
v0x15c078060_49 .array/port v0x15c078060, 49;
v0x15c078060_50 .array/port v0x15c078060, 50;
v0x15c078060_51 .array/port v0x15c078060, 51;
E_0x15c0777d0/13 .event edge, v0x15c078060_48, v0x15c078060_49, v0x15c078060_50, v0x15c078060_51;
v0x15c078060_52 .array/port v0x15c078060, 52;
v0x15c078060_53 .array/port v0x15c078060, 53;
v0x15c078060_54 .array/port v0x15c078060, 54;
v0x15c078060_55 .array/port v0x15c078060, 55;
E_0x15c0777d0/14 .event edge, v0x15c078060_52, v0x15c078060_53, v0x15c078060_54, v0x15c078060_55;
v0x15c078060_56 .array/port v0x15c078060, 56;
v0x15c078060_57 .array/port v0x15c078060, 57;
v0x15c078060_58 .array/port v0x15c078060, 58;
v0x15c078060_59 .array/port v0x15c078060, 59;
E_0x15c0777d0/15 .event edge, v0x15c078060_56, v0x15c078060_57, v0x15c078060_58, v0x15c078060_59;
v0x15c078060_60 .array/port v0x15c078060, 60;
v0x15c078060_61 .array/port v0x15c078060, 61;
v0x15c078060_62 .array/port v0x15c078060, 62;
v0x15c078060_63 .array/port v0x15c078060, 63;
E_0x15c0777d0/16 .event edge, v0x15c078060_60, v0x15c078060_61, v0x15c078060_62, v0x15c078060_63;
v0x15c078060_64 .array/port v0x15c078060, 64;
v0x15c078060_65 .array/port v0x15c078060, 65;
v0x15c078060_66 .array/port v0x15c078060, 66;
v0x15c078060_67 .array/port v0x15c078060, 67;
E_0x15c0777d0/17 .event edge, v0x15c078060_64, v0x15c078060_65, v0x15c078060_66, v0x15c078060_67;
v0x15c078060_68 .array/port v0x15c078060, 68;
v0x15c078060_69 .array/port v0x15c078060, 69;
v0x15c078060_70 .array/port v0x15c078060, 70;
v0x15c078060_71 .array/port v0x15c078060, 71;
E_0x15c0777d0/18 .event edge, v0x15c078060_68, v0x15c078060_69, v0x15c078060_70, v0x15c078060_71;
v0x15c078060_72 .array/port v0x15c078060, 72;
v0x15c078060_73 .array/port v0x15c078060, 73;
v0x15c078060_74 .array/port v0x15c078060, 74;
v0x15c078060_75 .array/port v0x15c078060, 75;
E_0x15c0777d0/19 .event edge, v0x15c078060_72, v0x15c078060_73, v0x15c078060_74, v0x15c078060_75;
v0x15c078060_76 .array/port v0x15c078060, 76;
v0x15c078060_77 .array/port v0x15c078060, 77;
v0x15c078060_78 .array/port v0x15c078060, 78;
v0x15c078060_79 .array/port v0x15c078060, 79;
E_0x15c0777d0/20 .event edge, v0x15c078060_76, v0x15c078060_77, v0x15c078060_78, v0x15c078060_79;
v0x15c078060_80 .array/port v0x15c078060, 80;
v0x15c078060_81 .array/port v0x15c078060, 81;
v0x15c078060_82 .array/port v0x15c078060, 82;
v0x15c078060_83 .array/port v0x15c078060, 83;
E_0x15c0777d0/21 .event edge, v0x15c078060_80, v0x15c078060_81, v0x15c078060_82, v0x15c078060_83;
v0x15c078060_84 .array/port v0x15c078060, 84;
v0x15c078060_85 .array/port v0x15c078060, 85;
v0x15c078060_86 .array/port v0x15c078060, 86;
v0x15c078060_87 .array/port v0x15c078060, 87;
E_0x15c0777d0/22 .event edge, v0x15c078060_84, v0x15c078060_85, v0x15c078060_86, v0x15c078060_87;
v0x15c078060_88 .array/port v0x15c078060, 88;
v0x15c078060_89 .array/port v0x15c078060, 89;
v0x15c078060_90 .array/port v0x15c078060, 90;
v0x15c078060_91 .array/port v0x15c078060, 91;
E_0x15c0777d0/23 .event edge, v0x15c078060_88, v0x15c078060_89, v0x15c078060_90, v0x15c078060_91;
v0x15c078060_92 .array/port v0x15c078060, 92;
v0x15c078060_93 .array/port v0x15c078060, 93;
v0x15c078060_94 .array/port v0x15c078060, 94;
v0x15c078060_95 .array/port v0x15c078060, 95;
E_0x15c0777d0/24 .event edge, v0x15c078060_92, v0x15c078060_93, v0x15c078060_94, v0x15c078060_95;
v0x15c078060_96 .array/port v0x15c078060, 96;
v0x15c078060_97 .array/port v0x15c078060, 97;
v0x15c078060_98 .array/port v0x15c078060, 98;
v0x15c078060_99 .array/port v0x15c078060, 99;
E_0x15c0777d0/25 .event edge, v0x15c078060_96, v0x15c078060_97, v0x15c078060_98, v0x15c078060_99;
v0x15c078060_100 .array/port v0x15c078060, 100;
v0x15c078060_101 .array/port v0x15c078060, 101;
v0x15c078060_102 .array/port v0x15c078060, 102;
v0x15c078060_103 .array/port v0x15c078060, 103;
E_0x15c0777d0/26 .event edge, v0x15c078060_100, v0x15c078060_101, v0x15c078060_102, v0x15c078060_103;
v0x15c078060_104 .array/port v0x15c078060, 104;
v0x15c078060_105 .array/port v0x15c078060, 105;
v0x15c078060_106 .array/port v0x15c078060, 106;
v0x15c078060_107 .array/port v0x15c078060, 107;
E_0x15c0777d0/27 .event edge, v0x15c078060_104, v0x15c078060_105, v0x15c078060_106, v0x15c078060_107;
v0x15c078060_108 .array/port v0x15c078060, 108;
v0x15c078060_109 .array/port v0x15c078060, 109;
v0x15c078060_110 .array/port v0x15c078060, 110;
v0x15c078060_111 .array/port v0x15c078060, 111;
E_0x15c0777d0/28 .event edge, v0x15c078060_108, v0x15c078060_109, v0x15c078060_110, v0x15c078060_111;
v0x15c078060_112 .array/port v0x15c078060, 112;
v0x15c078060_113 .array/port v0x15c078060, 113;
v0x15c078060_114 .array/port v0x15c078060, 114;
v0x15c078060_115 .array/port v0x15c078060, 115;
E_0x15c0777d0/29 .event edge, v0x15c078060_112, v0x15c078060_113, v0x15c078060_114, v0x15c078060_115;
v0x15c078060_116 .array/port v0x15c078060, 116;
v0x15c078060_117 .array/port v0x15c078060, 117;
v0x15c078060_118 .array/port v0x15c078060, 118;
v0x15c078060_119 .array/port v0x15c078060, 119;
E_0x15c0777d0/30 .event edge, v0x15c078060_116, v0x15c078060_117, v0x15c078060_118, v0x15c078060_119;
v0x15c078060_120 .array/port v0x15c078060, 120;
v0x15c078060_121 .array/port v0x15c078060, 121;
v0x15c078060_122 .array/port v0x15c078060, 122;
v0x15c078060_123 .array/port v0x15c078060, 123;
E_0x15c0777d0/31 .event edge, v0x15c078060_120, v0x15c078060_121, v0x15c078060_122, v0x15c078060_123;
v0x15c078060_124 .array/port v0x15c078060, 124;
v0x15c078060_125 .array/port v0x15c078060, 125;
v0x15c078060_126 .array/port v0x15c078060, 126;
v0x15c078060_127 .array/port v0x15c078060, 127;
E_0x15c0777d0/32 .event edge, v0x15c078060_124, v0x15c078060_125, v0x15c078060_126, v0x15c078060_127;
v0x15c078060_128 .array/port v0x15c078060, 128;
v0x15c078060_129 .array/port v0x15c078060, 129;
v0x15c078060_130 .array/port v0x15c078060, 130;
v0x15c078060_131 .array/port v0x15c078060, 131;
E_0x15c0777d0/33 .event edge, v0x15c078060_128, v0x15c078060_129, v0x15c078060_130, v0x15c078060_131;
v0x15c078060_132 .array/port v0x15c078060, 132;
v0x15c078060_133 .array/port v0x15c078060, 133;
v0x15c078060_134 .array/port v0x15c078060, 134;
v0x15c078060_135 .array/port v0x15c078060, 135;
E_0x15c0777d0/34 .event edge, v0x15c078060_132, v0x15c078060_133, v0x15c078060_134, v0x15c078060_135;
v0x15c078060_136 .array/port v0x15c078060, 136;
v0x15c078060_137 .array/port v0x15c078060, 137;
v0x15c078060_138 .array/port v0x15c078060, 138;
v0x15c078060_139 .array/port v0x15c078060, 139;
E_0x15c0777d0/35 .event edge, v0x15c078060_136, v0x15c078060_137, v0x15c078060_138, v0x15c078060_139;
v0x15c078060_140 .array/port v0x15c078060, 140;
v0x15c078060_141 .array/port v0x15c078060, 141;
v0x15c078060_142 .array/port v0x15c078060, 142;
v0x15c078060_143 .array/port v0x15c078060, 143;
E_0x15c0777d0/36 .event edge, v0x15c078060_140, v0x15c078060_141, v0x15c078060_142, v0x15c078060_143;
v0x15c078060_144 .array/port v0x15c078060, 144;
v0x15c078060_145 .array/port v0x15c078060, 145;
v0x15c078060_146 .array/port v0x15c078060, 146;
v0x15c078060_147 .array/port v0x15c078060, 147;
E_0x15c0777d0/37 .event edge, v0x15c078060_144, v0x15c078060_145, v0x15c078060_146, v0x15c078060_147;
v0x15c078060_148 .array/port v0x15c078060, 148;
v0x15c078060_149 .array/port v0x15c078060, 149;
v0x15c078060_150 .array/port v0x15c078060, 150;
v0x15c078060_151 .array/port v0x15c078060, 151;
E_0x15c0777d0/38 .event edge, v0x15c078060_148, v0x15c078060_149, v0x15c078060_150, v0x15c078060_151;
v0x15c078060_152 .array/port v0x15c078060, 152;
v0x15c078060_153 .array/port v0x15c078060, 153;
v0x15c078060_154 .array/port v0x15c078060, 154;
v0x15c078060_155 .array/port v0x15c078060, 155;
E_0x15c0777d0/39 .event edge, v0x15c078060_152, v0x15c078060_153, v0x15c078060_154, v0x15c078060_155;
v0x15c078060_156 .array/port v0x15c078060, 156;
v0x15c078060_157 .array/port v0x15c078060, 157;
v0x15c078060_158 .array/port v0x15c078060, 158;
v0x15c078060_159 .array/port v0x15c078060, 159;
E_0x15c0777d0/40 .event edge, v0x15c078060_156, v0x15c078060_157, v0x15c078060_158, v0x15c078060_159;
v0x15c078060_160 .array/port v0x15c078060, 160;
v0x15c078060_161 .array/port v0x15c078060, 161;
v0x15c078060_162 .array/port v0x15c078060, 162;
v0x15c078060_163 .array/port v0x15c078060, 163;
E_0x15c0777d0/41 .event edge, v0x15c078060_160, v0x15c078060_161, v0x15c078060_162, v0x15c078060_163;
v0x15c078060_164 .array/port v0x15c078060, 164;
v0x15c078060_165 .array/port v0x15c078060, 165;
v0x15c078060_166 .array/port v0x15c078060, 166;
v0x15c078060_167 .array/port v0x15c078060, 167;
E_0x15c0777d0/42 .event edge, v0x15c078060_164, v0x15c078060_165, v0x15c078060_166, v0x15c078060_167;
v0x15c078060_168 .array/port v0x15c078060, 168;
v0x15c078060_169 .array/port v0x15c078060, 169;
v0x15c078060_170 .array/port v0x15c078060, 170;
v0x15c078060_171 .array/port v0x15c078060, 171;
E_0x15c0777d0/43 .event edge, v0x15c078060_168, v0x15c078060_169, v0x15c078060_170, v0x15c078060_171;
v0x15c078060_172 .array/port v0x15c078060, 172;
v0x15c078060_173 .array/port v0x15c078060, 173;
v0x15c078060_174 .array/port v0x15c078060, 174;
v0x15c078060_175 .array/port v0x15c078060, 175;
E_0x15c0777d0/44 .event edge, v0x15c078060_172, v0x15c078060_173, v0x15c078060_174, v0x15c078060_175;
v0x15c078060_176 .array/port v0x15c078060, 176;
v0x15c078060_177 .array/port v0x15c078060, 177;
v0x15c078060_178 .array/port v0x15c078060, 178;
v0x15c078060_179 .array/port v0x15c078060, 179;
E_0x15c0777d0/45 .event edge, v0x15c078060_176, v0x15c078060_177, v0x15c078060_178, v0x15c078060_179;
v0x15c078060_180 .array/port v0x15c078060, 180;
v0x15c078060_181 .array/port v0x15c078060, 181;
v0x15c078060_182 .array/port v0x15c078060, 182;
v0x15c078060_183 .array/port v0x15c078060, 183;
E_0x15c0777d0/46 .event edge, v0x15c078060_180, v0x15c078060_181, v0x15c078060_182, v0x15c078060_183;
v0x15c078060_184 .array/port v0x15c078060, 184;
v0x15c078060_185 .array/port v0x15c078060, 185;
v0x15c078060_186 .array/port v0x15c078060, 186;
v0x15c078060_187 .array/port v0x15c078060, 187;
E_0x15c0777d0/47 .event edge, v0x15c078060_184, v0x15c078060_185, v0x15c078060_186, v0x15c078060_187;
v0x15c078060_188 .array/port v0x15c078060, 188;
v0x15c078060_189 .array/port v0x15c078060, 189;
v0x15c078060_190 .array/port v0x15c078060, 190;
v0x15c078060_191 .array/port v0x15c078060, 191;
E_0x15c0777d0/48 .event edge, v0x15c078060_188, v0x15c078060_189, v0x15c078060_190, v0x15c078060_191;
v0x15c078060_192 .array/port v0x15c078060, 192;
v0x15c078060_193 .array/port v0x15c078060, 193;
v0x15c078060_194 .array/port v0x15c078060, 194;
v0x15c078060_195 .array/port v0x15c078060, 195;
E_0x15c0777d0/49 .event edge, v0x15c078060_192, v0x15c078060_193, v0x15c078060_194, v0x15c078060_195;
v0x15c078060_196 .array/port v0x15c078060, 196;
v0x15c078060_197 .array/port v0x15c078060, 197;
v0x15c078060_198 .array/port v0x15c078060, 198;
v0x15c078060_199 .array/port v0x15c078060, 199;
E_0x15c0777d0/50 .event edge, v0x15c078060_196, v0x15c078060_197, v0x15c078060_198, v0x15c078060_199;
v0x15c078060_200 .array/port v0x15c078060, 200;
v0x15c078060_201 .array/port v0x15c078060, 201;
v0x15c078060_202 .array/port v0x15c078060, 202;
v0x15c078060_203 .array/port v0x15c078060, 203;
E_0x15c0777d0/51 .event edge, v0x15c078060_200, v0x15c078060_201, v0x15c078060_202, v0x15c078060_203;
v0x15c078060_204 .array/port v0x15c078060, 204;
v0x15c078060_205 .array/port v0x15c078060, 205;
v0x15c078060_206 .array/port v0x15c078060, 206;
v0x15c078060_207 .array/port v0x15c078060, 207;
E_0x15c0777d0/52 .event edge, v0x15c078060_204, v0x15c078060_205, v0x15c078060_206, v0x15c078060_207;
v0x15c078060_208 .array/port v0x15c078060, 208;
v0x15c078060_209 .array/port v0x15c078060, 209;
v0x15c078060_210 .array/port v0x15c078060, 210;
v0x15c078060_211 .array/port v0x15c078060, 211;
E_0x15c0777d0/53 .event edge, v0x15c078060_208, v0x15c078060_209, v0x15c078060_210, v0x15c078060_211;
v0x15c078060_212 .array/port v0x15c078060, 212;
v0x15c078060_213 .array/port v0x15c078060, 213;
v0x15c078060_214 .array/port v0x15c078060, 214;
v0x15c078060_215 .array/port v0x15c078060, 215;
E_0x15c0777d0/54 .event edge, v0x15c078060_212, v0x15c078060_213, v0x15c078060_214, v0x15c078060_215;
v0x15c078060_216 .array/port v0x15c078060, 216;
v0x15c078060_217 .array/port v0x15c078060, 217;
v0x15c078060_218 .array/port v0x15c078060, 218;
v0x15c078060_219 .array/port v0x15c078060, 219;
E_0x15c0777d0/55 .event edge, v0x15c078060_216, v0x15c078060_217, v0x15c078060_218, v0x15c078060_219;
v0x15c078060_220 .array/port v0x15c078060, 220;
v0x15c078060_221 .array/port v0x15c078060, 221;
v0x15c078060_222 .array/port v0x15c078060, 222;
v0x15c078060_223 .array/port v0x15c078060, 223;
E_0x15c0777d0/56 .event edge, v0x15c078060_220, v0x15c078060_221, v0x15c078060_222, v0x15c078060_223;
v0x15c078060_224 .array/port v0x15c078060, 224;
v0x15c078060_225 .array/port v0x15c078060, 225;
v0x15c078060_226 .array/port v0x15c078060, 226;
v0x15c078060_227 .array/port v0x15c078060, 227;
E_0x15c0777d0/57 .event edge, v0x15c078060_224, v0x15c078060_225, v0x15c078060_226, v0x15c078060_227;
v0x15c078060_228 .array/port v0x15c078060, 228;
v0x15c078060_229 .array/port v0x15c078060, 229;
v0x15c078060_230 .array/port v0x15c078060, 230;
v0x15c078060_231 .array/port v0x15c078060, 231;
E_0x15c0777d0/58 .event edge, v0x15c078060_228, v0x15c078060_229, v0x15c078060_230, v0x15c078060_231;
v0x15c078060_232 .array/port v0x15c078060, 232;
v0x15c078060_233 .array/port v0x15c078060, 233;
v0x15c078060_234 .array/port v0x15c078060, 234;
v0x15c078060_235 .array/port v0x15c078060, 235;
E_0x15c0777d0/59 .event edge, v0x15c078060_232, v0x15c078060_233, v0x15c078060_234, v0x15c078060_235;
v0x15c078060_236 .array/port v0x15c078060, 236;
v0x15c078060_237 .array/port v0x15c078060, 237;
v0x15c078060_238 .array/port v0x15c078060, 238;
v0x15c078060_239 .array/port v0x15c078060, 239;
E_0x15c0777d0/60 .event edge, v0x15c078060_236, v0x15c078060_237, v0x15c078060_238, v0x15c078060_239;
v0x15c078060_240 .array/port v0x15c078060, 240;
v0x15c078060_241 .array/port v0x15c078060, 241;
v0x15c078060_242 .array/port v0x15c078060, 242;
v0x15c078060_243 .array/port v0x15c078060, 243;
E_0x15c0777d0/61 .event edge, v0x15c078060_240, v0x15c078060_241, v0x15c078060_242, v0x15c078060_243;
v0x15c078060_244 .array/port v0x15c078060, 244;
v0x15c078060_245 .array/port v0x15c078060, 245;
v0x15c078060_246 .array/port v0x15c078060, 246;
v0x15c078060_247 .array/port v0x15c078060, 247;
E_0x15c0777d0/62 .event edge, v0x15c078060_244, v0x15c078060_245, v0x15c078060_246, v0x15c078060_247;
v0x15c078060_248 .array/port v0x15c078060, 248;
v0x15c078060_249 .array/port v0x15c078060, 249;
v0x15c078060_250 .array/port v0x15c078060, 250;
v0x15c078060_251 .array/port v0x15c078060, 251;
E_0x15c0777d0/63 .event edge, v0x15c078060_248, v0x15c078060_249, v0x15c078060_250, v0x15c078060_251;
v0x15c078060_252 .array/port v0x15c078060, 252;
v0x15c078060_253 .array/port v0x15c078060, 253;
v0x15c078060_254 .array/port v0x15c078060, 254;
v0x15c078060_255 .array/port v0x15c078060, 255;
E_0x15c0777d0/64 .event edge, v0x15c078060_252, v0x15c078060_253, v0x15c078060_254, v0x15c078060_255;
E_0x15c0777d0 .event/or E_0x15c0777d0/0, E_0x15c0777d0/1, E_0x15c0777d0/2, E_0x15c0777d0/3, E_0x15c0777d0/4, E_0x15c0777d0/5, E_0x15c0777d0/6, E_0x15c0777d0/7, E_0x15c0777d0/8, E_0x15c0777d0/9, E_0x15c0777d0/10, E_0x15c0777d0/11, E_0x15c0777d0/12, E_0x15c0777d0/13, E_0x15c0777d0/14, E_0x15c0777d0/15, E_0x15c0777d0/16, E_0x15c0777d0/17, E_0x15c0777d0/18, E_0x15c0777d0/19, E_0x15c0777d0/20, E_0x15c0777d0/21, E_0x15c0777d0/22, E_0x15c0777d0/23, E_0x15c0777d0/24, E_0x15c0777d0/25, E_0x15c0777d0/26, E_0x15c0777d0/27, E_0x15c0777d0/28, E_0x15c0777d0/29, E_0x15c0777d0/30, E_0x15c0777d0/31, E_0x15c0777d0/32, E_0x15c0777d0/33, E_0x15c0777d0/34, E_0x15c0777d0/35, E_0x15c0777d0/36, E_0x15c0777d0/37, E_0x15c0777d0/38, E_0x15c0777d0/39, E_0x15c0777d0/40, E_0x15c0777d0/41, E_0x15c0777d0/42, E_0x15c0777d0/43, E_0x15c0777d0/44, E_0x15c0777d0/45, E_0x15c0777d0/46, E_0x15c0777d0/47, E_0x15c0777d0/48, E_0x15c0777d0/49, E_0x15c0777d0/50, E_0x15c0777d0/51, E_0x15c0777d0/52, E_0x15c0777d0/53, E_0x15c0777d0/54, E_0x15c0777d0/55, E_0x15c0777d0/56, E_0x15c0777d0/57, E_0x15c0777d0/58, E_0x15c0777d0/59, E_0x15c0777d0/60, E_0x15c0777d0/61, E_0x15c0777d0/62, E_0x15c0777d0/63, E_0x15c0777d0/64;
L_0x15c080560 .array/port v0x15c078060, L_0x15c080600;
L_0x15c080600 .concat [ 8 2 0 0], L_0x15c0800d0, L_0x150040010;
S_0x15c077800 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 27, 7 27 0, S_0x15c077590;
 .timescale 0 0;
v0x15c0779d0_0 .var/i "i", 31 0;
S_0x15c079c80 .scope module, "of" "operand_fetch" 2 64, 8 3 0, S_0x15c04a510;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "IF_output";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 2 "stalling_control_signal";
    .port_info 3 /OUTPUT 157 "OF_output";
L_0x15c07e490 .functor BUFZ 64, v0x15c07bde0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x15c07e520 .functor BUFZ 4, v0x15c07bf00_0, C4<0000>, C4<0000>, C4<0000>;
L_0x15c07e5d0 .functor BUFZ 1, v0x15c07b980_0, C4<0>, C4<0>, C4<0>;
L_0x15c07ee20 .functor BUFZ 64, v0x15c07a900_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x15c07ee90 .functor BUFZ 64, v0x15c07ab50_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x15c07ef50 .functor BUFZ 1, L_0x15c07e830, C4<0>, C4<0>, C4<0>;
v0x15c07af50_0 .net "Control_rod", 9 0, L_0x15c07e6a0;  1 drivers
v0x15c07afe0_0 .var "Control_rod_reg", 9 0;
v0x15c07b070_0 .net "Flag", 0 0, L_0x15c07e830;  1 drivers
v0x15c07b100_0 .net "IF_output", 23 0, v0x15c07d580_0;  1 drivers
v0x15c07b1a0_0 .var "IF_output_reg", 23 0;
v0x15c07b290_0 .net "OF_output", 156 0, L_0x15c07f0c0;  alias, 1 drivers
v0x15c07b340_0 .net *"_ivl_15", 7 0, L_0x15c07ec70;  1 drivers
v0x15c07b3f0_0 .net *"_ivl_19", 7 0, L_0x15c07ed10;  1 drivers
v0x15c07b4a0_0 .net *"_ivl_23", 63 0, L_0x15c07ee20;  1 drivers
v0x15c07b5b0_0 .net *"_ivl_27", 63 0, L_0x15c07ee90;  1 drivers
v0x15c07b660_0 .net *"_ivl_31", 0 0, L_0x15c07ef50;  1 drivers
v0x15c07b710_0 .net *"_ivl_35", 7 0, L_0x15c07efc0;  1 drivers
v0x15c07b7c0_0 .net *"_ivl_40", 3 0, v0x15c07bcc0_0;  1 drivers
v0x15c07b870_0 .net "clk", 0 0, v0x15c07d8c0_0;  alias, 1 drivers
v0x15c07b980_0 .var "is_write", 0 0;
v0x15c07ba10_0 .net "is_write_wire", 0 0, L_0x15c07e5d0;  1 drivers
v0x15c07baa0_0 .net "reg1_data", 63 0, v0x15c07a900_0;  1 drivers
v0x15c07bc30_0 .net "reg2_data", 63 0, v0x15c07ab50_0;  1 drivers
v0x15c07bcc0_0 .var "register_to_be_written", 3 0;
v0x15c07bd50_0 .net "stalling_control_signal", 1 0, L_0x15c07f450;  1 drivers
v0x15c07bde0_0 .var "write_data", 63 0;
v0x15c07be70_0 .net "write_data_wire", 63 0, L_0x15c07e490;  1 drivers
v0x15c07bf00_0 .var "write_port_address", 3 0;
v0x15c07bf90_0 .net "write_port_address_wire", 3 0, L_0x15c07e520;  1 drivers
L_0x15c07e750 .part v0x15c07d580_0, 8, 4;
L_0x15c07ea70 .part v0x15c07d580_0, 12, 4;
L_0x15c07eb10 .part v0x15c07d580_0, 16, 4;
L_0x15c07ec70 .part v0x15c07afe0_0, 0, 8;
L_0x15c07ed10 .part v0x15c07b1a0_0, 0, 8;
L_0x15c07efc0 .part v0x15c07b1a0_0, 16, 8;
LS_0x15c07f0c0_0_0 .concat8 [ 8 8 64 64], L_0x15c07ec70, L_0x15c07ed10, L_0x15c07ee20, L_0x15c07ee90;
LS_0x15c07f0c0_0_4 .concat8 [ 1 8 4 0], L_0x15c07ef50, L_0x15c07efc0, v0x15c07bcc0_0;
L_0x15c07f0c0 .concat8 [ 144 13 0 0], LS_0x15c07f0c0_0_0, LS_0x15c07f0c0_0_4;
L_0x15c07f450 .part v0x15c07afe0_0, 8, 2;
S_0x15c079ea0 .scope module, "cu" "control_unit" 8 38, 9 1 0, S_0x15c079c80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 10 "control_rod";
L_0x15c07e6a0 .functor BUFZ 10, v0x15c07a1c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x15c07a100_0 .net "control_rod", 9 0, L_0x15c07e6a0;  alias, 1 drivers
v0x15c07a1c0_0 .var "cu_reg", 9 0;
v0x15c07a270_0 .net "opcode", 3 0, L_0x15c07e750;  1 drivers
E_0x15c07a0b0 .event edge, v0x15c07a270_0;
S_0x15c07a360 .scope module, "rf" "register_file" 8 40, 10 1 0, S_0x15c079c80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "reg1_read_address";
    .port_info 1 /INPUT 4 "reg2_read_address";
    .port_info 2 /INPUT 4 "write_port_address";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "is_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 64 "reg1_data";
    .port_info 7 /OUTPUT 64 "reg2_data";
    .port_info 8 /OUTPUT 1 "flag";
v0x15c07a650_0 .net "clk", 0 0, v0x15c07d8c0_0;  alias, 1 drivers
v0x15c07a6e0_0 .net "flag", 0 0, L_0x15c07e830;  alias, 1 drivers
o0x15000c0f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15c07a790_0 .net "is_write", 0 0, o0x15000c0f0;  0 drivers
v0x15c07a850_0 .net "reg1_data", 63 0, v0x15c07a900_0;  alias, 1 drivers
v0x15c07a900_0 .var "reg1_data_temp", 63 0;
v0x15c07a9f0_0 .net "reg1_read_address", 3 0, L_0x15c07ea70;  1 drivers
v0x15c07aaa0_0 .net "reg2_data", 63 0, v0x15c07ab50_0;  alias, 1 drivers
v0x15c07ab50_0 .var "reg2_data_temp", 63 0;
v0x15c07ac00_0 .net "reg2_read_address", 3 0, L_0x15c07eb10;  1 drivers
o0x15000c240 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15c07ad10_0 .net "write_data", 63 0, o0x15000c240;  0 drivers
o0x15000c270 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x15c07adc0_0 .net "write_port_address", 3 0, o0x15000c270;  0 drivers
v0x15c07dc50_15 .array/port v0x15c07dc50, 15;
L_0x15c07e830 .part v0x15c07dc50_15, 0, 1;
S_0x15c07c0a0 .scope module, "rw" "register_write" 2 104, 11 7 0, S_0x15c04a510;
 .timescale 0 0;
    .port_info 0 /INPUT 69 "reg_address_and_Value_with_is_write";
    .port_info 1 /INPUT 1 "clk";
v0x15c07ce90_0 .net "clk", 0 0, v0x15c07d8c0_0;  alias, 1 drivers
v0x15c07cf20_0 .var "is_write", 0 0;
v0x15c07cfb0_0 .var "reg_address", 3 0;
v0x15c07d040_0 .net "reg_address_and_Value_with_is_write", 68 0, v0x15c07d630_0;  1 drivers
v0x15c07d0d0_0 .var "value", 63 0;
S_0x15c07c2a0 .scope module, "rf" "register_file" 11 15, 10 1 0, S_0x15c07c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "reg1_read_address";
    .port_info 1 /INPUT 4 "reg2_read_address";
    .port_info 2 /INPUT 4 "write_port_address";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "is_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 64 "reg1_data";
    .port_info 7 /OUTPUT 64 "reg2_data";
    .port_info 8 /OUTPUT 1 "flag";
L_0x15c080c00 .functor BUFZ 64, v0x15c07c840_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x15c080c90 .functor BUFZ 64, v0x15c07ca90_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x15c07c5a0_0 .net "clk", 0 0, v0x15c07d8c0_0;  alias, 1 drivers
v0x15c07c640_0 .net "flag", 0 0, L_0x15c080b20;  1 drivers
v0x15c07c6e0_0 .net "is_write", 0 0, v0x15c07cf20_0;  1 drivers
v0x15c07c790_0 .net "reg1_data", 63 0, L_0x15c080c00;  1 drivers
v0x15c07c840_0 .var "reg1_data_temp", 63 0;
o0x15000c960 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x15c07c930_0 .net "reg1_read_address", 3 0, o0x15000c960;  0 drivers
v0x15c07c9e0_0 .net "reg2_data", 63 0, L_0x15c080c90;  1 drivers
v0x15c07ca90_0 .var "reg2_data_temp", 63 0;
o0x15000c9f0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x15c07cb40_0 .net "reg2_read_address", 3 0, o0x15000c9f0;  0 drivers
v0x15c07cc50_0 .net "write_data", 63 0, v0x15c07d0d0_0;  1 drivers
v0x15c07cd00_0 .net "write_port_address", 3 0, v0x15c07cfb0_0;  1 drivers
L_0x15c080b20 .part v0x15c07dc50_15, 0, 1;
    .scope S_0x15c075f90;
T_0 ;
    %wait E_0x15c0761a0;
    %vpi_func 5 20 "$fopen" 32, "./Instruction_Memory.txt", "r" {0 0 0};
    %store/vec4 v0x15c0767e0_0, 0, 32;
    %fork t_1, S_0x15c076200;
    %jmp t_0;
    .scope S_0x15c076200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c076660_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x15c076660_0;
    %load/vec4 v0x15c076950_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %fork t_3, S_0x15c0763d0;
    %jmp t_2;
    .scope S_0x15c0763d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c0765a0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x15c0765a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_func 5 23 "$fgetc" 32, v0x15c0767e0_0 {0 0 0};
    %subi 48, 0, 32;
    %pad/s 8;
    %store/vec4 v0x15c076720_0, 0, 8;
    %load/vec4 v0x15c076720_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x15c0765a0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x15c076a00_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c0765a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15c0765a0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x15c076200;
t_2 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c076660_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15c076660_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x15c075f90;
t_0 %join;
    %vpi_call 5 27 "$fclose", v0x15c0767e0_0 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x15c075da0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x15c076ec0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x15c075da0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x15c076dd0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x15c075da0;
T_3 ;
    %wait E_0x15c074670;
    %delay 1, 0;
    %load/vec4 v0x15c0771e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x15c077270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x15c076bd0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x15c076ec0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x15c076ec0_0;
    %load/vec4 v0x15c076dd0_0;
    %add;
    %store/vec4 v0x15c076ec0_0, 0, 8;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15c075da0;
T_4 ;
    %wait E_0x15c074d70;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15c079ea0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x15c07a1c0_0, 0, 10;
    %end;
    .thread T_5;
    .scope S_0x15c079ea0;
T_6 ;
    %wait E_0x15c07a0b0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x15c07a1c0_0, 0, 10;
    %load/vec4 v0x15c07a270_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x15c07a270_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07a1c0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07a1c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07a1c0_0, 4, 1;
    %load/vec4 v0x15c07a270_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x15c07a270_0;
    %parti/s 1, 0, 2;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07a1c0_0, 4, 1;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15c07a270_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x15c07a270_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x15c07a270_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07a1c0_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07a1c0_0, 4, 1;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x15c07a270_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07a1c0_0, 4, 3;
    %load/vec4 v0x15c07a270_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07a1c0_0, 4, 1;
T_6.8 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15c07a360;
T_7 ;
    %wait E_0x15c074670;
    %load/vec4 v0x15c07a9f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15c07dc50, 4;
    %store/vec4 v0x15c07a900_0, 0, 64;
    %load/vec4 v0x15c07ac00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15c07dc50, 4;
    %store/vec4 v0x15c07ab50_0, 0, 64;
    %load/vec4 v0x15c07a790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x15c07ad10_0;
    %load/vec4 v0x15c07adc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x15c07dc50, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15c079c80;
T_8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15c07bde0_0, 0, 64;
    %end;
    .thread T_8;
    .scope S_0x15c079c80;
T_9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15c07bf00_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x15c079c80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c07b980_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x15c079c80;
T_11 ;
    %wait E_0x15c074670;
    %load/vec4 v0x15c07af50_0;
    %store/vec4 v0x15c07afe0_0, 0, 10;
    %load/vec4 v0x15c07b100_0;
    %store/vec4 v0x15c07b1a0_0, 0, 24;
    %load/vec4 v0x15c07b100_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x15c07bcc0_0, 0, 4;
    %load/vec4 v0x15c07af50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x15c07af50_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x15c07af50_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x15c07b100_0;
    %parti/s 4, 8, 5;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x15c07b100_0;
    %parti/s 4, 20, 6;
    %store/vec4 v0x15c07bcc0_0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15c074410;
T_12 ;
    %wait E_0x15c074670;
    %load/vec4 v0x15c074820_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x15c0753f0_0, 0, 8;
    %load/vec4 v0x15c0753f0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x15c075720_0, 0, 1;
    %load/vec4 v0x15c0753f0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x15c0759d0_0, 0, 3;
    %load/vec4 v0x15c0753f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x15c075530_0;
    %and;
    %load/vec4 v0x15c0753f0_0;
    %parti/s 1, 7, 4;
    %or;
    %store/vec4 v0x15c075680_0, 0, 1;
    %load/vec4 v0x15c0753f0_0;
    %store/vec4 v0x15c075480_0, 0, 8;
    %load/vec4 v0x15c075680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
T_12.0 ;
    %load/vec4 v0x15c074fb0_0;
    %store/vec4 v0x15c075060_0, 0, 8;
    %load/vec4 v0x15c075a80_0;
    %store/vec4 v0x15c075b30_0, 0, 4;
    %load/vec4 v0x15c0748e0_0;
    %pad/u 9;
    %load/vec4 v0x15c074fb0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x15c075be0_0, 0, 9;
    %load/vec4 v0x15c075be0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x15c075110_0, 0, 8;
    %load/vec4 v0x15c075870_0;
    %addi 1, 0, 64;
    %store/vec4 v0x15c0755d0_0, 0, 64;
    %load/vec4 v0x15c075870_0;
    %load/vec4 v0x15c075920_0;
    %add;
    %store/vec4 v0x15c074f00_0, 0, 64;
    %load/vec4 v0x15c075870_0;
    %load/vec4 v0x15c075920_0;
    %mul;
    %store/vec4 v0x15c0757c0_0, 0, 64;
    %load/vec4 v0x15c075870_0;
    %load/vec4 v0x15c075920_0;
    %xor;
    %store/vec4 v0x15c074990_0, 0, 64;
    %load/vec4 v0x15c074990_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x15c075260_0, 0, 64;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15c075260_0, 0, 64;
T_12.3 ;
    %load/vec4 v0x15c0759d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x15c074f00_0;
    %store/vec4 v0x15c075c90_0, 0, 64;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x15c0759d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x15c0757c0_0;
    %store/vec4 v0x15c075c90_0, 0, 64;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x15c0759d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x15c074990_0;
    %store/vec4 v0x15c075c90_0, 0, 64;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x15c0759d0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x15c0755d0_0;
    %store/vec4 v0x15c075c90_0, 0, 64;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x15c0759d0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x15c075260_0;
    %store/vec4 v0x15c075c90_0, 0, 64;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15c075c90_0, 0, 64;
T_12.13 ;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.5 ;
    %load/vec4 v0x15c075720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x15c075870_0;
    %store/vec4 v0x15c075c90_0, 0, 64;
T_12.14 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15c077590;
T_13 ;
    %vpi_call 7 20 "$readmemb", "./Data_Memory.txt", v0x15c078060, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x15c077590;
T_14 ;
    %wait E_0x15c0777d0;
    %load/vec4 v0x15c077e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x15c077d70_0;
    %load/vec4 v0x15c077f00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15c078060, 0, 4;
    %vpi_func 7 26 "$fopen" 32, "./Data_Memory.txt", "r+" {0 0 0};
    %store/vec4 v0x15c077cc0_0, 0, 32;
    %fork t_5, S_0x15c077800;
    %jmp t_4;
    .scope S_0x15c077800;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c0779d0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x15c0779d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 7 28 "$fdisplay", v0x15c077cc0_0, "%b", &A<v0x15c078060, v0x15c0779d0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c0779d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15c0779d0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x15c077590;
t_4 %join;
    %vpi_call 7 30 "$fclose", v0x15c077cc0_0 {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call 7 33 "$readmemb", "./Data_Memory.txt", v0x15c078060, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x15c077340;
T_15 ;
    %wait E_0x15c074670;
    %load/vec4 v0x15c079a30_0;
    %store/vec4 v0x15c079ad0_0, 0, 1;
    %load/vec4 v0x15c079250_0;
    %parti/s 4, 75, 8;
    %store/vec4 v0x15c0793b0_0, 0, 4;
    %load/vec4 v0x15c0798e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x15c0792e0_0;
    %assign/vec4 v0x15c079440_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x15c079530_0;
    %assign/vec4 v0x15c079440_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15c07c2a0;
T_16 ;
    %wait E_0x15c074670;
    %load/vec4 v0x15c07c930_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15c07dc50, 4;
    %store/vec4 v0x15c07c840_0, 0, 64;
    %load/vec4 v0x15c07cb40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x15c07dc50, 4;
    %store/vec4 v0x15c07ca90_0, 0, 64;
    %load/vec4 v0x15c07c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x15c07cc50_0;
    %load/vec4 v0x15c07cd00_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x15c07dc50, 4, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15c07c0a0;
T_17 ;
    %wait E_0x15c074670;
    %delay 1, 0;
    %load/vec4 v0x15c07d040_0;
    %parti/s 4, 64, 8;
    %store/vec4 v0x15c07cfb0_0, 0, 4;
    %load/vec4 v0x15c07d040_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x15c07d0d0_0, 0, 64;
    %load/vec4 v0x15c07d040_0;
    %parti/s 1, 68, 8;
    %store/vec4 v0x15c07cf20_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15c04a510;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c07d8c0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x15c04a510;
T_19 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15c07dc50, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x15c04a510;
T_20 ;
    %pushi/vec4 2048, 0, 24;
    %store/vec4 v0x15c07d580_0, 0, 24;
    %pushi/vec4 0, 0, 157;
    %store/vec4 v0x15c07d790_0, 0, 157;
    %pushi/vec4 0, 0, 79;
    %store/vec4 v0x15c07d400_0, 0, 79;
    %pushi/vec4 0, 0, 69;
    %store/vec4 v0x15c07d630_0, 0, 69;
    %end;
    .thread T_20;
    .scope S_0x15c04a510;
T_21 ;
    %wait E_0x15c069e90;
    %load/vec4 v0x15c07d4b0_0;
    %assign/vec4 v0x15c07d580_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x15c04a510;
T_22 ;
    %wait E_0x15c074670;
    %delay 1, 0;
    %load/vec4 v0x15c07d6e0_0;
    %assign/vec4 v0x15c07d790_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x15c04a510;
T_23 ;
    %wait E_0x15c074670;
    %delay 1, 0;
    %load/vec4 v0x15c07d1c0_0;
    %assign/vec4 v0x15c07d400_0, 0;
    %load/vec4 v0x15c07d280_0;
    %assign/vec4 v0x15c07d330_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x15c04a510;
T_24 ;
    %wait E_0x15c061fb0;
    %load/vec4 v0x15c07db90_0;
    %assign/vec4 v0x15c07d630_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x15c04a510;
T_25 ;
    %wait E_0x15c074670;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c07d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15c07de60_0, 0, 2;
    %load/vec4 v0x15c07d580_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x15c07da70_0, 0, 4;
    %load/vec4 v0x15c07da70_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07de60_0, 4, 1;
    %load/vec4 v0x15c07da70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x15c07da70_0;
    %parti/s 1, 0, 2;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07de60_0, 4, 1;
T_25.2 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x15c07da70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x15c07da70_0;
    %parti/s 1, 1, 2;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x15c07da70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c07de60_0, 4, 1;
T_25.6 ;
T_25.4 ;
T_25.1 ;
    %load/vec4 v0x15c07de60_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %load/vec4 v0x15c07d790_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d790_0;
    %parti/s 4, 153, 9;
    %load/vec4 v0x15c07d580_0;
    %parti/s 4, 12, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 134 "$display", "1" {0 0 0};
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x15c07d400_0;
    %parti/s 1, 74, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d400_0;
    %parti/s 4, 75, 8;
    %load/vec4 v0x15c07d580_0;
    %parti/s 4, 12, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 138 "$display", "2" {0 0 0};
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x15c07d630_0;
    %parti/s 1, 68, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d630_0;
    %parti/s 4, 64, 8;
    %load/vec4 v0x15c07d580_0;
    %parti/s 4, 12, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 142 "$display", "3" {0 0 0};
T_25.14 ;
T_25.13 ;
T_25.11 ;
T_25.8 ;
    %load/vec4 v0x15c07de60_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %load/vec4 v0x15c07d790_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d790_0;
    %parti/s 4, 153, 9;
    %load/vec4 v0x15c07d580_0;
    %parti/s 4, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 148 "$display", "4" {0 0 0};
    %jmp T_25.19;
T_25.18 ;
    %load/vec4 v0x15c07d400_0;
    %parti/s 1, 74, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d400_0;
    %parti/s 4, 75, 8;
    %load/vec4 v0x15c07d580_0;
    %parti/s 4, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 152 "$display", "5" {0 0 0};
    %jmp T_25.21;
T_25.20 ;
    %load/vec4 v0x15c07d630_0;
    %parti/s 1, 68, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d630_0;
    %parti/s 4, 64, 8;
    %load/vec4 v0x15c07d580_0;
    %parti/s 4, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 156 "$display", "6" {0 0 0};
T_25.22 ;
T_25.21 ;
T_25.19 ;
T_25.16 ;
    %load/vec4 v0x15c07da70_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_25.24, 4;
    %load/vec4 v0x15c07d790_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d790_0;
    %parti/s 4, 153, 9;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 162 "$display", "7" {0 0 0};
    %jmp T_25.27;
T_25.26 ;
    %load/vec4 v0x15c07d400_0;
    %parti/s 1, 74, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d400_0;
    %parti/s 4, 75, 8;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 166 "$display", "8" {0 0 0};
    %jmp T_25.29;
T_25.28 ;
    %load/vec4 v0x15c07d630_0;
    %parti/s 1, 68, 8;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15c07d630_0;
    %parti/s 4, 64, 8;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d9e0_0, 0, 1;
    %vpi_call 2 170 "$display", "9" {0 0 0};
T_25.30 ;
T_25.29 ;
T_25.27 ;
T_25.24 ;
    %delay 2, 0;
    %load/vec4 v0x15c07d330_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15c07d950_0, 0, 1;
T_25.32 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x15c04a510;
T_26 ;
    %wait E_0x15c0622b0;
    %load/vec4 v0x15c07d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x15c07db00_0;
    %store/vec4 v0x15c07d580_0, 0, 24;
    %pushi/vec4 256, 0, 157;
    %store/vec4 v0x15c07d790_0, 0, 157;
T_26.0 ;
    %load/vec4 v0x15c07d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 2048, 0, 24;
    %store/vec4 v0x15c07d580_0, 0, 24;
    %pushi/vec4 256, 0, 157;
    %store/vec4 v0x15c07d790_0, 0, 157;
T_26.2 ;
    %load/vec4 v0x15c07d580_0;
    %store/vec4 v0x15c07db00_0, 0, 24;
    %jmp T_26;
    .thread T_26;
    .scope S_0x15c04a510;
T_27 ;
    %wait E_0x15c074670;
    %vpi_call 2 221 "$display", "IF Output : %b", v0x15c07d580_0 {0 0 0};
    %vpi_call 2 222 "$display", "OF Output : %b", v0x15c07d790_0 {0 0 0};
    %vpi_call 2 223 "$display", "Ex Output : %b", v0x15c07d400_0 {0 0 0};
    %vpi_call 2 224 "$display", "Ma Output : %b", v0x15c07d630_0 {0 0 0};
    %jmp T_27;
    .thread T_27;
    .scope S_0x15c04a510;
T_28 ;
    %vpi_call 2 230 "$dumpfile", "ifofexmawb.vcd" {0 0 0};
    %vpi_call 2 231 "$dumpvars", 32'sb00000000000000000000000000000000, v0x15c07d8c0_0, v0x15c07d950_0, v0x15c07d9e0_0, v0x15c07b290_0, v0x15c07b1a0_0, v0x15c07de60_0, v0x15c07db00_0, v0x15c07d790_0, v0x15c07d330_0, v0x15c07d580_0, v0x15c076ec0_0 {0 0 0};
    %fork t_7, S_0x15c04a1d0;
    %jmp t_6;
    .scope S_0x15c04a1d0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c069610_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x15c069610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_28.1, 5;
    %vpi_call 2 232 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x15c07dc50, v0x15c069610_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c069610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15c069610_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .scope S_0x15c04a510;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c07d8c0_0, 0, 1;
    %fork t_9, S_0x15c074190;
    %jmp t_8;
    .scope S_0x15c074190;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15c074360_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x15c074360_0;
    %cmpi/s 900, 0, 32;
    %jmp/0xz T_28.3, 5;
    %delay 10, 0;
    %load/vec4 v0x15c07d8c0_0;
    %inv;
    %store/vec4 v0x15c07d8c0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c074360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15c074360_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %end;
    .scope S_0x15c04a510;
t_8 %join;
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./alu.v";
    "./instruction_fetch.v";
    "./instruction_memory.v";
    "./memory_access.v";
    "./data_memory.v";
    "./operand_fetch.v";
    "./control_unit.v";
    "./register_file.v";
    "./register_write.v";
