===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.4634 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9345 ( 19.0%)    3.9345 ( 23.9%)  FIR Parser
    9.1611 ( 44.2%)    6.4483 ( 39.2%)  'firrtl.circuit' Pipeline
    0.5258 (  2.5%)    0.5258 (  3.2%)    CreateSiFiveMetadata
    1.6805 (  8.1%)    0.8418 (  5.1%)    'firrtl.module' Pipeline
    1.4997 (  7.2%)    0.7540 (  4.6%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1766 (  0.9%)    0.0904 (  0.5%)      LowerCHIRRTL
    0.1230 (  0.6%)    0.1230 (  0.7%)    InferWidths
    0.6452 (  3.1%)    0.6452 (  3.9%)    InferResets
    0.0409 (  0.2%)    0.0409 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0814 (  0.4%)    0.0814 (  0.5%)    PrefixModules
    0.0398 (  0.2%)    0.0398 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5367 (  2.6%)    0.5367 (  3.3%)    LowerFIRRTLTypes
    2.5187 ( 12.2%)    1.2620 (  7.7%)    'firrtl.module' Pipeline
    0.9124 (  4.4%)    0.4674 (  2.8%)      ExpandWhens
    1.6019 (  7.7%)    0.8095 (  4.9%)      Canonicalizer
    0.3935 (  1.9%)    0.3935 (  2.4%)    Inliner
    1.4213 (  6.9%)    1.4213 (  8.6%)    IMConstProp
    0.0393 (  0.2%)    0.0393 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    1.2216 (  5.9%)    0.6121 (  3.7%)    'firrtl.module' Pipeline
    1.2192 (  5.9%)    0.6110 (  3.7%)      Canonicalizer
    1.0774 (  5.2%)    1.0774 (  6.5%)  LowerFIRRTLToHW
    0.2601 (  1.3%)    0.2601 (  1.6%)  HWMemSimImpl
    2.5920 ( 12.5%)    1.2965 (  7.9%)  'hw.module' Pipeline
    0.0795 (  0.4%)    0.0434 (  0.3%)    HWCleanup
    0.8360 (  4.0%)    0.4291 (  2.6%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.6478 (  8.0%)    0.8312 (  5.0%)    Canonicalizer
    0.0193 (  0.1%)    0.0102 (  0.1%)    HWLegalizeModules
    0.4773 (  2.3%)    0.4773 (  2.9%)  HWLegalizeNames
    0.5035 (  2.4%)    0.2519 (  1.5%)  'hw.module' Pipeline
    0.5002 (  2.4%)    0.2501 (  1.5%)    PrettifyVerilog
    2.7085 ( 13.1%)    2.7085 ( 16.5%)  ExportVerilog emission
    0.0047 (  0.0%)    0.0047 (  0.0%)  Rest
   20.7244 (100.0%)   16.4634 (100.0%)  Total

{
  totalTime: 16.496,
  maxMemory: 797700096
}
