// Seed: 1154204242
module module_0 (
    output id_2,
    input reg id_3,
    input id_4
);
  initial begin
    #(id_4) id_3 = 1'b0;
    id_1 <= 1'b0;
    SystemTFIdentifier;
  end
  logic id_5;
  always @(negedge 1) begin
    id_3 <= id_4;
  end
endmodule
