
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Sat Nov  9 14:12:43 2024
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                 
****************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                       Clock   Non-clock                                                                                        
 Clock                                                                                            Period       Waveform       Type                     Loads       Loads  Sources                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                          20.000       {0 10}         Declared                  1596           9  {sys_clk}                                                                             
   ddrphy_clkin                                                                                   10.000       {0 5}          Generated (sys_clk)       4300           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                            
   ioclk0                                                                                         2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                          
   ioclk1                                                                                         2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                          
   ioclk2                                                                                         2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                          
   ioclk_gate_clk                                                                                 10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}                                         
   pix_clk                                                                                        14.815       {0 7.407}      Generated (sys_clk)        421           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                                                       
   cfg_clk                                                                                        100.000      {0 50}         Generated (sys_clk)        238           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                                                       
   clk_25M                                                                                        40.000       {0 20}         Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                                                       
   sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred                                                        40.421       {0 20.21}      Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                                                       
 cmos1_pclk                                                                                       11.900       {0 5.95}       Declared                     0           0  {cmos1_pclk}                                                                          
   cmos1_pclk_16bit                                                                               23.800       {0 11.9}       Generated (cmos1_pclk)       0           0  {}                                                                                    
 cmos2_pclk                                                                                       11.900       {0 5.95}       Declared                     0           0  {cmos2_pclk}                                                                          
   cmos2_pclk_16bit                                                                               23.800       {0 11.9}       Generated (cmos2_pclk)       0           0  {}                                                                                    
 eth2_rxc                                                                                         8.000        {0 4}          Declared                     0           1  {eth2_rxc}                                                                            
   eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred   8.000        {0 4}          Generated (eth2_rxc)       901           1  {u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0}   
 eth_rxc                                                                                          8.000        {0 4}          Declared                     0           1  {eth_rxc}                                                                             
   eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth_rxc)        901           1  {u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
 hdmi_ddr_ov5640_top|pixclk_in                                                                    1000.000     {0 500}        Declared                    53           0  {pixclk_in}                                                                           
 DebugCore_JCLK                                                                                   50.000       {0 25}         Declared                   379           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}                                       
 DebugCore_CAPTURE                                                                                100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                                          
================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|pixclk_in             
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     180.180 MHz         20.000          5.550         14.450
 ddrphy_clkin               100.000 MHz     127.259 MHz         10.000          7.858          2.142
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 pix_clk                     67.500 MHz     147.398 MHz         14.815          6.784          8.030
 cfg_clk                     10.000 MHz     177.305 MHz        100.000          5.640         94.360
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     168.634 MHz          8.000          5.930          2.070
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     151.126 MHz          8.000          6.617          1.383
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                             24.740 MHz     326.584 MHz         40.421          3.062         37.359
 hdmi_ddr_ov5640_top|pixclk_in
                              1.000 MHz     223.464 MHz       1000.000          4.475        995.525
 DebugCore_JCLK              20.000 MHz     114.758 MHz         50.000          8.714         41.286
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.450       0.000              0           3417
 ddrphy_clkin           ddrphy_clkin                 2.142       0.000              0          14875
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 pix_clk                pix_clk                      8.030       0.000              0           1697
 cfg_clk                cfg_clk                     94.360       0.000              0           1110
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.070       0.000              0           3051
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.383       0.000              0           3039
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    37.359       0.000              0             31
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                   995.525       0.000              0            154
 DebugCore_JCLK         DebugCore_JCLK              23.211       0.000              0           1141
 DebugCore_CAPTURE      DebugCore_JCLK              20.830       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE           47.900       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.209       0.000              0           3417
 ddrphy_clkin           ddrphy_clkin                 0.239       0.000              0          14875
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 pix_clk                pix_clk                      0.341       0.000              0           1697
 cfg_clk                cfg_clk                      0.343       0.000              0           1110
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.253       0.000              0           3051
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.224       0.000              0           3039
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.373       0.000              0             31
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                     0.429       0.000              0            154
 DebugCore_JCLK         DebugCore_JCLK               0.315       0.000              0           1141
 DebugCore_CAPTURE      DebugCore_JCLK              24.634       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE            0.362       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.050       0.000              0           1264
 ddrphy_clkin           ddrphy_clkin                 3.880       0.000              0           2536
 pix_clk                pix_clk                     11.001       0.000              0            110
 cfg_clk                cfg_clk                     95.310       0.000              0              1
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.799       0.000              0             68
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.734       0.000              0             68
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                   997.193       0.000              0             48
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.293       0.000              0           1264
 ddrphy_clkin           ddrphy_clkin                 0.580       0.000              0           2536
 pix_clk                pix_clk                      1.079       0.000              0            110
 cfg_clk                cfg_clk                      2.452       0.000              0              1
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.951       0.000              0             68
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.832       0.000              0             68
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                     1.030       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1596
 ddrphy_clkin                                        3.100       0.000              0           4300
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 pix_clk                                             5.890       0.000              0            421
 cfg_clk                                            49.102       0.000              0            238
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            901
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            901
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.590       0.000              0              7
 hdmi_ddr_ov5640_top|pixclk_in                     499.102       0.000              0             53
 DebugCore_JCLK                                     24.102       0.000              0            379
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.100       0.000              0           3417
 ddrphy_clkin           ddrphy_clkin                 4.370       0.000              0          14875
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 pix_clk                pix_clk                      9.970       0.000              0           1697
 cfg_clk                cfg_clk                     96.043       0.000              0           1110
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.713       0.000              0           3051
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.279       0.000              0           3039
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    38.206       0.000              0             31
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                   996.843       0.000              0            154
 DebugCore_JCLK         DebugCore_JCLK              23.702       0.000              0           1141
 DebugCore_CAPTURE      DebugCore_JCLK              22.065       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE           48.383       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.230       0.000              0           3417
 ddrphy_clkin           ddrphy_clkin                 0.140       0.000              0          14875
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 pix_clk                pix_clk                      0.257       0.000              0           1697
 cfg_clk                cfg_clk                      0.253       0.000              0           1110
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.196       0.000              0           3051
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.182       0.000              0           3039
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.302       0.000              0             31
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                     0.322       0.000              0            154
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           1141
 DebugCore_CAPTURE      DebugCore_JCLK              24.890       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE            0.506       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.310       0.000              0           1264
 ddrphy_clkin           ddrphy_clkin                 5.477       0.000              0           2536
 pix_clk                pix_clk                     12.019       0.000              0            110
 cfg_clk                cfg_clk                     96.614       0.000              0              1
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     4.946       0.000              0             68
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     4.942       0.000              0             68
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                   997.976       0.000              0             48
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.274       0.000              0           1264
 ddrphy_clkin           ddrphy_clkin                 0.378       0.000              0           2536
 pix_clk                pix_clk                      0.803       0.000              0            110
 cfg_clk                cfg_clk                      1.734       0.000              0              1
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.377       0.000              0             68
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.255       0.000              0             68
 hdmi_ddr_ov5640_top|pixclk_in
                        hdmi_ddr_ov5640_top|pixclk_in
                                                     0.772       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0           1596
 ddrphy_clkin                                        3.480       0.000              0           4300
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 pix_clk                                             6.194       0.000              0            421
 cfg_clk                                            49.282       0.000              0            238
 eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0            901
 eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0            901
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.714       0.000              0              7
 hdmi_ddr_ov5640_top|pixclk_in                     499.282       0.000              0             53
 DebugCore_JCLK                                     24.282       0.000              0            379
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.902       4.356         nt_sys_clk       
 CLMA_166_320/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_166_320/Q3                   tco                   0.288       4.644 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.403       5.047         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMS_162_325/Y2                   td                    0.487       5.534 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.533       6.067         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81706
 CLMS_162_329/Y0                   td                    0.210       6.277 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.548       6.825         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N74869
 CLMS_166_333/Y1                   td                    0.212       7.037 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.120       7.157         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81714
 CLMA_166_332/Y2                   td                    0.210       7.367 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.419       7.786         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_162_325/Y3                   td                    0.303       8.089 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.408       8.497         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_166_320/CECO                 td                    0.184       8.681 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.681         ntR2051          
 CLMA_166_324/CECO                 td                    0.184       8.865 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.865         ntR2050          
 CLMA_166_328/CECO                 td                    0.184       9.049 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       9.049         ntR2049          
 CLMA_166_332/CECI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.049         Logic Levels: 8  
                                                                                   Logic: 2.262ns(48.199%), Route: 2.431ns(51.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.576      23.779         nt_sys_clk       
 CLMA_166_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.499      24.278                          
 clock uncertainty                                      -0.050      24.228                          

 Setup time                                             -0.729      23.499                          

 Data required time                                                 23.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.499                          
 Data arrival time                                                   9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.902       4.356         nt_sys_clk       
 CLMA_166_320/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_166_320/Q3                   tco                   0.288       4.644 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.403       5.047         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMS_162_325/Y2                   td                    0.487       5.534 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.533       6.067         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81706
 CLMS_162_329/Y0                   td                    0.210       6.277 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.548       6.825         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N74869
 CLMS_166_333/Y1                   td                    0.212       7.037 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.120       7.157         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81714
 CLMA_166_332/Y2                   td                    0.210       7.367 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.419       7.786         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_162_325/Y3                   td                    0.303       8.089 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.408       8.497         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_166_320/CECO                 td                    0.184       8.681 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.681         ntR2051          
 CLMA_166_324/CECO                 td                    0.184       8.865 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.865         ntR2050          
 CLMA_166_328/CECO                 td                    0.184       9.049 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       9.049         ntR2049          
 CLMA_166_332/CECI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                   9.049         Logic Levels: 8  
                                                                                   Logic: 2.262ns(48.199%), Route: 2.431ns(51.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.576      23.779         nt_sys_clk       
 CLMA_166_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.499      24.278                          
 clock uncertainty                                      -0.050      24.228                          

 Setup time                                             -0.729      23.499                          

 Data required time                                                 23.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.499                          
 Data arrival time                                                   9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  4.310
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.856       4.310         nt_sys_clk       
 CLMA_150_308/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/CLK

 CLMA_150_308/Q0                   tco                   0.289       4.599 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.444       5.043         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2 [5]
 CLMS_146_321/Y3                   td                    0.468       5.511 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N387_10/gateop_perm/Z
                                   net (fanout=1)        0.593       6.104         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N81571
 CLMA_150_300/Y3                   td                    0.210       6.314 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N387_13/gateop_perm/Z
                                   net (fanout=1)        0.396       6.710         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N81574
 CLMA_150_296/Y3                   td                    0.210       6.920 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N76/gateop_perm/Z
                                   net (fanout=6)        0.599       7.519         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N634 [12]
 CLMA_154_309/Y3                   td                    0.210       7.729 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_60/gateop_perm/Z
                                   net (fanout=1)        0.490       8.219         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N62337
 CLMA_162_304/Y2                   td                    0.487       8.706 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_fsm[3:0]_56_4/gateop_perm/Z
                                   net (fanout=1)        0.473       9.179         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N81614
 CLMA_154_304/B4                                                           r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.179         Logic Levels: 5  
                                                                                   Logic: 1.874ns(38.488%), Route: 2.995ns(61.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.400      23.603         nt_sys_clk       
 CLMA_154_304/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      23.854                          
 clock uncertainty                                      -0.050      23.804                          

 Setup time                                             -0.120      23.684                          

 Data required time                                                 23.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.684                          
 Data arrival time                                                   9.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.835
  Launch Clock Delay      :  3.040
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.837       3.040         nt_sys_clk       
 CLMA_182_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_204/Q1                   tco                   0.224       3.264 f       u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.495       3.759         u_CORES/u_debug_core_0/data_pipe[1] [3]
 CLMA_186_180/D4                                                           f       u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.759         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.154%), Route: 0.495ns(68.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.381       3.835         nt_sys_clk       
 CLMA_186_180/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.584                          
 clock uncertainty                                       0.000       3.584                          

 Hold time                                              -0.034       3.550                          

 Data required time                                                  3.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.550                          
 Data arrival time                                                   3.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[4]/opit_0_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.552
  Launch Clock Delay      :  3.861
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.658       3.861         nt_sys_clk       
 CLMA_150_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[6]/opit_0_L5Q_perm/CLK

 CLMA_150_332/Q0                   tco                   0.222       4.083 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[6]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.227       4.310         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [6]
 CLMA_154_332/D3                                                           f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                   4.310         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     3.098       4.552         nt_sys_clk       
 CLMA_154_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       4.301                          
 clock uncertainty                                       0.000       4.301                          

 Hold time                                              -0.222       4.079                          

 Data required time                                                  4.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.079                          
 Data arrival time                                                   4.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  2.741
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.538       2.741         nt_sys_clk       
 CLMA_182_213/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/CLK

 CLMA_182_213/Y0                   tco                   0.284       3.025 f       u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/Q
                                   net (fanout=1)        0.463       3.488         u_CORES/u_debug_core_0/trig0_d2 [9]
 CLMA_174_204/D4                                                           f       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.488         Logic Levels: 0  
                                                                                   Logic: 0.284ns(38.019%), Route: 0.463ns(61.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.167       3.621         nt_sys_clk       
 CLMA_174_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.340       3.281                          
 clock uncertainty                                       0.000       3.281                          

 Hold time                                              -0.034       3.247                          

 Data required time                                                  3.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.247                          
 Data arrival time                                                   3.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMA_38_152/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_152/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.427      11.669         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_42_160/Y2                    td                    0.487      12.156 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.273      12.429         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.906 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.906         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_157/Y3                    td                    0.501      13.407 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.751      14.158         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_164/Y2                    td                    0.210      14.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.402      14.770         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_58_161/COUT                  td                    0.507      15.277 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.277         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N7169
 CLMA_58_165/Y0                    td                    0.269      15.546 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.551      16.097         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_58_169/Y2                    td                    0.210      16.307 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       1.268      17.575         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14410
 CLMA_58_156/Y3                    td                    0.210      17.785 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[3]/gateop_perm/Z
                                   net (fanout=1)        0.253      18.038         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14483
 CLMA_58_156/A2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.038         Logic Levels: 7  
                                                                                   Logic: 3.159ns(44.593%), Route: 3.925ns(55.407%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      20.386         ntclkbufg_0      
 CLMA_58_156/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.388      20.180                          

 Data required time                                                 20.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.180                          
 Data arrival time                                                  18.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMA_38_152/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_152/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.427      11.669         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_42_160/Y2                    td                    0.487      12.156 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.273      12.429         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.906 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.906         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_157/Y3                    td                    0.501      13.407 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.751      14.158         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_164/Y2                    td                    0.210      14.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.402      14.770         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_58_161/COUT                  td                    0.507      15.277 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.277         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N7169
 CLMA_58_165/Y0                    td                    0.269      15.546 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.551      16.097         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_58_169/Y2                    td                    0.210      16.307 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.995      17.302         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14410
 CLMA_58_168/Y2                    td                    0.210      17.512 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[1]/gateop_perm/Z
                                   net (fanout=1)        0.407      17.919         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14481
 CLMA_58_165/D2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  17.919         Logic Levels: 7  
                                                                                   Logic: 3.159ns(45.355%), Route: 3.806ns(54.645%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      20.386         ntclkbufg_0      
 CLMA_58_165/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.368      20.200                          

 Data required time                                                 20.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.200                          
 Data arrival time                                                  17.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMA_38_152/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_152/Q3                    tco                   0.288      11.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.427      11.669         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_42_160/Y2                    td                    0.487      12.156 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.273      12.429         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.906 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.906         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_157/Y3                    td                    0.501      13.407 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.751      14.158         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_164/Y2                    td                    0.210      14.368 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.402      14.770         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_58_161/COUT                  td                    0.507      15.277 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.277         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N7169
 CLMA_58_165/Y0                    td                    0.269      15.546 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.402      15.948         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_58_160/Y2                    td                    0.210      16.158 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.817      16.975         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14479
 CLMA_58_192/Y2                    td                    0.322      17.297 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/gateop/F
                                   net (fanout=1)        0.653      17.950         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14651
 CLMA_58_185/A1                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  17.950         Logic Levels: 7  
                                                                                   Logic: 3.271ns(46.755%), Route: 3.725ns(53.245%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      20.386         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.231      20.337                          

 Data required time                                                 20.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.337                          
 Data arrival time                                                  17.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.387                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      10.386         ntclkbufg_0      
 CLMA_70_224/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_70_224/Q3                    tco                   0.221      10.607 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.220      10.827         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3]
 CLMS_66_225/D4                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.827         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.113%), Route: 0.220ns(49.887%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                              -0.034      10.588                          

 Data required time                                                 10.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.588                          
 Data arrival time                                                  10.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      10.386         ntclkbufg_0      
 CLMS_18_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_18_213/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.089      10.699         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [2]
 CLMS_18_213/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/I13

 Data arrival time                                                  10.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMS_18_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                  10.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      10.386         ntclkbufg_0      
 CLMA_30_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5/opit_0_inv_L5Q/CLK

 CLMA_30_208/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.089      10.697         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5
 CLMA_30_208/C2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  10.697         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMA_30_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.235      10.351                          

 Data required time                                                 10.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.351                          
 Data arrival time                                                  10.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.585       4.961         ntclkbufg_1      
 CLMA_174_228/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK

 CLMA_174_228/Q0                   tco                   0.289       5.250 r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.552       5.802         u_video_scale_eth_1/vin_x_cnt [5]
 CLMS_170_221/Y0                   td                    0.487       6.289 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.493       6.782         u_video_scale_eth_1/_N83892
 CLMS_162_229/Y1                   td                    0.212       6.994 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.699       7.693         u_video_scale_eth_1/_N8097
 CLMA_174_236/Y3                   td                    0.210       7.903 r       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.576       8.479         u_video_scale_eth_1/N42
 CLMS_162_229/Y2                   td                    0.487       8.966 r       u_video_scale_eth_1/N173_2/gateop_perm/Z
                                   net (fanout=2)        0.576       9.542         u_video_scale_eth_1/N173
 CLMS_166_205/CECO                 td                    0.184       9.726 r       u_video_scale_eth_1/vout_y_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.726         ntR2115          
 CLMS_166_209/CECO                 td                    0.184       9.910 r       u_video_scale_eth_1/vout_y_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.910         ntR2114          
 CLMS_166_213/CECO                 td                    0.184      10.094 r       u_video_scale_eth_1/vout_y_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.094         ntR2113          
 CLMS_166_217/CECO                 td                    0.184      10.278 r       u_video_scale_eth_1/vout_y_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.278         ntR2112          
 CLMS_166_221/CECO                 td                    0.184      10.462 r       u_video_scale_eth_1/vout_y_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.462         ntR2111          
 CLMS_166_225/CECO                 td                    0.184      10.646 r       u_video_scale_eth_1/vout_y_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.646         ntR2110          
 CLMS_166_229/CECO                 td                    0.184      10.830 r       u_video_scale_eth_1/vout_y_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.830         ntR2109          
 CLMS_166_233/CECI                                                         r       u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CE

 Data arrival time                                                  10.830         Logic Levels: 11 
                                                                                   Logic: 2.973ns(50.656%), Route: 2.896ns(49.344%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.531      19.431         ntclkbufg_1      
 CLMS_166_233/CLK                                                          r       u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Setup time                                             -0.729      18.860                          

 Data required time                                                 18.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.860                          
 Data arrival time                                                  10.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_y_cnt[31]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.585       4.961         ntclkbufg_1      
 CLMA_174_228/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK

 CLMA_174_228/Q0                   tco                   0.289       5.250 r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.552       5.802         u_video_scale_eth_1/vin_x_cnt [5]
 CLMS_170_221/Y0                   td                    0.487       6.289 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.493       6.782         u_video_scale_eth_1/_N83892
 CLMS_162_229/Y1                   td                    0.212       6.994 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.699       7.693         u_video_scale_eth_1/_N8097
 CLMA_174_236/Y3                   td                    0.210       7.903 r       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.576       8.479         u_video_scale_eth_1/N42
 CLMS_162_229/Y2                   td                    0.487       8.966 r       u_video_scale_eth_1/N173_2/gateop_perm/Z
                                   net (fanout=2)        0.576       9.542         u_video_scale_eth_1/N173
 CLMS_166_205/CECO                 td                    0.184       9.726 r       u_video_scale_eth_1/vout_y_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.726         ntR2115          
 CLMS_166_209/CECO                 td                    0.184       9.910 r       u_video_scale_eth_1/vout_y_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.910         ntR2114          
 CLMS_166_213/CECO                 td                    0.184      10.094 r       u_video_scale_eth_1/vout_y_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.094         ntR2113          
 CLMS_166_217/CECO                 td                    0.184      10.278 r       u_video_scale_eth_1/vout_y_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.278         ntR2112          
 CLMS_166_221/CECO                 td                    0.184      10.462 r       u_video_scale_eth_1/vout_y_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.462         ntR2111          
 CLMS_166_225/CECO                 td                    0.184      10.646 r       u_video_scale_eth_1/vout_y_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.646         ntR2110          
 CLMS_166_229/CECO                 td                    0.184      10.830 r       u_video_scale_eth_1/vout_y_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.830         ntR2109          
 CLMS_166_233/CECI                                                         r       u_video_scale_eth_1/vout_y_cnt[31]/opit_0_A2Q21/CE

 Data arrival time                                                  10.830         Logic Levels: 11 
                                                                                   Logic: 2.973ns(50.656%), Route: 2.896ns(49.344%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.531      19.431         ntclkbufg_1      
 CLMS_166_233/CLK                                                          r       u_video_scale_eth_1/vout_y_cnt[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Setup time                                             -0.729      18.860                          

 Data required time                                                 18.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.860                          
 Data arrival time                                                  10.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_y_cnt[25]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.585       4.961         ntclkbufg_1      
 CLMA_174_228/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK

 CLMA_174_228/Q0                   tco                   0.289       5.250 r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.552       5.802         u_video_scale_eth_1/vin_x_cnt [5]
 CLMS_170_221/Y0                   td                    0.487       6.289 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.493       6.782         u_video_scale_eth_1/_N83892
 CLMS_162_229/Y1                   td                    0.212       6.994 r       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.699       7.693         u_video_scale_eth_1/_N8097
 CLMA_174_236/Y3                   td                    0.210       7.903 r       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.576       8.479         u_video_scale_eth_1/N42
 CLMS_162_229/Y2                   td                    0.487       8.966 r       u_video_scale_eth_1/N173_2/gateop_perm/Z
                                   net (fanout=2)        0.576       9.542         u_video_scale_eth_1/N173
 CLMS_166_205/CECO                 td                    0.184       9.726 r       u_video_scale_eth_1/vout_y_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.726         ntR2115          
 CLMS_166_209/CECO                 td                    0.184       9.910 r       u_video_scale_eth_1/vout_y_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.910         ntR2114          
 CLMS_166_213/CECO                 td                    0.184      10.094 r       u_video_scale_eth_1/vout_y_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.094         ntR2113          
 CLMS_166_217/CECO                 td                    0.184      10.278 r       u_video_scale_eth_1/vout_y_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.278         ntR2112          
 CLMS_166_221/CECO                 td                    0.184      10.462 r       u_video_scale_eth_1/vout_y_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.462         ntR2111          
 CLMS_166_225/CECO                 td                    0.184      10.646 r       u_video_scale_eth_1/vout_y_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      10.646         ntR2110          
 CLMS_166_229/CECI                                                         r       u_video_scale_eth_1/vout_y_cnt[25]/opit_0_A2Q21/CE

 Data arrival time                                                  10.646         Logic Levels: 10 
                                                                                   Logic: 2.789ns(49.059%), Route: 2.896ns(50.941%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.531      19.431         ntclkbufg_1      
 CLMS_166_229/CLK                                                          r       u_video_scale_eth_1/vout_y_cnt[25]/opit_0_A2Q21/CLK
 clock pessimism                                         0.308      19.739                          
 clock uncertainty                                      -0.150      19.589                          

 Setup time                                             -0.729      18.860                          

 Data required time                                                 18.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.860                          
 Data arrival time                                                  10.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/wr_fifo_data[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.652       4.738         ntclkbufg_1      
 CLMA_230_253/CLK                                                          r       u_img_data_pkt/wr_fifo_data[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_253/Q3                   tco                   0.221       4.959 f       u_img_data_pkt/wr_fifo_data[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.312       5.271         u_img_data_pkt/wr_fifo_data [3]
 DRM_234_252/DA0[3]                                                        f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   5.271         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.463%), Route: 0.312ns(58.537%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 DRM_234_252/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Hold time                                               0.156       4.930                          

 Data required time                                                  4.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.930                          
 Data arrival time                                                   5.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/neg_vsync_d0/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.652       4.738         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMA_222_260/Q2                   tco                   0.224       4.962 f       u_img_data_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=9)        0.089       5.051         u_img_data_pkt/img_vsync_d1
 CLMA_222_260/A4                                                           f       u_img_data_pkt/neg_vsync_d0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.051         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/neg_vsync_d0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.346       4.738                          
 clock uncertainty                                       0.000       4.738                          

 Hold time                                              -0.035       4.703                          

 Data required time                                                  4.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.703                          
 Data arrival time                                                   5.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_data_d0[12]/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/wr_fifo_data[28]/opit_0_inv_L5Q_perm/L0
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.531       4.617         ntclkbufg_1      
 CLMA_230_248/CLK                                                          r       u_img_data_pkt/img_data_d0[12]/opit_0_inv/CLK

 CLMA_230_248/Q1                   tco                   0.224       4.841 f       u_img_data_pkt/img_data_d0[12]/opit_0_inv/Q
                                   net (fanout=2)        0.217       5.058         u_img_data_pkt/img_data_d0 [12]
 CLMA_230_253/A0                                                           f       u_img_data_pkt/wr_fifo_data[28]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.058         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 CLMA_230_253/CLK                                                          r       u_img_data_pkt/wr_fifo_data[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Hold time                                              -0.094       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_266_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_97/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.446       5.690         ms72xx_ctl/ms7200_ctl/dri_cnt [8]
 CLMA_266_104/Y2                   td                    0.322       6.012 r       ms72xx_ctl/ms7200_ctl/N1872_4/gateop_perm/Z
                                   net (fanout=1)        0.396       6.408         ms72xx_ctl/ms7200_ctl/_N80848
 CLMA_270_104/Y0                   td                    0.210       6.618 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=14)       0.600       7.218         ms72xx_ctl/ms7200_ctl/_N73715
 CLMS_266_93/Y2                    td                    0.210       7.428 r       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=11)       0.593       8.021         ms72xx_ctl/ms7200_ctl/N2069
 CLMA_274_96/Y2                    td                    0.341       8.362 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.258       8.620         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_97/Y0                    td                    0.210       8.830 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.272       9.102         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_270_92/Y0                    td                    0.294       9.396 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.396       9.792         ms72xx_ctl/ms7200_ctl/N8
 CLMA_270_92/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.792         Logic Levels: 6  
                                                                                   Logic: 1.876ns(38.784%), Route: 2.961ns(61.216%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_270_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.360                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_266_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_97/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.446       5.690         ms72xx_ctl/ms7200_ctl/dri_cnt [8]
 CLMA_266_104/Y2                   td                    0.322       6.012 r       ms72xx_ctl/ms7200_ctl/N1872_4/gateop_perm/Z
                                   net (fanout=1)        0.396       6.408         ms72xx_ctl/ms7200_ctl/_N80848
 CLMA_270_104/Y0                   td                    0.210       6.618 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=14)       0.600       7.218         ms72xx_ctl/ms7200_ctl/_N73715
 CLMS_266_93/Y2                    td                    0.210       7.428 r       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=11)       0.593       8.021         ms72xx_ctl/ms7200_ctl/N2069
 CLMA_274_96/Y2                    td                    0.341       8.362 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.258       8.620         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_97/Y0                    td                    0.210       8.830 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.272       9.102         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_270_92/Y0                    td                    0.294       9.396 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.396       9.792         ms72xx_ctl/ms7200_ctl/N8
 CLMA_270_92/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.792         Logic Levels: 6  
                                                                                   Logic: 1.876ns(38.784%), Route: 2.961ns(61.216%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_270_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.360                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L2
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_266_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_97/Q0                    tco                   0.289       5.244 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.446       5.690         ms72xx_ctl/ms7200_ctl/dri_cnt [8]
 CLMA_266_104/Y2                   td                    0.322       6.012 r       ms72xx_ctl/ms7200_ctl/N1872_4/gateop_perm/Z
                                   net (fanout=1)        0.396       6.408         ms72xx_ctl/ms7200_ctl/_N80848
 CLMA_270_104/Y0                   td                    0.210       6.618 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=14)       0.600       7.218         ms72xx_ctl/ms7200_ctl/_N73715
 CLMS_266_93/Y2                    td                    0.210       7.428 r       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=11)       0.406       7.834         ms72xx_ctl/ms7200_ctl/N2069
 CLMA_270_92/Y2                    td                    0.210       8.044 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=3)        0.254       8.298         ms72xx_ctl/ms7200_ctl/N2093 [2]
 CLMS_270_93/Y3                    td                    0.210       8.508 r       ms72xx_ctl/ms7200_ctl/state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.560       9.068         ms72xx_ctl/ms7200_ctl/state_n [5]
 CLMA_270_92/Y1                    td                    0.468       9.536 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.410       9.946         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_274_88/C2                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.946         Logic Levels: 6  
                                                                                   Logic: 1.919ns(38.449%), Route: 3.072ns(61.551%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_274_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.391     104.378                          

 Data required time                                                104.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.378                          
 Data arrival time                                                   9.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.432                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_262_104/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_262_104/Q0                   tco                   0.222       4.835 f       ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.086       4.921         ms72xx_ctl/iic_dri_tx/twr_cnt [3]
 CLMA_262_104/B4                                                           f       ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_262_104/CLK                                                          r       ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.035       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMS_294_97/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/CLK

 CLMS_294_97/Q3                    tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.923         ms72xx_ctl/iic_dri_rx/fre_cnt [4]
 CLMS_294_97/D4                                                            f       ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_294_97/CLK                                                           r       ms72xx_ctl/iic_dri_rx/fre_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_290_100/CLK                                                          r       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_290_100/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.089       4.923         ms72xx_ctl/iic_dri_rx/twr_cnt [2]
 CLMA_290_100/D4                                                           f       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_290_100/CLK                                                          r       ms72xx_ctl/iic_dri_rx/twr_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[40]/opit_0_inv_L5Q_perm/CE
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.743
  Launch Clock Delay      :  2.189
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.585       2.189         eth_tx_clk_2     
 CLMS_254_249/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK

 CLMS_254_249/Q0                   tco                   0.289       2.478 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.130       2.608         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2
 CLMA_254_248/Y2                   td                    0.478       3.086 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_fsm[4:0]_26/gateop_perm/Z
                                   net (fanout=1)        0.123       3.209         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/_N61329
 CLMA_254_248/Y0                   td                    0.487       3.696 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.586       4.282         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/next_state [4]
 CLMA_262_252/Y1                   td                    0.212       4.494 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N359_1/gateop_perm/Z
                                   net (fanout=5)        0.625       5.119         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/_N73837
 CLMA_262_252/Y2                   td                    0.341       5.460 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N366_3/gateop/F
                                   net (fanout=4)        0.445       5.905         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N366
 CLMS_266_237/Y3                   td                    0.287       6.192 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N620/gateop_perm/Z
                                   net (fanout=26)       0.460       6.652         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N620
 CLMA_274_232/CECO                 td                    0.184       6.836 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[43]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.836         ntR2194          
 CLMA_274_236/CECO                 td                    0.184       7.020 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[38]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.020         ntR2193          
 CLMA_274_240/CECO                 td                    0.184       7.204 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[42]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       7.204         ntR2192          
 CLMA_274_244/CECI                                                         r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[40]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.204         Logic Levels: 8  
                                                                                   Logic: 2.646ns(52.762%), Route: 2.369ns(47.238%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784       7.153 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531       9.743         eth_tx_clk_2     
 CLMA_274_244/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[40]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      10.153                          
 clock uncertainty                                      -0.150      10.003                          

 Setup time                                             -0.729       9.274                          

 Data required time                                                  9.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.274                          
 Data arrival time                                                   7.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[44]/opit_0_inv_L5Q_perm/CE
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.743
  Launch Clock Delay      :  2.189
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.585       2.189         eth_tx_clk_2     
 CLMS_254_249/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK

 CLMS_254_249/Q0                   tco                   0.289       2.478 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.130       2.608         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2
 CLMA_254_248/Y2                   td                    0.478       3.086 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_fsm[4:0]_26/gateop_perm/Z
                                   net (fanout=1)        0.123       3.209         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/_N61329
 CLMA_254_248/Y0                   td                    0.487       3.696 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.586       4.282         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/next_state [4]
 CLMA_262_252/Y1                   td                    0.212       4.494 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N359_1/gateop_perm/Z
                                   net (fanout=5)        0.625       5.119         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/_N73837
 CLMA_262_252/Y2                   td                    0.341       5.460 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N366_3/gateop/F
                                   net (fanout=4)        0.445       5.905         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N366
 CLMS_266_237/Y3                   td                    0.287       6.192 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N620/gateop_perm/Z
                                   net (fanout=26)       0.460       6.652         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N620
 CLMA_274_232/CECO                 td                    0.184       6.836 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[43]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.836         ntR2194          
 CLMA_274_236/CECO                 td                    0.184       7.020 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[38]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.020         ntR2193          
 CLMA_274_240/CECO                 td                    0.184       7.204 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[42]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       7.204         ntR2192          
 CLMA_274_244/CECI                                                         r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[44]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.204         Logic Levels: 8  
                                                                                   Logic: 2.646ns(52.762%), Route: 2.369ns(47.238%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784       7.153 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531       9.743         eth_tx_clk_2     
 CLMA_274_244/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[44]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.410      10.153                          
 clock uncertainty                                      -0.150      10.003                          

 Setup time                                             -0.729       9.274                          

 Data required time                                                  9.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.274                          
 Data arrival time                                                   7.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.743
  Launch Clock Delay      :  2.189
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.585       2.189         eth_tx_clk_2     
 CLMS_222_221/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK

 CLMS_222_221/Q3                   tco                   0.288       2.477 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.589       3.066         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [1]
                                   td                    0.326       3.392 f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.392         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8837
 CLMA_230_216/Y2                   td                    0.271       3.663 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.407       4.070         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [3]
                                   td                    0.474       4.544 f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.544         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8870
 CLMS_226_213/Y2                   td                    0.271       4.815 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.561       5.376         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [4]
                                   td                    0.327       5.703 f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.703         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7151
 CLMA_226_216/COUT                 td                    0.058       5.761 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.761         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7153
                                   td                    0.058       5.819 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.819         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7155
 CLMA_226_220/COUT                 td                    0.058       5.877 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.877         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7157
                                   td                    0.058       5.935 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.935         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7159
 CLMA_226_224/COUT                 td                    0.058       5.993 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.993         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7161
 CLMA_226_228/Y0                   td                    0.269       6.262 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.396       6.658         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [16]
 CLMA_226_232/Y2                   td                    0.210       6.868 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.405       7.273         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/nb1 [16]
                                   td                    0.477       7.750 f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.750         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N7099
                                                                           f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.750         Logic Levels: 7  
                                                                                   Logic: 3.203ns(57.598%), Route: 2.358ns(42.402%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784       7.153 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531       9.743         eth_tx_clk_2     
 CLMA_222_228/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.417      10.160                          
 clock uncertainty                                      -0.150      10.010                          

 Setup time                                             -0.150       9.860                          

 Data required time                                                  9.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.860                          
 Data arrival time                                                   7.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[13]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[21]/opit_0_inv/D
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  1.864
  Clock Pessimism Removal :  -0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784      -0.847 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       0.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       1.864         eth_tx_clk_2     
 CLMS_274_273/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[13]/opit_0_inv/CLK

 CLMS_274_273/Q3                   tco                   0.221       2.085 f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[13]/opit_0_inv/Q
                                   net (fanout=2)        0.085       2.170         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip [13]
 CLMS_274_273/AD                                                           f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[21]/opit_0_inv/D

 Data arrival time                                                   2.170         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       2.312         eth_tx_clk_2     
 CLMS_274_273/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[21]/opit_0_inv/CLK
 clock pessimism                                        -0.448       1.864                          
 clock uncertainty                                       0.000       1.864                          

 Hold time                                               0.053       1.917                          

 Data required time                                                  1.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.917                          
 Data arrival time                                                   2.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[4]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[12]/opit_0_inv/D
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  1.864
  Clock Pessimism Removal :  -0.419

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784      -0.847 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       0.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       1.864         eth_tx_clk_2     
 CLMA_262_264/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[4]/opit_0_inv/CLK

 CLMA_262_264/Q2                   tco                   0.228       2.092 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[4]/opit_0_inv/Q
                                   net (fanout=2)        0.104       2.196         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac [4]
 CLMS_262_265/M1                                                           r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[12]/opit_0_inv/D

 Data arrival time                                                   2.196         Logic Levels: 0  
                                                                                   Logic: 0.228ns(68.675%), Route: 0.104ns(31.325%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       2.312         eth_tx_clk_2     
 CLMS_262_265/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[12]/opit_0_inv/CLK
 clock pessimism                                        -0.419       1.893                          
 clock uncertainty                                       0.000       1.893                          

 Hold time                                              -0.014       1.879                          

 Data required time                                                  1.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.879                          
 Data arrival time                                                   2.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[0]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.189
  Launch Clock Delay      :  1.743
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784      -0.847 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       0.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531       1.743         eth_tx_clk_2     
 CLMA_286_225/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_225/Q0                   tco                   0.222       1.965 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.087       2.052         u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data [30]
 CLMA_286_225/B4                                                           f       u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.052         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.585       2.189         eth_tx_clk_2     
 CLMA_286_225/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       1.743                          
 clock uncertainty                                       0.000       1.743                          

 Hold time                                              -0.035       1.708                          

 Data required time                                                  1.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.708                          
 Data arrival time                                                   2.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMS_242_297/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK

 CLMS_242_297/Q1                   tco                   0.291       4.412 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.588       5.000         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [2]
                                   td                    0.474       5.474 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.474         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8346
 CLMS_242_309/Y3                   td                    0.501       5.975 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.543       6.518         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMS_246_305/COUT                 td                    0.344       6.862 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.862         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8403
                                   td                    0.058       6.920 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.920         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8405
 CLMS_246_309/Y3                   td                    0.501       7.421 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.426       7.847         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [9]
                                   td                    0.326       8.173 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.173         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8467
 CLMA_242_316/COUT                 td                    0.058       8.231 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.231         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8469
                                   td                    0.058       8.289 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.289         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8471
 CLMA_242_320/COUT                 td                    0.058       8.347 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.347         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8473
 CLMA_242_324/Y0                   td                    0.269       8.616 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.442       9.058         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [16]
 CLMA_230_328/Y1                   td                    0.212       9.270 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.655       9.925         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/nb1 [16]
                                   td                    0.477      10.402 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.402         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8396
                                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.402         Logic Levels: 7  
                                                                                   Logic: 3.627ns(57.746%), Route: 2.654ns(42.254%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMA_246_320/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Setup time                                             -0.150      11.785                          

 Data required time                                                 11.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.785                          
 Data arrival time                                                  10.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/I02
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMS_242_297/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK

 CLMS_242_297/Q1                   tco                   0.291       4.412 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.588       5.000         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [2]
                                   td                    0.474       5.474 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.474         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8346
 CLMS_242_309/Y3                   td                    0.501       5.975 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.543       6.518         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMS_246_305/COUT                 td                    0.344       6.862 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.862         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8403
                                   td                    0.058       6.920 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.920         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8405
 CLMS_246_309/Y3                   td                    0.501       7.421 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.426       7.847         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [9]
                                   td                    0.326       8.173 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.173         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8467
 CLMA_242_316/COUT                 td                    0.058       8.231 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.231         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8469
                                   td                    0.058       8.289 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.289         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8471
 CLMA_242_320/COUT                 td                    0.058       8.347 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.347         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8473
 CLMA_242_324/Y0                   td                    0.269       8.616 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.442       9.058         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [16]
 CLMA_230_328/Y1                   td                    0.212       9.270 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.655       9.925         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/nb1 [16]
 CLMA_246_320/A2                                                           r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/I02

 Data arrival time                                                   9.925         Logic Levels: 7  
                                                                                   Logic: 3.150ns(54.273%), Route: 2.654ns(45.727%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMA_246_320/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Setup time                                             -0.388      11.547                          

 Data required time                                                 11.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.547                          
 Data arrival time                                                   9.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/I04
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMS_242_297/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK

 CLMS_242_297/Q1                   tco                   0.291       4.412 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.588       5.000         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [2]
                                   td                    0.474       5.474 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.474         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8346
 CLMS_242_309/Y3                   td                    0.501       5.975 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.543       6.518         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMS_246_305/COUT                 td                    0.344       6.862 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.862         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8403
                                   td                    0.058       6.920 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.920         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8405
 CLMS_246_309/Y3                   td                    0.501       7.421 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.426       7.847         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [9]
                                   td                    0.326       8.173 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.173         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8467
 CLMA_242_316/COUT                 td                    0.058       8.231 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.231         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8469
                                   td                    0.058       8.289 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.289         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8471
 CLMA_242_320/COUT                 td                    0.058       8.347 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.347         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8473
 CLMA_242_324/Y0                   td                    0.269       8.616 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.442       9.058         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [16]
 CLMA_230_328/Y1                   td                    0.212       9.270 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.724       9.994         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/nb1 [16]
 CLMA_246_320/A4                                                           r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   9.994         Logic Levels: 7  
                                                                                   Logic: 3.150ns(53.635%), Route: 2.723ns(46.365%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMA_246_320/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Setup time                                             -0.121      11.814                          

 Data required time                                                 11.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.814                          
 Data arrival time                                                   9.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[16]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[24]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_162_292/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[16]/opit_0_inv/CLK

 CLMA_162_292/Q3                   tco                   0.221       3.807 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[16]/opit_0_inv/Q
                                   net (fanout=2)        0.085       3.892         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac [16]
 CLMS_162_293/AD                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[24]/opit_0_inv/D

 Data arrival time                                                   3.892         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMS_162_293/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[24]/opit_0_inv/CLK
 clock pessimism                                        -0.506       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Hold time                                               0.053       3.668                          

 Data required time                                                  3.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.668                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_162_292/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/CLK

 CLMA_162_292/Q2                   tco                   0.224       3.810 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/Q
                                   net (fanout=3)        0.088       3.898         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac [25]
 CLMS_162_293/CD                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/D

 Data arrival time                                                   3.898         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMS_162_293/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/CLK
 clock pessimism                                        -0.506       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Hold time                                               0.053       3.668                          

 Data required time                                                  3.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.668                          
 Data arrival time                                                   3.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip[20]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMS_202_301/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_301/Q0                   tco                   0.226       3.812 r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.103       3.915         u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip_t [20]
 CLMA_202_300/M0                                                           r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip[20]/opit_0_inv/D

 Data arrival time                                                   3.915         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.693%), Route: 0.103ns(31.307%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_202_300/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip[20]/opit_0_inv/CLK
 clock pessimism                                        -0.506       3.615                          
 clock uncertainty                                       0.000       3.615                          

 Hold time                                              -0.014       3.601                          

 Data required time                                                  3.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.601                          
 Data arrival time                                                   3.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.664
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.624       4.996         ntclkbufg_7      
 CLMS_74_21/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_74_21/Q0                     tco                   0.289       5.285 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.254       5.539         coms1_reg_config/clock_20k_cnt [1]
 CLMA_74_20/Y1                     td                    0.460       5.999 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.437         coms1_reg_config/_N960
 CLMS_74_29/Y2                     td                    0.210       6.647 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.449       7.096         coms1_reg_config/N8
 CLMS_74_21/COUT                   td                    0.507       7.603 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.603         coms1_reg_config/_N6723
                                   td                    0.058       7.661 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.661         coms1_reg_config/_N6725
 CLMS_74_25/COUT                   td                    0.058       7.719 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.719         coms1_reg_config/_N6727
 CLMS_74_29/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.719         Logic Levels: 4  
                                                                                   Logic: 1.582ns(58.098%), Route: 1.141ns(41.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.542         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.590 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      42.348         _N41             
 PLL_158_55/CLK_OUT2               td                    0.098      42.446 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.505         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.505 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.580      45.085         ntclkbufg_7      
 CLMS_74_29/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      45.398                          
 clock uncertainty                                      -0.150      45.248                          

 Setup time                                             -0.170      45.078                          

 Data required time                                                 45.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.078                          
 Data arrival time                                                   7.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.359                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.624       4.996         ntclkbufg_7      
 CLMS_74_21/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_74_21/Q0                     tco                   0.289       5.285 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.254       5.539         coms1_reg_config/clock_20k_cnt [1]
 CLMA_74_20/Y1                     td                    0.460       5.999 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.437         coms1_reg_config/_N960
 CLMS_74_29/Y2                     td                    0.210       6.647 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.449       7.096         coms1_reg_config/N8
 CLMS_74_21/COUT                   td                    0.507       7.603 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.603         coms1_reg_config/_N6723
                                   td                    0.058       7.661 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.661         coms1_reg_config/_N6725
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.661         Logic Levels: 3  
                                                                                   Logic: 1.524ns(57.186%), Route: 1.141ns(42.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.542         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.590 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      42.348         _N41             
 PLL_158_55/CLK_OUT2               td                    0.098      42.446 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.505         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.505 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.574      45.079         ntclkbufg_7      
 CLMS_74_25/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      45.392                          
 clock uncertainty                                      -0.150      45.242                          

 Setup time                                             -0.167      45.075                          

 Data required time                                                 45.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.075                          
 Data arrival time                                                   7.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.414                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.624       4.996         ntclkbufg_7      
 CLMS_74_21/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_74_21/Q0                     tco                   0.289       5.285 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.254       5.539         coms1_reg_config/clock_20k_cnt [1]
 CLMA_74_20/Y1                     td                    0.460       5.999 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.437         coms1_reg_config/_N960
 CLMS_74_29/Y2                     td                    0.210       6.647 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.449       7.096         coms1_reg_config/N8
 CLMS_74_21/COUT                   td                    0.507       7.603 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.603         coms1_reg_config/_N6723
 CLMS_74_25/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.603         Logic Levels: 3  
                                                                                   Logic: 1.466ns(56.233%), Route: 1.141ns(43.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.542 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.542         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.590 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      42.348         _N41             
 PLL_158_55/CLK_OUT2               td                    0.098      42.446 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.505         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.505 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.574      45.079         ntclkbufg_7      
 CLMS_74_25/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      45.392                          
 clock uncertainty                                      -0.150      45.242                          

 Setup time                                             -0.170      45.072                          

 Data required time                                                 45.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.072                          
 Data arrival time                                                   7.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.469                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.996
  Launch Clock Delay      :  4.653
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.569       4.653         ntclkbufg_7      
 CLMA_74_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_20/Q0                     tco                   0.222       4.875 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.962         coms1_reg_config/clock_20k_cnt [0]
 CLMS_74_21/A0                                                             f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.962         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.624       4.996         ntclkbufg_7      
 CLMS_74_21/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.313       4.683                          
 clock uncertainty                                       0.000       4.683                          

 Hold time                                              -0.094       4.589                          

 Data required time                                                  4.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.589                          
 Data arrival time                                                   4.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.002
  Launch Clock Delay      :  4.658
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.574       4.658         ntclkbufg_7      
 CLMS_74_25/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_74_25/Q0                     tco                   0.222       4.880 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.965         coms1_reg_config/clock_20k_cnt [5]
 CLMS_74_25/A1                                                             f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.965         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.630       5.002         ntclkbufg_7      
 CLMS_74_25/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.344       4.658                          
 clock uncertainty                                       0.000       4.658                          

 Hold time                                              -0.121       4.537                          

 Data required time                                                  4.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.537                          
 Data arrival time                                                   4.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.007
  Launch Clock Delay      :  4.664
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.580       4.664         ntclkbufg_7      
 CLMS_74_29/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_74_29/Q0                     tco                   0.222       4.886 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.971         coms1_reg_config/clock_20k_cnt [9]
 CLMS_74_29/A1                                                             f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.971         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.635       5.007         ntclkbufg_7      
 CLMS_74_29/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.664                          
 clock uncertainty                                       0.000       4.664                          

 Hold time                                              -0.121       4.543                          

 Data required time                                                  4.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.543                          
 Data arrival time                                                   4.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_222_88/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_222_88/Q2                    tco                   0.290       5.813 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.696       6.509         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2]
 CLMA_222_88/COUT                  td                    0.344       6.853 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.853         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7732
                                   td                    0.058       6.911 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.911         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7734
 CLMA_222_92/COUT                  td                    0.058       6.969 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.969         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7736
                                   td                    0.058       7.027 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.027         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7738
 CLMA_222_96/Y3                    td                    0.501       7.528 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.402       7.930         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [11]
 CLMS_222_101/Y1                   td                    0.212       8.142 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[11]_1/gateop_perm/Z
                                   net (fanout=1)        0.540       8.682         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N85214
 CLMA_226_96/Y1                    td                    0.575       9.257 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.450       9.707         _N28             
 CLMA_222_104/D1                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.707         Logic Levels: 5  
                                                                                   Logic: 2.096ns(50.096%), Route: 2.088ns(49.904%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_222_104/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.304    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Setup time                                             -0.212    1005.232                          

 Data required time                                               1005.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.232                          
 Data arrival time                                                   9.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.525                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L2
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_222_88/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_222_88/Q2                    tco                   0.290       5.813 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.696       6.509         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2]
 CLMA_222_88/COUT                  td                    0.344       6.853 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.853         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7732
                                   td                    0.058       6.911 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.911         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7734
 CLMA_222_92/COUT                  td                    0.058       6.969 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.969         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7736
                                   td                    0.058       7.027 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.027         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7738
 CLMA_222_96/Y2                    td                    0.271       7.298 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.747       8.045         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [10]
 CLMS_218_89/C2                                                            r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.045         Logic Levels: 3  
                                                                                   Logic: 1.079ns(42.784%), Route: 1.443ns(57.216%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMS_218_89/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.391    1005.046                          

 Data required time                                               1005.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.046                          
 Data arrival time                                                   8.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.001                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L3
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_222_88/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_222_88/Q2                    tco                   0.290       5.813 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.696       6.509         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2]
 CLMA_222_88/COUT                  td                    0.344       6.853 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.853         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7732
                                   td                    0.058       6.911 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.911         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7734
 CLMA_222_92/COUT                  td                    0.058       6.969 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.969         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7736
 CLMA_222_96/Y1                    td                    0.498       7.467 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.419       7.886         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [9]
 CLMS_218_89/D3                                                            r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.886         Logic Levels: 3  
                                                                                   Logic: 1.248ns(52.814%), Route: 1.115ns(47.186%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMS_218_89/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.377    1005.060                          

 Data required time                                               1005.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.060                          
 Data arrival time                                                   7.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.174                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/I1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_222_100/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/CLK

 CLMA_222_100/Q0                   tco                   0.222       5.412 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.086       5.498         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wbin [12]
 CLMA_222_100/A1                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/I1

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_222_100/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.121       5.069                          

 Data required time                                                  5.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.069                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I01
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_222_88/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_222_88/Q0                    tco                   0.222       5.412 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.088       5.500         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [0]
 CLMA_222_88/A1                                                            f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   5.500         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_222_88/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.121       5.069                          

 Data required time                                                  5.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.069                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/I01
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_222_96/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_222_96/Q0                    tco                   0.222       5.412 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.091       5.503         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [8]
 CLMA_222_96/A1                                                            f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   5.503         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_222_96/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.121       5.069                          

 Data required time                                                  5.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.069                          
 Data arrival time                                                   5.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.328
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMA_214_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_100/Q0                   tco                   0.287       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.046       6.661         u_CORES/u_jtag_hub/data_ctrl
 CLMS_198_157/A3                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.661         Logic Levels: 0  
                                                                                   Logic: 0.287ns(21.530%), Route: 1.046ns(78.470%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.552      30.016         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279      30.295                          
 clock uncertainty                                      -0.050      30.245                          

 Setup time                                             -0.373      29.872                          

 Data required time                                                 29.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.872                          
 Data arrival time                                                   6.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.328
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMA_214_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_100/Q0                   tco                   0.287       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.171       6.786         u_CORES/u_jtag_hub/data_ctrl
 CLMS_198_157/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.684%), Route: 1.171ns(80.316%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.552      30.016         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279      30.295                          
 clock uncertainty                                      -0.050      30.245                          

 Setup time                                             -0.194      30.051                          

 Data required time                                                 30.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.051                          
 Data arrival time                                                   6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.016
  Launch Clock Delay      :  5.328
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMA_214_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_100/Q0                   tco                   0.287       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.173       6.788         u_CORES/u_jtag_hub/data_ctrl
 CLMS_198_157/C0                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.788         Logic Levels: 0  
                                                                                   Logic: 0.287ns(19.658%), Route: 1.173ns(80.342%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464      28.464         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      28.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.552      30.016         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.279      30.295                          
 clock uncertainty                                      -0.050      30.245                          

 Setup time                                             -0.174      30.071                          

 Data required time                                                 30.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.071                          
 Data arrival time                                                   6.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310       3.310         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       4.841         ntclkbufg_2      
 CLMA_186_220/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_220/Q1                   tco                   0.224       5.065 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.151         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [213]
 CLMS_186_221/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.151         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMS_186_221/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458       4.870                          
 clock uncertainty                                       0.000       4.870                          

 Hold time                                              -0.034       4.836                          

 Data required time                                                  4.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.836                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310       3.310         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       4.841         ntclkbufg_2      
 CLMS_222_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_173/Q2                   tco                   0.224       5.065 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.151         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21]
 CLMA_222_172/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.151         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMA_222_172/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458       4.870                          
 clock uncertainty                                       0.000       4.870                          

 Hold time                                              -0.035       4.835                          

 Data required time                                                  4.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.835                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -0.487

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310       3.310         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       4.841         ntclkbufg_2      
 CLMA_194_205/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_205/Q0                   tco                   0.222       5.063 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.148         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [136]
 CLMA_194_205/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMA_194_205/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.487       4.841                          
 clock uncertainty                                       0.000       4.841                          

 Hold time                                              -0.035       4.806                          

 Data required time                                                  4.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.806                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.495 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_153/Q3                   tco                   0.288      30.368 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.429      30.797         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_186_156/Y2                   td                    0.478      31.275 r       u_CORES/u_debug_core_0/u_hub_data_decode/N227_1/gateop_perm/Z
                                   net (fanout=1)        0.120      31.395         u_CORES/u_debug_core_0/u_hub_data_decode/_N2116
 CLMA_186_156/Y0                   td                    0.210      31.605 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.666      32.271         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_174_160/Y2                   td                    0.286      32.557 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N520/gateop/Z
                                   net (fanout=2)        0.307      32.864         u_CORES/u_debug_core_0/u_rd_addr_gen/N520
 CLMA_174_152/CECO                 td                    0.184      33.048 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.048         ntR1949          
 CLMA_174_156/CECO                 td                    0.184      33.232 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.232         ntR1948          
 CLMA_174_160/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.232         Logic Levels: 5  
                                                                                   Logic: 1.630ns(51.713%), Route: 1.522ns(48.287%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310      53.310         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      53.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      54.841         ntclkbufg_2      
 CLMA_174_160/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.841                          
 clock uncertainty                                      -0.050      54.791                          

 Setup time                                             -0.729      54.062                          

 Data required time                                                 54.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.062                          
 Data arrival time                                                  33.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.495 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_153/Q3                   tco                   0.288      30.368 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.429      30.797         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_186_156/Y2                   td                    0.478      31.275 r       u_CORES/u_debug_core_0/u_hub_data_decode/N227_1/gateop_perm/Z
                                   net (fanout=1)        0.120      31.395         u_CORES/u_debug_core_0/u_hub_data_decode/_N2116
 CLMA_186_156/Y0                   td                    0.210      31.605 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.666      32.271         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_174_160/Y2                   td                    0.286      32.557 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N520/gateop/Z
                                   net (fanout=2)        0.307      32.864         u_CORES/u_debug_core_0/u_rd_addr_gen/N520
 CLMA_174_152/CECO                 td                    0.184      33.048 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.048         ntR1949          
 CLMA_174_156/CECO                 td                    0.184      33.232 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.232         ntR1948          
 CLMA_174_160/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  33.232         Logic Levels: 5  
                                                                                   Logic: 1.630ns(51.713%), Route: 1.522ns(48.287%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310      53.310         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      53.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      54.841         ntclkbufg_2      
 CLMA_174_160/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      54.841                          
 clock uncertainty                                      -0.050      54.791                          

 Setup time                                             -0.729      54.062                          

 Data required time                                                 54.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.062                          
 Data arrival time                                                  33.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.495 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_194_153/Y0                   tco                   0.375      30.455 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=13)       0.574      31.029         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_190_165/Y2                   td                    0.478      31.507 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_6/gateop_perm/Z
                                   net (fanout=10)       0.635      32.142         u_CORES/u_debug_core_0/_N2155
 CLMS_198_173/Y3                   td                    0.210      32.352 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z
                                   net (fanout=4)        0.402      32.754         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69
 CLMS_198_177/Y0                   td                    0.196      32.950 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N244_inv/gateop_perm/Z
                                   net (fanout=4)        0.247      33.197         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N244
 CLMA_198_172/CE                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.197         Logic Levels: 3  
                                                                                   Logic: 1.259ns(40.391%), Route: 1.858ns(59.609%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310      53.310         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      53.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      54.841         ntclkbufg_2      
 CLMA_198_172/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.841                          
 clock uncertainty                                      -0.050      54.791                          

 Setup time                                             -0.617      54.174                          

 Data required time                                                 54.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.174                          
 Data arrival time                                                  33.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.136 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_8      
 CLMA_194_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_194_156/Q2                   tco                   0.224      29.891 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.086      29.977         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_194_157/A4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.977         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMA_194_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          

 Hold time                                              -0.035       5.343                          

 Data required time                                                  5.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.343                          
 Data arrival time                                                  29.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.136 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_8      
 CLMA_194_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_194_156/Q3                   tco                   0.221      29.888 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.086      29.974         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_194_157/B0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.974         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMA_194_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          

 Hold time                                              -0.080       5.298                          

 Data required time                                                  5.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.298                          
 Data arrival time                                                  29.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.136 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_8      
 CLMA_194_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_194_156/Q1                   tco                   0.224      29.891 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.190      30.081         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_194_157/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.081         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.106%), Route: 0.190ns(45.894%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       3.743 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.328         ntclkbufg_2      
 CLMA_194_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          

 Hold time                                              -0.035       5.343                          

 Data required time                                                  5.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.343                          
 Data arrival time                                                  30.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.773  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.830      78.830         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      78.830 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.610      80.440         ntclkbufg_2      
 CLMA_198_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_148/Q0                   tco                   0.287      80.727 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.373      81.100         u_CORES/conf_sel [0]
 CLMA_194_153/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.100         Logic Levels: 0  
                                                                                   Logic: 0.287ns(43.485%), Route: 0.373ns(56.515%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.136 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.773  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.830      78.830         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      78.830 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.610      80.440         ntclkbufg_2      
 CLMA_198_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_148/Q0                   tco                   0.287      80.727 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.373      81.100         u_CORES/conf_sel [0]
 CLMA_194_153/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.100         Logic Levels: 0  
                                                                                   Logic: 0.287ns(43.485%), Route: 0.373ns(56.515%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.136 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.773  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.440
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.830      78.830         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      78.830 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.610      80.440         ntclkbufg_2      
 CLMA_198_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_148/Q0                   tco                   0.287      80.727 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.373      81.100         u_CORES/conf_sel [0]
 CLMA_194_153/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.100         Logic Levels: 0  
                                                                                   Logic: 0.287ns(43.485%), Route: 0.373ns(56.515%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.136 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.900                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.552     130.016         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_157/Q2                   tco                   0.249     130.265 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.213     130.478         u_CORES/id_o [3] 
 CLMA_194_153/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.478         Logic Levels: 0  
                                                                                   Logic: 0.249ns(53.896%), Route: 0.213ns(46.104%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.495 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                              -0.014     130.116                          

 Data required time                                                130.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.116                          
 Data arrival time                                                 130.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.552     130.016         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_157/Q0                   tco                   0.222     130.238 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.315     130.553         u_CORES/id_o [1] 
 CLMA_194_153/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.553         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.341%), Route: 0.315ns(58.659%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.495 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                               0.053     130.183                          

 Data required time                                                130.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.183                          
 Data arrival time                                                 130.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.016
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.464     128.464         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000     128.464 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.552     130.016         ntclkbufg_2      
 CLMA_198_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_148/Q3                   tco                   0.221     130.237 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.365     130.602         u_CORES/id_o [4] 
 CLMA_194_156/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.602         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.713%), Route: 0.365ns(62.287%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.495 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_8      
 CLMA_194_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                               0.053     130.183                          

 Data required time                                                130.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.183                          
 Data arrival time                                                 130.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.995  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  3.920
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.466       3.920         nt_sys_clk       
 CLMA_190_180/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_190_180/Q1                   tco                   0.291       4.211 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=389)      1.144       5.355         u_CORES/u_debug_core_0/resetn
 CLMS_214_157/RSCO                 td                    0.147       5.502 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.502         ntR852           
 CLMS_214_161/RSCO                 td                    0.147       5.649 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.649         ntR851           
 CLMS_214_165/RSCO                 td                    0.147       5.796 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.796         ntR850           
 CLMS_214_169/RSCO                 td                    0.147       5.943 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.943         ntR849           
 CLMS_214_173/RSCO                 td                    0.147       6.090 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.090         ntR848           
 CLMS_214_177/RSCO                 td                    0.147       6.237 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.237         ntR847           
 CLMS_214_181/RSCO                 td                    0.147       6.384 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.384         ntR846           
 CLMS_214_185/RSCO                 td                    0.147       6.531 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       6.531         ntR845           
 CLMS_214_193/RSCO                 td                    0.147       6.678 f       u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.678         ntR844           
 CLMS_214_197/RSCO                 td                    0.147       6.825 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.825         ntR843           
 CLMS_214_201/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv/RS

 Data arrival time                                                   6.825         Logic Levels: 10 
                                                                                   Logic: 1.761ns(60.620%), Route: 1.144ns(39.380%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.471      22.674         nt_sys_clk       
 CLMS_214_201/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv/CLK
 clock pessimism                                         0.251      22.925                          
 clock uncertainty                                      -0.050      22.875                          

 Recovery time                                           0.000      22.875                          

 Data required time                                                 22.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.875                          
 Data arrival time                                                   6.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.995  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  3.920
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.466       3.920         nt_sys_clk       
 CLMA_190_180/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_190_180/Q1                   tco                   0.291       4.211 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=389)      1.144       5.355         u_CORES/u_debug_core_0/resetn
 CLMS_214_157/RSCO                 td                    0.147       5.502 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.502         ntR852           
 CLMS_214_161/RSCO                 td                    0.147       5.649 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.649         ntR851           
 CLMS_214_165/RSCO                 td                    0.147       5.796 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.796         ntR850           
 CLMS_214_169/RSCO                 td                    0.147       5.943 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.943         ntR849           
 CLMS_214_173/RSCO                 td                    0.147       6.090 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.090         ntR848           
 CLMS_214_177/RSCO                 td                    0.147       6.237 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.237         ntR847           
 CLMS_214_181/RSCO                 td                    0.147       6.384 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.384         ntR846           
 CLMS_214_185/RSCO                 td                    0.147       6.531 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       6.531         ntR845           
 CLMS_214_193/RSCO                 td                    0.147       6.678 f       u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.678         ntR844           
 CLMS_214_197/RSCO                 td                    0.147       6.825 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.825         ntR843           
 CLMS_214_201/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/RS

 Data arrival time                                                   6.825         Logic Levels: 10 
                                                                                   Logic: 1.761ns(60.620%), Route: 1.144ns(39.380%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.471      22.674         nt_sys_clk       
 CLMS_214_201/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/CLK
 clock pessimism                                         0.251      22.925                          
 clock uncertainty                                      -0.050      22.875                          

 Recovery time                                           0.000      22.875                          

 Data required time                                                 22.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.875                          
 Data arrival time                                                   6.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][62]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.995  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.674
  Launch Clock Delay      :  3.920
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.466       3.920         nt_sys_clk       
 CLMA_190_180/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_190_180/Q1                   tco                   0.291       4.211 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=389)      1.144       5.355         u_CORES/u_debug_core_0/resetn
 CLMS_214_157/RSCO                 td                    0.147       5.502 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.502         ntR852           
 CLMS_214_161/RSCO                 td                    0.147       5.649 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.649         ntR851           
 CLMS_214_165/RSCO                 td                    0.147       5.796 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.796         ntR850           
 CLMS_214_169/RSCO                 td                    0.147       5.943 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.943         ntR849           
 CLMS_214_173/RSCO                 td                    0.147       6.090 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.090         ntR848           
 CLMS_214_177/RSCO                 td                    0.147       6.237 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.237         ntR847           
 CLMS_214_181/RSCO                 td                    0.147       6.384 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.384         ntR846           
 CLMS_214_185/RSCO                 td                    0.147       6.531 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       6.531         ntR845           
 CLMS_214_193/RSCO                 td                    0.147       6.678 f       u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.678         ntR844           
 CLMS_214_197/RSCO                 td                    0.147       6.825 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.825         ntR843           
 CLMS_214_201/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][62]/opit_0_inv/RS

 Data arrival time                                                   6.825         Logic Levels: 10 
                                                                                   Logic: 1.761ns(60.620%), Route: 1.144ns(39.380%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.471      22.674         nt_sys_clk       
 CLMS_214_201/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][62]/opit_0_inv/CLK
 clock pessimism                                         0.251      22.925                          
 clock uncertainty                                      -0.050      22.875                          

 Recovery time                                           0.000      22.875                          

 Data required time                                                 22.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.875                          
 Data arrival time                                                   6.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[10]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.716
  Launch Clock Delay      :  3.623
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.420       3.623         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q0                   tco                   0.222       3.845 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.518       4.363         u_hsst_core/P_LANE_RST_3
 CLMA_146_320/RSCO                 td                    0.115       4.478 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.478         ntR1719          
 CLMA_146_324/RSCI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[10]/opit_0_A2Q21/RS

 Data arrival time                                                   4.478         Logic Levels: 1  
                                                                                   Logic: 0.337ns(39.415%), Route: 0.518ns(60.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     3.262       4.716         nt_sys_clk       
 CLMA_146_324/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.531       4.185                          
 clock uncertainty                                       0.000       4.185                          

 Removal time                                            0.000       4.185                          

 Data required time                                                  4.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.185                          
 Data arrival time                                                   4.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[11]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.716
  Launch Clock Delay      :  3.623
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.420       3.623         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q0                   tco                   0.222       3.845 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.518       4.363         u_hsst_core/P_LANE_RST_3
 CLMA_146_320/RSCO                 td                    0.115       4.478 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.478         ntR1719          
 CLMA_146_324/RSCI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[11]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.478         Logic Levels: 1  
                                                                                   Logic: 0.337ns(39.415%), Route: 0.518ns(60.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     3.262       4.716         nt_sys_clk       
 CLMA_146_324/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[11]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.531       4.185                          
 clock uncertainty                                       0.000       4.185                          

 Removal time                                            0.000       4.185                          

 Data required time                                                  4.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.185                          
 Data arrival time                                                   4.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[6]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.646  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.520
  Launch Clock Delay      :  3.623
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.420       3.623         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q0                   tco                   0.226       3.849 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.515       4.364         u_hsst_core/P_LANE_RST_3
 CLMA_146_332/RS                                                           r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[6]/opit_0_A2Q21/RS

 Data arrival time                                                   4.364         Logic Levels: 0  
                                                                                   Logic: 0.226ns(30.499%), Route: 0.515ns(69.501%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     3.066       4.520         nt_sys_clk       
 CLMA_146_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       4.269                          
 clock uncertainty                                       0.000       4.269                          

 Removal time                                           -0.226       4.043                          

 Data required time                                                  4.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.043                          
 Data arrival time                                                   4.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=532)      1.917      13.160         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_136/RSCO                  td                    0.147      13.307 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.307         ntR1547          
 CLMA_14_140/RSCO                  td                    0.147      13.454 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.454         ntR1546          
 CLMA_14_144/RSCO                  td                    0.147      13.601 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.601         ntR1545          
 CLMA_14_148/RSCO                  td                    0.147      13.748 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.748         ntR1544          
 CLMA_14_152/RSCO                  td                    0.147      13.895 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.895         ntR1543          
 CLMA_14_156/RSCO                  td                    0.147      14.042 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.042         ntR1542          
 CLMA_14_160/RSCO                  td                    0.147      14.189 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.189         ntR1541          
 CLMA_14_164/RSCO                  td                    0.147      14.336 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.336         ntR1540          
 CLMA_14_168/RSCO                  td                    0.147      14.483 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.483         ntR1539          
 CLMA_14_172/RSCO                  td                    0.147      14.630 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR1538          
 CLMA_14_176/RSCO                  td                    0.147      14.777 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.777         ntR1537          
 CLMA_14_180/RSCO                  td                    0.147      14.924 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.924         ntR1536          
 CLMA_14_184/RSCO                  td                    0.147      15.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.071         ntR1535          
 CLMA_14_192/RSCO                  td                    0.147      15.218 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.218         ntR1534          
 CLMA_14_196/RSCO                  td                    0.147      15.365 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      15.365         ntR1533          
 CLMA_14_200/RSCO                  td                    0.147      15.512 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.512         ntR1532          
 CLMA_14_204/RSCO                  td                    0.147      15.659 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[245]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.659         ntR1531          
 CLMA_14_208/RSCO                  td                    0.147      15.806 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.806         ntR1530          
 CLMA_14_212/RSCO                  td                    0.147      15.953 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[149]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.953         ntR1529          
 CLMA_14_216/RSCO                  td                    0.147      16.100 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.100         ntR1528          
 CLMA_14_220/RSCO                  td                    0.147      16.247 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.247         ntR1527          
 CLMA_14_224/RSCO                  td                    0.147      16.394 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.394         ntR1526          
 CLMA_14_228/RSCO                  td                    0.147      16.541 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.541         ntR1525          
 CLMA_14_232/RSCO                  td                    0.147      16.688 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[147]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.688         ntR1524          
 CLMA_14_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.688         Logic Levels: 24 
                                                                                   Logic: 3.817ns(66.568%), Route: 1.917ns(33.432%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      20.386         ntclkbufg_0      
 CLMA_14_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=532)      1.917      13.160         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_136/RSCO                  td                    0.147      13.307 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.307         ntR1547          
 CLMA_14_140/RSCO                  td                    0.147      13.454 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.454         ntR1546          
 CLMA_14_144/RSCO                  td                    0.147      13.601 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.601         ntR1545          
 CLMA_14_148/RSCO                  td                    0.147      13.748 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.748         ntR1544          
 CLMA_14_152/RSCO                  td                    0.147      13.895 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.895         ntR1543          
 CLMA_14_156/RSCO                  td                    0.147      14.042 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.042         ntR1542          
 CLMA_14_160/RSCO                  td                    0.147      14.189 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.189         ntR1541          
 CLMA_14_164/RSCO                  td                    0.147      14.336 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.336         ntR1540          
 CLMA_14_168/RSCO                  td                    0.147      14.483 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.483         ntR1539          
 CLMA_14_172/RSCO                  td                    0.147      14.630 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR1538          
 CLMA_14_176/RSCO                  td                    0.147      14.777 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.777         ntR1537          
 CLMA_14_180/RSCO                  td                    0.147      14.924 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.924         ntR1536          
 CLMA_14_184/RSCO                  td                    0.147      15.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.071         ntR1535          
 CLMA_14_192/RSCO                  td                    0.147      15.218 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.218         ntR1534          
 CLMA_14_196/RSCO                  td                    0.147      15.365 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      15.365         ntR1533          
 CLMA_14_200/RSCO                  td                    0.147      15.512 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.512         ntR1532          
 CLMA_14_204/RSCO                  td                    0.147      15.659 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[245]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.659         ntR1531          
 CLMA_14_208/RSCO                  td                    0.147      15.806 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.806         ntR1530          
 CLMA_14_212/RSCO                  td                    0.147      15.953 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[149]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.953         ntR1529          
 CLMA_14_216/RSCO                  td                    0.147      16.100 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.100         ntR1528          
 CLMA_14_220/RSCO                  td                    0.147      16.247 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.247         ntR1527          
 CLMA_14_224/RSCO                  td                    0.147      16.394 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.394         ntR1526          
 CLMA_14_228/RSCO                  td                    0.147      16.541 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.541         ntR1525          
 CLMA_14_232/RSCO                  td                    0.147      16.688 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[147]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.688         ntR1524          
 CLMA_14_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.688         Logic Levels: 24 
                                                                                   Logic: 3.817ns(66.568%), Route: 1.917ns(33.432%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      20.386         ntclkbufg_0      
 CLMA_14_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=532)      1.917      13.160         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_136/RSCO                  td                    0.147      13.307 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.307         ntR1547          
 CLMA_14_140/RSCO                  td                    0.147      13.454 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.454         ntR1546          
 CLMA_14_144/RSCO                  td                    0.147      13.601 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.601         ntR1545          
 CLMA_14_148/RSCO                  td                    0.147      13.748 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.748         ntR1544          
 CLMA_14_152/RSCO                  td                    0.147      13.895 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.895         ntR1543          
 CLMA_14_156/RSCO                  td                    0.147      14.042 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.042         ntR1542          
 CLMA_14_160/RSCO                  td                    0.147      14.189 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.189         ntR1541          
 CLMA_14_164/RSCO                  td                    0.147      14.336 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.336         ntR1540          
 CLMA_14_168/RSCO                  td                    0.147      14.483 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.483         ntR1539          
 CLMA_14_172/RSCO                  td                    0.147      14.630 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.630         ntR1538          
 CLMA_14_176/RSCO                  td                    0.147      14.777 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.777         ntR1537          
 CLMA_14_180/RSCO                  td                    0.147      14.924 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.924         ntR1536          
 CLMA_14_184/RSCO                  td                    0.147      15.071 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.071         ntR1535          
 CLMA_14_192/RSCO                  td                    0.147      15.218 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.218         ntR1534          
 CLMA_14_196/RSCO                  td                    0.147      15.365 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000      15.365         ntR1533          
 CLMA_14_200/RSCO                  td                    0.147      15.512 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.512         ntR1532          
 CLMA_14_204/RSCO                  td                    0.147      15.659 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[245]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.659         ntR1531          
 CLMA_14_208/RSCO                  td                    0.147      15.806 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.806         ntR1530          
 CLMA_14_212/RSCO                  td                    0.147      15.953 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[149]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.953         ntR1529          
 CLMA_14_216/RSCO                  td                    0.147      16.100 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.100         ntR1528          
 CLMA_14_220/RSCO                  td                    0.147      16.247 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.247         ntR1527          
 CLMA_14_224/RSCO                  td                    0.147      16.394 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      16.394         ntR1526          
 CLMA_14_228/RSCO                  td                    0.147      16.541 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.541         ntR1525          
 CLMA_14_232/RSCO                  td                    0.147      16.688 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[147]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.688         ntR1524          
 CLMA_14_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.688         Logic Levels: 24 
                                                                                   Logic: 3.817ns(66.568%), Route: 1.917ns(33.432%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      20.386         ntclkbufg_0      
 CLMA_14_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      10.386         ntclkbufg_0      
 CLMS_10_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_181/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.480      11.090         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_164/RSCO                  td                    0.105      11.195 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.195         ntR1468          
 CLMA_10_168/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.195         Logic Levels: 1  
                                                                                   Logic: 0.329ns(40.667%), Route: 0.480ns(59.333%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMA_10_168/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      10.386         ntclkbufg_0      
 CLMS_10_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_181/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.480      11.090         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_164/RSCO                  td                    0.105      11.195 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.195         ntR1468          
 CLMA_10_168/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.195         Logic Levels: 1  
                                                                                   Logic: 0.329ns(40.667%), Route: 0.480ns(59.333%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMA_10_168/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.531      10.386         ntclkbufg_0      
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=532)      0.515      11.123         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_200/RSCO                  td                    0.105      11.228 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.228         ntR1666          
 CLMA_74_204/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS

 Data arrival time                                                  11.228         Logic Levels: 1  
                                                                                   Logic: 0.327ns(38.836%), Route: 0.515ns(61.164%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMA_74_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMA_222_260/Q2                   tco                   0.290       5.374 r       u_img_data_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=9)        0.436       5.810         u_img_data_pkt/img_vsync_d1
 CLMA_222_244/Y2                   td                    0.341       6.151 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.802       7.953         u_img_data_pkt_2/N57
 CLMA_246_176/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   7.953         Logic Levels: 1  
                                                                                   Logic: 0.631ns(21.994%), Route: 2.238ns(78.006%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.531      19.431         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.290      19.721                          
 clock uncertainty                                      -0.150      19.571                          

 Recovery time                                          -0.617      18.954                          

 Data required time                                                 18.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.954                          
 Data arrival time                                                   7.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMA_222_260/Q2                   tco                   0.290       5.374 r       u_img_data_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=9)        0.436       5.810         u_img_data_pkt/img_vsync_d1
 CLMA_222_244/Y2                   td                    0.341       6.151 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.802       7.953         u_img_data_pkt_2/N57
 CLMA_246_176/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.953         Logic Levels: 1  
                                                                                   Logic: 0.631ns(21.994%), Route: 2.238ns(78.006%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.531      19.431         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.290      19.721                          
 clock uncertainty                                      -0.150      19.571                          

 Recovery time                                          -0.617      18.954                          

 Data required time                                                 18.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.954                          
 Data arrival time                                                   7.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMA_222_260/Q2                   tco                   0.290       5.374 r       u_img_data_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=9)        0.436       5.810         u_img_data_pkt/img_vsync_d1
 CLMA_222_244/Y2                   td                    0.341       6.151 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.802       7.953         u_img_data_pkt_2/N57
 CLMA_246_176/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   7.953         Logic Levels: 1  
                                                                                   Logic: 0.631ns(21.994%), Route: 2.238ns(78.006%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.531      19.431         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.290      19.721                          
 clock uncertainty                                      -0.150      19.571                          

 Recovery time                                          -0.617      18.954                          

 Data required time                                                 18.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.954                          
 Data arrival time                                                   7.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.652       4.738         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_222_260/Q3                   tco                   0.221       4.959 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=10)       0.192       5.151         u_img_data_pkt/img_vsync_d0
 CLMA_222_260/Y2                   td                    0.206       5.357 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.450       5.807         u_img_data_pkt/N57
 DRM_234_252/RSTA[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.807         Logic Levels: 1  
                                                                                   Logic: 0.427ns(39.944%), Route: 0.642ns(60.056%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 DRM_234_252/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                           -0.046       4.728                          

 Data required time                                                  4.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.728                          
 Data arrival time                                                   5.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.652       4.738         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_222_260/Q3                   tco                   0.221       4.959 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=10)       0.192       5.151         u_img_data_pkt/img_vsync_d0
 CLMA_222_260/Y2                   td                    0.206       5.357 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.620       5.977         u_img_data_pkt/N57
 DRM_234_272/RSTA[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.977         Logic Levels: 1  
                                                                                   Logic: 0.427ns(34.463%), Route: 0.812ns(65.537%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 DRM_234_272/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                           -0.046       4.728                          

 Data required time                                                  4.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.728                          
 Data arrival time                                                   5.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.652       4.738         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_222_260/Q3                   tco                   0.221       4.959 f       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=10)       0.192       5.151         u_img_data_pkt/img_vsync_d0
 CLMA_222_260/Y2                   td                    0.208       5.359 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.753       6.112         u_img_data_pkt/N57
 DRM_234_292/RSTA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.112         Logic Levels: 1  
                                                                                   Logic: 0.429ns(31.223%), Route: 0.945ns(68.777%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.708       5.084         ntclkbufg_1      
 DRM_234_292/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                           -0.073       4.701                          

 Data required time                                                  4.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.701                          
 Data arrival time                                                   6.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.411                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_162_48/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_162_48/Q2                    tco                   0.290       5.245 r       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.441       5.686         rstn_1ms[7]      
 CLMA_154_53/Y0                    td                    0.487       6.173 r       N333_10/gateop_perm/Z
                                   net (fanout=1)        0.251       6.424         _N80832          
 CLMA_154_53/Y2                    td                    0.210       6.634 r       N333_13/gateop_perm/Z
                                   net (fanout=1)        0.251       6.885         _N80835          
 CLMA_154_53/Y1                    td                    0.197       7.082 f       N333_14/gateop_perm/Z
                                   net (fanout=532)      1.760       8.842         nt_rstn_out      
 CLMS_270_89/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.842         Logic Levels: 3  
                                                                                   Logic: 1.184ns(30.461%), Route: 2.703ns(69.539%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_270_89/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Recovery time                                          -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   8.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.310                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_162_56/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMA_162_56/Q0                    tco                   0.222       4.835 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.385       5.220         rstn_1ms[13]     
 CLMA_154_53/Y1                    td                    0.198       5.418 r       N333_14/gateop_perm/Z
                                   net (fanout=532)      1.457       6.875         nt_rstn_out      
 CLMS_270_89/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.875         Logic Levels: 1  
                                                                                   Logic: 0.420ns(18.568%), Route: 1.842ns(81.432%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_270_89/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.226       4.423                          

 Data required time                                                  4.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.423                          
 Data arrival time                                                   6.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.743
  Launch Clock Delay      :  2.312
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       2.312         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.290       2.602 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.124       3.726         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.196       3.922 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.647       5.569         u_img_data_pkt_2/N57
 CLMA_254_180/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                   5.569         Logic Levels: 1  
                                                                                   Logic: 0.486ns(14.922%), Route: 2.771ns(85.078%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784       7.153 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531       9.743         eth_tx_clk_2     
 CLMA_254_180/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.392      10.135                          
 clock uncertainty                                      -0.150       9.985                          

 Recovery time                                          -0.617       9.368                          

 Data required time                                                  9.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.368                          
 Data arrival time                                                   5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.743
  Launch Clock Delay      :  2.312
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       2.312         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.290       2.602 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.124       3.726         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.196       3.922 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.647       5.569         u_img_data_pkt_2/N57
 CLMA_254_180/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                   5.569         Logic Levels: 1  
                                                                                   Logic: 0.486ns(14.922%), Route: 2.771ns(85.078%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784       7.153 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531       9.743         eth_tx_clk_2     
 CLMA_254_180/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.392      10.135                          
 clock uncertainty                                      -0.150       9.985                          

 Recovery time                                          -0.617       9.368                          

 Data required time                                                  9.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.368                          
 Data arrival time                                                   5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.743
  Launch Clock Delay      :  2.312
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       2.312         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.290       2.602 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.124       3.726         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.196       3.922 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.647       5.569         u_img_data_pkt_2/N57
 CLMA_254_180/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RS

 Data arrival time                                                   5.569         Logic Levels: 1  
                                                                                   Logic: 0.486ns(14.922%), Route: 2.771ns(85.078%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784       7.153 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       8.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.531       9.743         eth_tx_clk_2     
 CLMA_254_180/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                         0.392      10.135                          
 clock uncertainty                                      -0.150       9.985                          

 Recovery time                                          -0.617       9.368                          

 Data required time                                                  9.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.368                          
 Data arrival time                                                   5.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.189
  Launch Clock Delay      :  1.864
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784      -0.847 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       0.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       1.864         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.228       2.092 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.918       3.010         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.155       3.165 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.561       3.726         u_img_data_pkt_2/N57
 DRM_234_232/RSTB[0]                                                       f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.726         Logic Levels: 1  
                                                                                   Logic: 0.383ns(20.569%), Route: 1.479ns(79.431%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.585       2.189         eth_tx_clk_2     
 DRM_234_232/CLKB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.392       1.797                          
 clock uncertainty                                       0.000       1.797                          

 Removal time                                           -0.022       1.775                          

 Data required time                                                  1.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.775                          
 Data arrival time                                                   3.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.189
  Launch Clock Delay      :  1.864
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784      -0.847 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       0.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       1.864         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.228       2.092 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.918       3.010         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.155       3.165 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.848       4.013         u_img_data_pkt_2/N57
 DRM_234_212/RSTB[0]                                                       f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.013         Logic Levels: 1  
                                                                                   Logic: 0.383ns(17.822%), Route: 1.766ns(82.178%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.585       2.189         eth_tx_clk_2     
 DRM_234_212/CLKB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.392       1.797                          
 clock uncertainty                                       0.000       1.797                          

 Removal time                                           -0.022       1.775                          

 Data required time                                                  1.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.775                          
 Data arrival time                                                   4.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.189
  Launch Clock Delay      :  1.864
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       1.937         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.784      -0.847 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       0.212         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.212 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       1.864         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.228       2.092 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.918       3.010         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.162       3.172 r       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.940       4.112         u_img_data_pkt_2/N57
 DRM_234_192/RSTB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.112         Logic Levels: 1  
                                                                                   Logic: 0.390ns(17.349%), Route: 1.858ns(82.651%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       2.201         _N43             
 PLL_158_75/CLK_OUT0               td                   -2.675      -0.474 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       0.604         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.604 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.585       2.189         eth_tx_clk_2     
 DRM_234_192/CLKB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.392       1.797                          
 clock uncertainty                                       0.000       1.797                          

 Removal time                                           -0.077       1.720                          

 Data required time                                                  1.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.720                          
 Data arrival time                                                   4.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.287       4.408 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.249       5.657         transfer_flag    
 CLMA_222_260/Y2                   td                    0.196       5.853 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       1.731       7.584         u_img_data_pkt/N57
 CLMS_198_325/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   7.584         Logic Levels: 1  
                                                                                   Logic: 0.483ns(13.947%), Route: 2.980ns(86.053%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMS_198_325/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Recovery time                                          -0.617      11.318                          

 Data required time                                                 11.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.318                          
 Data arrival time                                                   7.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.287       4.408 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.249       5.657         transfer_flag    
 CLMA_222_260/Y2                   td                    0.196       5.853 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       1.731       7.584         u_img_data_pkt/N57
 CLMS_198_325/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS

 Data arrival time                                                   7.584         Logic Levels: 1  
                                                                                   Logic: 0.483ns(13.947%), Route: 2.980ns(86.053%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMS_198_325/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Recovery time                                          -0.617      11.318                          

 Data required time                                                 11.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.318                          
 Data arrival time                                                   7.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.287       4.408 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.249       5.657         transfer_flag    
 CLMA_222_260/Y2                   td                    0.196       5.853 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       1.731       7.584         u_img_data_pkt/N57
 CLMS_198_325/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.584         Logic Levels: 1  
                                                                                   Logic: 0.483ns(13.947%), Route: 2.980ns(86.053%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760      10.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048      10.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      11.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       8.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       9.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652      11.586         eth_tx_clk       
 CLMS_198_325/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.499      12.085                          
 clock uncertainty                                      -0.150      11.935                          

 Recovery time                                          -0.617      11.318                          

 Data required time                                                 11.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.318                          
 Data arrival time                                                   7.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.226       3.812 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.015       4.827         transfer_flag    
 CLMA_222_260/Y2                   td                    0.155       4.982 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.450       5.432         u_img_data_pkt/N57
 DRM_234_252/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.432         Logic Levels: 1  
                                                                                   Logic: 0.381ns(20.639%), Route: 1.465ns(79.361%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 DRM_234_252/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.499       3.622                          
 clock uncertainty                                       0.000       3.622                          

 Removal time                                           -0.022       3.600                          

 Data required time                                                  3.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.600                          
 Data arrival time                                                   5.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.226       3.812 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.015       4.827         transfer_flag    
 CLMA_222_260/Y2                   td                    0.155       4.982 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.620       5.602         u_img_data_pkt/N57
 DRM_234_272/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.602         Logic Levels: 1  
                                                                                   Logic: 0.381ns(18.899%), Route: 1.635ns(81.101%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 DRM_234_272/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.499       3.622                          
 clock uncertainty                                       0.000       3.622                          

 Removal time                                           -0.022       3.600                          

 Data required time                                                  3.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.600                          
 Data arrival time                                                   5.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.121
  Launch Clock Delay      :  3.586
  Clock Pessimism Removal :  -0.499

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.760       2.817 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       3.792         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.429       0.363 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.934         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.934 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.652       3.586         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.226       3.812 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.015       4.827         transfer_flag    
 CLMA_222_260/Y2                   td                    0.155       4.982 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.783       5.765         u_img_data_pkt/N57
 DRM_234_292/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.765         Logic Levels: 1  
                                                                                   Logic: 0.381ns(17.485%), Route: 1.798ns(82.515%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    3.030       3.087 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       4.122         _N42             
 PLL_158_303/CLK_OUT0              td                   -3.308       0.814 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       2.413         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.413 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.708       4.121         eth_tx_clk       
 DRM_234_292/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.499       3.622                          
 clock uncertainty                                       0.000       3.622                          

 Removal time                                           -0.022       3.600                          

 Data required time                                                  3.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.600                          
 Data arrival time                                                   5.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMA_182_100/Q1                   tco                   0.291       5.814 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.250       6.064         video_packet_send_m0/vs_pclk_d2
 CLMA_182_100/Y0                   td                    0.341       6.405 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       1.104       7.509         video_packet_send_m0/N5
 CLMA_222_84/RSCO                  td                    0.147       7.656 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.656         ntR1822          
 CLMA_222_88/RSCO                  td                    0.147       7.803 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.803         ntR1821          
 CLMA_222_92/RSCO                  td                    0.147       7.950 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.950         ntR1820          
 CLMA_222_96/RSCO                  td                    0.147       8.097 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.097         ntR1819          
 CLMA_222_100/RSCO                 td                    0.147       8.244 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       8.244         ntR1818          
 CLMA_222_104/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.244         Logic Levels: 6  
                                                                                   Logic: 1.367ns(50.239%), Route: 1.354ns(49.761%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_222_104/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                           0.000    1005.437                          

 Data required time                                               1005.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.437                          
 Data arrival time                                                   8.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.193                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMA_182_100/Q1                   tco                   0.291       5.814 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.250       6.064         video_packet_send_m0/vs_pclk_d2
 CLMA_182_100/Y0                   td                    0.341       6.405 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       1.104       7.509         video_packet_send_m0/N5
 CLMA_222_84/RSCO                  td                    0.147       7.656 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.656         ntR1822          
 CLMA_222_88/RSCO                  td                    0.147       7.803 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.803         ntR1821          
 CLMA_222_92/RSCO                  td                    0.147       7.950 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.950         ntR1820          
 CLMA_222_96/RSCO                  td                    0.147       8.097 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.097         ntR1819          
 CLMA_222_100/RSCO                 td                    0.147       8.244 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       8.244         ntR1818          
 CLMA_222_104/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.244         Logic Levels: 6  
                                                                                   Logic: 1.367ns(50.239%), Route: 1.354ns(49.761%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_222_104/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                           0.000    1005.437                          

 Data required time                                               1005.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.437                          
 Data arrival time                                                   8.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.193                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMA_182_100/Q1                   tco                   0.291       5.814 r       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.250       6.064         video_packet_send_m0/vs_pclk_d2
 CLMA_182_100/Y0                   td                    0.341       6.405 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       1.104       7.509         video_packet_send_m0/N5
 CLMA_222_84/RSCO                  td                    0.147       7.656 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.656         ntR1822          
 CLMA_222_88/RSCO                  td                    0.147       7.803 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.803         ntR1821          
 CLMA_222_92/RSCO                  td                    0.147       7.950 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.950         ntR1820          
 CLMA_222_96/RSCO                  td                    0.147       8.097 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.097         ntR1819          
 CLMA_222_100/RSCO                 td                    0.147       8.244 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       8.244         ntR1818          
 CLMA_222_104/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.244         Logic Levels: 6  
                                                                                   Logic: 1.367ns(50.239%), Route: 1.354ns(49.761%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531    1005.190         ntclkbufg_6      
 CLMA_222_104/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                           0.000    1005.437                          

 Data required time                                               1005.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.437                          
 Data arrival time                                                   8.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.193                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_182_100/Q0                   tco                   0.222       5.412 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.188       5.600         video_packet_send_m0/vs_pclk_d1
 CLMA_182_100/Y0                   td                    0.155       5.755 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.455       6.210         video_packet_send_m0/N5
 DRM_178_88/RSTA[0]                                                        f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.210         Logic Levels: 1  
                                                                                   Logic: 0.377ns(36.961%), Route: 0.643ns(63.039%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 DRM_178_88/CLKA[0]                                                        r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.030                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_182_100/Q0                   tco                   0.222       5.412 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.188       5.600         video_packet_send_m0/vs_pclk_d1
 CLMA_182_100/Y0                   td                    0.155       5.755 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.474       6.229         video_packet_send_m0/N5
 DRM_178_108/RSTA[0]                                                       f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.229         Logic Levels: 1  
                                                                                   Logic: 0.377ns(36.285%), Route: 0.662ns(63.715%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 DRM_178_108/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.049                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.531       5.190         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_182_100/Q0                   tco                   0.222       5.412 f       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.188       5.600         video_packet_send_m0/vs_pclk_d1
 CLMA_182_100/Y0                   td                    0.155       5.755 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.636       6.391         video_packet_send_m0/N5
 DRM_178_68/RSTA[0]                                                        f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.391         Logic Levels: 1  
                                                                                   Logic: 0.377ns(31.391%), Route: 0.824ns(68.609%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.585       5.523         ntclkbufg_6      
 DRM_178_68/CLKA[0]                                                        r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.585      10.954         ntclkbufg_0      
 CLMA_30_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_30_201/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=77)       1.735      12.976         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      13.115 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.115         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                   10.009      23.124 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      23.211         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  23.211         Logic Levels: 2  
                                                                                   Logic: 10.435ns(85.135%), Route: 1.822ns(14.865%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.708      11.077         ntclkbufg_0      
 CLMA_66_368/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_368/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.375      11.739         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      11.878 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.878         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                   10.009      21.887 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      21.984         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  21.984         Logic Levels: 2  
                                                                                   Logic: 10.435ns(95.673%), Route: 0.472ns(4.327%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : eth2_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_162_48/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_162_48/Q2                    tco                   0.290       5.245 r       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.441       5.686         rstn_1ms[7]      
 CLMA_154_53/Y0                    td                    0.487       6.173 r       N333_10/gateop_perm/Z
                                   net (fanout=1)        0.251       6.424         _N80832          
 CLMA_154_53/Y2                    td                    0.210       6.634 r       N333_13/gateop_perm/Z
                                   net (fanout=1)        0.251       6.885         _N80835          
 CLMA_154_53/Y1                    td                    0.197       7.082 f       N333_14/gateop_perm/Z
                                   net (fanout=532)      4.232      11.314         nt_rstn_out      
 IOL_319_374/DO                    td                    0.139      11.453 f       eth2_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.453         eth2_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    9.826      21.279 f       eth2_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      21.402         eth2_rst_n       
 B20                                                                       f       eth2_rst_n (port)

 Data arrival time                                                  21.402         Logic Levels: 5  
                                                                                   Logic: 11.149ns(67.787%), Route: 5.298ns(32.213%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[3] (port)
Endpoint    : u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr4/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F18                                                     0.000       0.000 r       eth_rxd[3] (port)
                                   net (fanout=1)        0.061       0.061         eth_rxd[3]       
 IOBS_LR_328_369/DIN               td                    1.047       1.108 r       eth_rxd_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.108         eth_rxd_ibuf[3]/ntD
 IOL_327_370/DI                                                            r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr4/gateigddr_IOL/PADI

 Data arrival time                                                   1.108         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.495%), Route: 0.061ns(5.505%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D21                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.084       0.084         eth_rxd[1]       
 IOBS_LR_328_289/DIN               td                    1.047       1.131 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rxd_ibuf[1]/ntD
 IOL_327_290/DI                                                            r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.131         Logic Levels: 1  
                                                                                   Logic: 1.047ns(92.573%), Route: 0.084ns(7.427%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[2] (port)
Endpoint    : u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr3/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D22                                                     0.000       0.000 r       eth_rxd[2] (port)
                                   net (fanout=1)        0.099       0.099         eth_rxd[2]       
 IOBR_LR_328_288/DIN               td                    1.047       1.146 r       eth_rxd_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.146         eth_rxd_ibuf[2]/ntD
 IOL_327_289/DI                                                            r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr3/gateigddr_IOL/PADI

 Data arrival time                                                   1.146         Logic Levels: 1  
                                                                                   Logic: 1.047ns(91.361%), Route: 0.099ns(8.639%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_178_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_178_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_178_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_42_109/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_42_109/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_38_101/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.890       7.407           1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.890       7.407           1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 5.890       7.407           1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_327_269/CLK_SYS     u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_327_269/CLK_SYS     u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_327_270/CLK_SYS     u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_311_374/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_311_374/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_311_373/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.590      20.210          0.620           High Pulse Width  CLMS_74_21/CLK          coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.590      20.210          0.620           High Pulse Width  CLMS_74_21/CLK          coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
 19.590      20.210          0.620           High Pulse Width  CLMS_74_25/CLK          coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_178_88/CLKA[0]      video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_178_88/CLKA[0]      video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_234_108/CLKA[0]     video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_178_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_178_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_178_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_198_161/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_198_161/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_194_153/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.594
  Launch Clock Delay      :  2.879
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.848       2.879         nt_sys_clk       
 CLMA_166_320/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_166_320/Q3                   tco                   0.220       3.099 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.354         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMS_162_325/Y2                   td                    0.381       3.735 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.337       4.072         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81706
 CLMS_162_329/Y0                   td                    0.150       4.222 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.355       4.577         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N74869
 CLMS_166_333/Y1                   td                    0.162       4.739 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.072       4.811         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81714
 CLMA_166_332/Y2                   td                    0.150       4.961 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.271       5.232         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_162_325/Y3                   td                    0.243       5.475 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.264       5.739         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_166_320/CECO                 td                    0.132       5.871 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.871         ntR2051          
 CLMA_166_324/CECO                 td                    0.132       6.003 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.003         ntR2050          
 CLMA_166_328/CECO                 td                    0.132       6.135 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       6.135         ntR2049          
 CLMA_166_332/CECI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.135         Logic Levels: 8  
                                                                                   Logic: 1.702ns(52.273%), Route: 1.554ns(47.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.719      22.594         nt_sys_clk       
 CLMA_166_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      22.861                          
 clock uncertainty                                      -0.050      22.811                          

 Setup time                                             -0.576      22.235                          

 Data required time                                                 22.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.235                          
 Data arrival time                                                   6.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.594
  Launch Clock Delay      :  2.879
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.848       2.879         nt_sys_clk       
 CLMA_166_320/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_166_320/Q3                   tco                   0.220       3.099 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.354         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMS_162_325/Y2                   td                    0.381       3.735 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.337       4.072         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81706
 CLMS_162_329/Y0                   td                    0.150       4.222 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.355       4.577         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N74869
 CLMS_166_333/Y1                   td                    0.162       4.739 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.072       4.811         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81714
 CLMA_166_332/Y2                   td                    0.150       4.961 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.271       5.232         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_162_325/Y3                   td                    0.243       5.475 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.264       5.739         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_166_320/CECO                 td                    0.132       5.871 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.871         ntR2051          
 CLMA_166_324/CECO                 td                    0.132       6.003 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.003         ntR2050          
 CLMA_166_328/CECO                 td                    0.132       6.135 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=2)        0.000       6.135         ntR2049          
 CLMA_166_332/CECI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CE

 Data arrival time                                                   6.135         Logic Levels: 8  
                                                                                   Logic: 1.702ns(52.273%), Route: 1.554ns(47.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.719      22.594         nt_sys_clk       
 CLMA_166_332/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
 clock pessimism                                         0.267      22.861                          
 clock uncertainty                                      -0.050      22.811                          

 Setup time                                             -0.576      22.235                          

 Data required time                                                 22.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.235                          
 Data arrival time                                                   6.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.493
  Launch Clock Delay      :  2.879
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.848       2.879         nt_sys_clk       
 CLMA_166_320/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CLK

 CLMA_166_320/Q3                   tco                   0.220       3.099 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.354         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMS_162_325/Y2                   td                    0.381       3.735 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=1)        0.337       4.072         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81706
 CLMS_162_329/Y0                   td                    0.150       4.222 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/gateop_perm/Z
                                   net (fanout=2)        0.355       4.577         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N74869
 CLMS_166_333/Y1                   td                    0.162       4.739 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=1)        0.072       4.811         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N81714
 CLMA_166_332/Y2                   td                    0.150       4.961 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/gateop_perm/Z
                                   net (fanout=7)        0.271       5.232         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_162_325/Y3                   td                    0.243       5.475 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=4)        0.264       5.739         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_166_320/CECO                 td                    0.132       5.871 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.871         ntR2051          
 CLMA_166_324/CECI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CE

 Data arrival time                                                   5.871         Logic Levels: 6  
                                                                                   Logic: 1.438ns(48.061%), Route: 1.554ns(51.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.618      22.493         nt_sys_clk       
 CLMA_166_324/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.267      22.760                          
 clock uncertainty                                      -0.050      22.710                          

 Setup time                                             -0.576      22.134                          

 Data required time                                                 22.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.134                          
 Data arrival time                                                   5.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.521
  Launch Clock Delay      :  2.067
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.192       2.067         nt_sys_clk       
 CLMA_182_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_204/Q1                   tco                   0.184       2.251 r       u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.306       2.557         u_CORES/u_debug_core_0/data_pipe[1] [3]
 CLMA_186_180/D4                                                           r       u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.557         Logic Levels: 0  
                                                                                   Logic: 0.184ns(37.551%), Route: 0.306ns(62.449%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.490       2.521         nt_sys_clk       
 CLMA_186_180/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.156       2.365                          
 clock uncertainty                                       0.000       2.365                          

 Hold time                                              -0.038       2.327                          

 Data required time                                                  2.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.327                          
 Data arrival time                                                   2.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][63]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DB0[13]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.559
  Launch Clock Delay      :  2.220
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.345       2.220         nt_sys_clk       
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][63]/opit_0/CLK

 CLMS_202_133/Q1                   tco                   0.184       2.404 r       u_CORES/u_debug_core_0/DATA_ff[0][63]/opit_0/Q
                                   net (fanout=1)        0.318       2.722         u_CORES/u_debug_core_0/DATA_ff[0] [63]
 DRM_178_128/DB0[13]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DB0[13]

 Data arrival time                                                   2.722         Logic Levels: 0  
                                                                                   Logic: 0.184ns(36.653%), Route: 0.318ns(63.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.528       2.559         nt_sys_clk       
 DRM_178_128/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.156       2.403                          
 clock uncertainty                                       0.000       2.403                          

 Hold time                                               0.078       2.481                          

 Data required time                                                  2.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.481                          
 Data arrival time                                                   2.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][79]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][79]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.531
  Launch Clock Delay      :  2.037
  Clock Pessimism Removal :  -0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.162       2.037         nt_sys_clk       
 CLMA_210_156/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][79]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_156/Q1                   tco                   0.184       2.221 r       u_CORES/u_debug_core_0/data_pipe[1][79]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.246       2.467         u_CORES/u_debug_core_0/data_pipe[1] [79]
 CLMA_194_152/A1                                                           r       u_CORES/u_debug_core_0/data_pipe[2][79]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.467         Logic Levels: 0  
                                                                                   Logic: 0.184ns(42.791%), Route: 0.246ns(57.209%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.500       2.531         nt_sys_clk       
 CLMA_194_152/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][79]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.214       2.317                          
 clock uncertainty                                       0.000       2.317                          

 Hold time                                              -0.093       2.224                          

 Data required time                                                  2.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.224                          
 Data arrival time                                                   2.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMA_38_152/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_152/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.275       7.231         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_42_160/Y2                    td                    0.381       7.612 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.174       7.786         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.154 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.154         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_157/Y3                    td                    0.365       8.519 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.500       9.019         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_164/Y2                    td                    0.150       9.169 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.254       9.423         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_58_161/COUT                  td                    0.391       9.814 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.814         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N7169
 CLMA_58_165/Y0                    td                    0.206      10.020 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.354      10.374         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_58_169/Y2                    td                    0.150      10.524 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.864      11.388         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14410
 CLMA_58_156/Y3                    td                    0.162      11.550 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[3]/gateop_perm/Z
                                   net (fanout=1)        0.148      11.698         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14483
 CLMA_58_156/A2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.698         Logic Levels: 7  
                                                                                   Logic: 2.393ns(48.227%), Route: 2.569ns(51.773%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895      16.387         ntclkbufg_0      
 CLMA_58_156/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.299      16.068                          

 Data required time                                                 16.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.068                          
 Data arrival time                                                  11.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMA_38_152/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_152/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.275       7.231         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_42_160/Y2                    td                    0.381       7.612 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.174       7.786         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.154 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.154         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_157/Y3                    td                    0.365       8.519 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.500       9.019         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_164/Y2                    td                    0.150       9.169 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.254       9.423         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_58_161/COUT                  td                    0.391       9.814 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.814         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N7169
 CLMA_58_165/Y0                    td                    0.206      10.020 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.354      10.374         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_58_169/Y2                    td                    0.150      10.524 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.692      11.216         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14410
 CLMA_58_168/Y2                    td                    0.150      11.366 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[1]/gateop_perm/Z
                                   net (fanout=1)        0.259      11.625         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14481
 CLMA_58_165/D2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.625         Logic Levels: 7  
                                                                                   Logic: 2.381ns(48.701%), Route: 2.508ns(51.299%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895      16.387         ntclkbufg_0      
 CLMA_58_165/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.284      16.083                          

 Data required time                                                 16.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.083                          
 Data arrival time                                                  11.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMA_38_152/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_152/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.275       7.231         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [4]
 CLMA_42_160/Y2                    td                    0.381       7.612 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.174       7.786         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.154 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.154         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_157/Y3                    td                    0.365       8.519 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.500       9.019         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMA_62_164/Y2                    td                    0.150       9.169 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.254       9.423         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_58_161/COUT                  td                    0.391       9.814 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.814         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N7169
 CLMA_58_165/Y0                    td                    0.206      10.020 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.255      10.275         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMA_58_160/Y2                    td                    0.150      10.425 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.532      10.957         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14479
 CLMA_58_192/Y2                    td                    0.264      11.221 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/gateop/F
                                   net (fanout=1)        0.420      11.641         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N14651
 CLMA_58_185/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.641         Logic Levels: 7  
                                                                                   Logic: 2.495ns(50.866%), Route: 2.410ns(49.134%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895      16.387         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.191      16.176                          

 Data required time                                                 16.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.176                          
 Data arrival time                                                  11.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.535                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895       6.387         ntclkbufg_0      
 CLMA_70_224/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_70_224/Q3                    tco                   0.178       6.565 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.153       6.718         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/rd_addr [3]
 CLMS_66_225/D4                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.718         Logic Levels: 0  
                                                                                   Logic: 0.178ns(53.776%), Route: 0.153ns(46.224%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMS_66_225/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                              -0.028       6.578                          

 Data required time                                                  6.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.578                          
 Data arrival time                                                   6.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895       6.387         ntclkbufg_0      
 CLMS_18_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_18_213/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.064       6.631         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt [2]
 CLMS_18_213/B3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/I13

 Data arrival time                                                   6.631         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.770%), Route: 0.064ns(26.230%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMS_18_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.184       6.403                          

 Data required time                                                  6.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.403                          
 Data arrival time                                                   6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895       6.387         ntclkbufg_0      
 CLMA_30_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5/opit_0_inv_L5Q/CLK

 CLMA_30_208/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.063       6.629         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5
 CLMA_30_208/C2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMA_30_208/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.348       6.388                          
 clock uncertainty                                       0.200       6.588                          

 Hold time                                              -0.194       6.394                          

 Data required time                                                  6.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.394                          
 Data arrival time                                                   6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.925       3.093         ntclkbufg_1      
 CLMA_174_228/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK

 CLMA_174_228/Q0                   tco                   0.221       3.314 f       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.360       3.674         u_video_scale_eth_1/vin_x_cnt [5]
 CLMS_170_221/Y0                   td                    0.376       4.050 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.301       4.351         u_video_scale_eth_1/_N83892
 CLMS_162_229/Y1                   td                    0.151       4.502 f       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.460       4.962         u_video_scale_eth_1/_N8097
 CLMA_174_236/Y3                   td                    0.151       5.113 f       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.381       5.494         u_video_scale_eth_1/N42
 CLMS_162_229/Y2                   td                    0.381       5.875 f       u_video_scale_eth_1/N173_2/gateop_perm/Z
                                   net (fanout=2)        0.393       6.268         u_video_scale_eth_1/N173
 CLMS_166_205/CECO                 td                    0.132       6.400 f       u_video_scale_eth_1/vout_y_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.400         ntR2115          
 CLMS_166_209/CECO                 td                    0.132       6.532 f       u_video_scale_eth_1/vout_y_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.532         ntR2114          
 CLMS_166_213/CECO                 td                    0.132       6.664 f       u_video_scale_eth_1/vout_y_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.664         ntR2113          
 CLMS_166_217/CECO                 td                    0.132       6.796 f       u_video_scale_eth_1/vout_y_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.796         ntR2112          
 CLMS_166_221/CECO                 td                    0.132       6.928 f       u_video_scale_eth_1/vout_y_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.928         ntR2111          
 CLMS_166_225/CECO                 td                    0.132       7.060 f       u_video_scale_eth_1/vout_y_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.060         ntR2110          
 CLMS_166_229/CECO                 td                    0.132       7.192 f       u_video_scale_eth_1/vout_y_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.192         ntR2109          
 CLMS_166_233/CECI                                                         f       u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CE

 Data arrival time                                                   7.192         Logic Levels: 11 
                                                                                   Logic: 2.204ns(53.769%), Route: 1.895ns(46.231%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.895      17.700         ntclkbufg_1      
 CLMS_166_233/CLK                                                          r       u_video_scale_eth_1/vout_y_cnt[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Setup time                                             -0.576      17.162                          

 Data required time                                                 17.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.162                          
 Data arrival time                                                   7.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.970                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_y_cnt[31]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.925       3.093         ntclkbufg_1      
 CLMA_174_228/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK

 CLMA_174_228/Q0                   tco                   0.221       3.314 f       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.360       3.674         u_video_scale_eth_1/vin_x_cnt [5]
 CLMS_170_221/Y0                   td                    0.376       4.050 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.301       4.351         u_video_scale_eth_1/_N83892
 CLMS_162_229/Y1                   td                    0.151       4.502 f       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.460       4.962         u_video_scale_eth_1/_N8097
 CLMA_174_236/Y3                   td                    0.151       5.113 f       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.381       5.494         u_video_scale_eth_1/N42
 CLMS_162_229/Y2                   td                    0.381       5.875 f       u_video_scale_eth_1/N173_2/gateop_perm/Z
                                   net (fanout=2)        0.393       6.268         u_video_scale_eth_1/N173
 CLMS_166_205/CECO                 td                    0.132       6.400 f       u_video_scale_eth_1/vout_y_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.400         ntR2115          
 CLMS_166_209/CECO                 td                    0.132       6.532 f       u_video_scale_eth_1/vout_y_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.532         ntR2114          
 CLMS_166_213/CECO                 td                    0.132       6.664 f       u_video_scale_eth_1/vout_y_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.664         ntR2113          
 CLMS_166_217/CECO                 td                    0.132       6.796 f       u_video_scale_eth_1/vout_y_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.796         ntR2112          
 CLMS_166_221/CECO                 td                    0.132       6.928 f       u_video_scale_eth_1/vout_y_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.928         ntR2111          
 CLMS_166_225/CECO                 td                    0.132       7.060 f       u_video_scale_eth_1/vout_y_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.060         ntR2110          
 CLMS_166_229/CECO                 td                    0.132       7.192 f       u_video_scale_eth_1/vout_y_cnt[27]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.192         ntR2109          
 CLMS_166_233/CECI                                                         f       u_video_scale_eth_1/vout_y_cnt[31]/opit_0_A2Q21/CE

 Data arrival time                                                   7.192         Logic Levels: 11 
                                                                                   Logic: 2.204ns(53.769%), Route: 1.895ns(46.231%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.895      17.700         ntclkbufg_1      
 CLMS_166_233/CLK                                                          r       u_video_scale_eth_1/vout_y_cnt[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Setup time                                             -0.576      17.162                          

 Data required time                                                 17.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.162                          
 Data arrival time                                                   7.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.970                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : u_video_scale_eth_1/vout_y_cnt[25]/opit_0_A2Q21/CE
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.925       3.093         ntclkbufg_1      
 CLMA_174_228/CLK                                                          r       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/CLK

 CLMA_174_228/Q0                   tco                   0.221       3.314 f       u_video_scale_eth_1/vin_x_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.360       3.674         u_video_scale_eth_1/vin_x_cnt [5]
 CLMS_170_221/Y0                   td                    0.376       4.050 r       u_video_scale_eth_1/N42_mux6_6/gateop_perm/Z
                                   net (fanout=1)        0.301       4.351         u_video_scale_eth_1/_N83892
 CLMS_162_229/Y1                   td                    0.151       4.502 f       u_video_scale_eth_1/N42_mux7/gateop_perm/Z
                                   net (fanout=1)        0.460       4.962         u_video_scale_eth_1/_N8097
 CLMA_174_236/Y3                   td                    0.151       5.113 f       u_video_scale_eth_1/N42_mux15_6/gateop_perm/Z
                                   net (fanout=20)       0.381       5.494         u_video_scale_eth_1/N42
 CLMS_162_229/Y2                   td                    0.381       5.875 f       u_video_scale_eth_1/N173_2/gateop_perm/Z
                                   net (fanout=2)        0.393       6.268         u_video_scale_eth_1/N173
 CLMS_166_205/CECO                 td                    0.132       6.400 f       u_video_scale_eth_1/vout_y_cnt[3]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.400         ntR2115          
 CLMS_166_209/CECO                 td                    0.132       6.532 f       u_video_scale_eth_1/vout_y_cnt[7]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.532         ntR2114          
 CLMS_166_213/CECO                 td                    0.132       6.664 f       u_video_scale_eth_1/vout_y_cnt[11]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.664         ntR2113          
 CLMS_166_217/CECO                 td                    0.132       6.796 f       u_video_scale_eth_1/vout_y_cnt[15]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.796         ntR2112          
 CLMS_166_221/CECO                 td                    0.132       6.928 f       u_video_scale_eth_1/vout_y_cnt[19]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.928         ntR2111          
 CLMS_166_225/CECO                 td                    0.132       7.060 f       u_video_scale_eth_1/vout_y_cnt[23]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.060         ntR2110          
 CLMS_166_229/CECI                                                         f       u_video_scale_eth_1/vout_y_cnt[25]/opit_0_A2Q21/CE

 Data arrival time                                                   7.060         Logic Levels: 10 
                                                                                   Logic: 2.072ns(52.231%), Route: 1.895ns(47.769%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.895      17.700         ntclkbufg_1      
 CLMS_166_229/CLK                                                          r       u_video_scale_eth_1/vout_y_cnt[25]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      17.888                          
 clock uncertainty                                      -0.150      17.738                          

 Setup time                                             -0.576      17.162                          

 Data required time                                                 17.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.162                          
 Data arrival time                                                   7.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/wr_fifo_data[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.005       2.996         ntclkbufg_1      
 CLMA_230_253/CLK                                                          r       u_img_data_pkt/wr_fifo_data[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_253/Q3                   tco                   0.182       3.178 r       u_img_data_pkt/wr_fifo_data[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.196       3.374         u_img_data_pkt/wr_fifo_data [3]
 DRM_234_252/DA0[3]                                                        r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   3.374         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.037       3.205         ntclkbufg_1      
 DRM_234_252/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Hold time                                               0.102       3.117                          

 Data required time                                                  3.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.117                          
 Data arrival time                                                   3.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_data_d0[12]/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/wr_fifo_data[28]/opit_0_inv_L5Q_perm/L0
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.895       2.886         ntclkbufg_1      
 CLMA_230_248/CLK                                                          r       u_img_data_pkt/img_data_d0[12]/opit_0_inv/CLK

 CLMA_230_248/Q1                   tco                   0.184       3.070 r       u_img_data_pkt/img_data_d0[12]/opit_0_inv/Q
                                   net (fanout=2)        0.141       3.211         u_img_data_pkt/img_data_d0 [12]
 CLMA_230_253/A0                                                           r       u_img_data_pkt/wr_fifo_data[28]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.211         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.615%), Route: 0.141ns(43.385%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.037       3.205         ntclkbufg_1      
 CLMA_230_253/CLK                                                          r       u_img_data_pkt/wr_fifo_data[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Hold time                                              -0.077       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.895       2.886         ntclkbufg_1      
 CLMA_242_176/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_242_176/Q3                   tco                   0.182       3.068 r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.229       3.297         u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/wr_addr [3]
 DRM_234_168/ADA0[5]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   3.297         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.282%), Route: 0.229ns(55.718%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.925       3.093         ntclkbufg_1      
 DRM_234_168/CLKA[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.127       3.032                          

 Data required time                                                  3.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.032                          
 Data arrival time                                                   3.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_266_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_97/Q0                    tco                   0.221       3.310 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.275       3.585         ms72xx_ctl/ms7200_ctl/dri_cnt [8]
 CLMA_266_104/Y2                   td                    0.264       3.849 f       ms72xx_ctl/ms7200_ctl/N1872_4/gateop_perm/Z
                                   net (fanout=1)        0.250       4.099         ms72xx_ctl/ms7200_ctl/_N80848
 CLMA_270_104/Y0                   td                    0.162       4.261 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=14)       0.365       4.626         ms72xx_ctl/ms7200_ctl/_N73715
 CLMS_266_93/Y2                    td                    0.150       4.776 f       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=11)       0.371       5.147         ms72xx_ctl/ms7200_ctl/N2069
 CLMA_274_96/Y2                    td                    0.264       5.411 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.172       5.583         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_97/Y0                    td                    0.162       5.745 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.165       5.910         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_270_92/Y0                    td                    0.226       6.136 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.265       6.401         ms72xx_ctl/ms7200_ctl/N8
 CLMA_270_92/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.401         Logic Levels: 6  
                                                                                   Logic: 1.449ns(43.750%), Route: 1.863ns(56.250%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_270_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.043                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_266_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_97/Q0                    tco                   0.221       3.310 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.275       3.585         ms72xx_ctl/ms7200_ctl/dri_cnt [8]
 CLMA_266_104/Y2                   td                    0.264       3.849 f       ms72xx_ctl/ms7200_ctl/N1872_4/gateop_perm/Z
                                   net (fanout=1)        0.250       4.099         ms72xx_ctl/ms7200_ctl/_N80848
 CLMA_270_104/Y0                   td                    0.162       4.261 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=14)       0.365       4.626         ms72xx_ctl/ms7200_ctl/_N73715
 CLMS_266_93/Y2                    td                    0.150       4.776 f       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=11)       0.371       5.147         ms72xx_ctl/ms7200_ctl/N2069
 CLMA_274_96/Y2                    td                    0.264       5.411 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.172       5.583         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_97/Y0                    td                    0.162       5.745 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.165       5.910         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_270_92/Y0                    td                    0.226       6.136 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.265       6.401         ms72xx_ctl/ms7200_ctl/N8
 CLMA_270_92/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.401         Logic Levels: 6  
                                                                                   Logic: 1.449ns(43.750%), Route: 1.863ns(56.250%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_270_92/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.043                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L2
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_266_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_266_97/Q0                    tco                   0.221       3.310 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.275       3.585         ms72xx_ctl/ms7200_ctl/dri_cnt [8]
 CLMA_266_104/Y2                   td                    0.264       3.849 f       ms72xx_ctl/ms7200_ctl/N1872_4/gateop_perm/Z
                                   net (fanout=1)        0.250       4.099         ms72xx_ctl/ms7200_ctl/_N80848
 CLMA_270_104/Y0                   td                    0.162       4.261 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=14)       0.365       4.626         ms72xx_ctl/ms7200_ctl/_N73715
 CLMS_266_93/Y2                    td                    0.150       4.776 f       ms72xx_ctl/ms7200_ctl/N1914_1/gateop_perm/Z
                                   net (fanout=11)       0.260       5.036         ms72xx_ctl/ms7200_ctl/N2069
 CLMA_270_92/Y2                    td                    0.162       5.198 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=3)        0.149       5.347         ms72xx_ctl/ms7200_ctl/N2093 [2]
 CLMS_270_93/Y3                    td                    0.151       5.498 f       ms72xx_ctl/ms7200_ctl/state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.368       5.866         ms72xx_ctl/ms7200_ctl/state_n [5]
 CLMA_270_92/Y1                    td                    0.360       6.226 f       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.265       6.491         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_274_88/C2                                                            f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L2

 Data arrival time                                                   6.491         Logic Levels: 6  
                                                                                   Logic: 1.470ns(43.210%), Route: 1.932ns(56.790%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_274_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.305     102.615                          

 Data required time                                                102.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.615                          
 Data arrival time                                                   6.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.124                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_230_97/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_97/Q3                    tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.197       3.261         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_234_88/ADB0[8]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                   3.261         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 DRM_234_88/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[10]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_230_101/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_101/Q1                   tco                   0.184       3.066 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.198       3.264         ms72xx_ctl/ms7210_ctl/cmd_index [5]
 DRM_234_88/ADB0[10]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[10]

 Data arrival time                                                   3.264         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.168%), Route: 0.198ns(51.832%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 DRM_234_88/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_230_97/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_230_97/Q1                    tco                   0.184       3.066 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.201       3.267         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_234_88/ADB0[6]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]

 Data arrival time                                                   3.267         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 DRM_234_88/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[40]/opit_0_inv_L5Q_perm/CE
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.221
  Launch Clock Delay      :  1.482
  Clock Pessimism Removal :  0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.925       1.482         eth_tx_clk_2     
 CLMS_254_249/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK

 CLMS_254_249/Q0                   tco                   0.223       1.705 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.080       1.785         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2
 CLMA_254_248/Y2                   td                    0.379       2.164 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_fsm[4:0]_26/gateop_perm/Z
                                   net (fanout=1)        0.069       2.233         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/_N61329
 CLMA_254_248/Y0                   td                    0.380       2.613 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.375       2.988         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/next_state [4]
 CLMA_262_252/Y1                   td                    0.151       3.139 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N359_1/gateop_perm/Z
                                   net (fanout=5)        0.401       3.540         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/_N73837
 CLMA_262_252/Y2                   td                    0.264       3.804 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N366_3/gateop/F
                                   net (fanout=4)        0.308       4.112         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N366
 CLMS_266_237/Y3                   td                    0.221       4.333 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N620/gateop_perm/Z
                                   net (fanout=26)       0.281       4.614         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N620
 CLMA_274_232/CECO                 td                    0.141       4.755 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[43]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.755         ntR2194          
 CLMA_274_236/CECO                 td                    0.141       4.896 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[38]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.896         ntR2193          
 CLMA_274_240/CECO                 td                    0.141       5.037 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[42]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.037         ntR2192          
 CLMA_274_244/CECI                                                         r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[40]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.037         Logic Levels: 8  
                                                                                   Logic: 2.041ns(57.412%), Route: 1.514ns(42.588%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       9.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597       7.723 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895       9.221         eth_tx_clk_2     
 CLMA_274_244/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[40]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.242       9.463                          
 clock uncertainty                                      -0.150       9.313                          

 Setup time                                             -0.563       8.750                          

 Data required time                                                  8.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.750                          
 Data arrival time                                                   5.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[44]/opit_0_inv_L5Q_perm/CE
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.221
  Launch Clock Delay      :  1.482
  Clock Pessimism Removal :  0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.925       1.482         eth_tx_clk_2     
 CLMS_254_249/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/CLK

 CLMS_254_249/Q0                   tco                   0.223       1.705 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.080       1.785         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_2
 CLMA_254_248/Y2                   td                    0.379       2.164 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_fsm[4:0]_26/gateop_perm/Z
                                   net (fanout=1)        0.069       2.233         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/_N61329
 CLMA_254_248/Y0                   td                    0.380       2.613 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/cur_state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.375       2.988         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/next_state [4]
 CLMA_262_252/Y1                   td                    0.151       3.139 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N359_1/gateop_perm/Z
                                   net (fanout=5)        0.401       3.540         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/_N73837
 CLMA_262_252/Y2                   td                    0.264       3.804 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N366_3/gateop/F
                                   net (fanout=4)        0.308       4.112         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N366
 CLMS_266_237/Y3                   td                    0.221       4.333 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N620/gateop_perm/Z
                                   net (fanout=26)       0.281       4.614         u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/N620
 CLMA_274_232/CECO                 td                    0.141       4.755 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[43]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.755         ntR2194          
 CLMA_274_236/CECO                 td                    0.141       4.896 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[38]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.896         ntR2193          
 CLMA_274_240/CECO                 td                    0.141       5.037 r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[42]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.037         ntR2192          
 CLMA_274_244/CECI                                                         r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[44]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.037         Logic Levels: 8  
                                                                                   Logic: 2.041ns(57.412%), Route: 1.514ns(42.588%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       9.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597       7.723 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895       9.221         eth_tx_clk_2     
 CLMA_274_244/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/des_mac_t[44]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.242       9.463                          
 clock uncertainty                                      -0.150       9.313                          

 Setup time                                             -0.563       8.750                          

 Data required time                                                  8.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.750                          
 Data arrival time                                                   5.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/gmii_txd[7]/opit_0_inv_MUX4TO1Q/I0
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.221
  Launch Clock Delay      :  1.482
  Clock Pessimism Removal :  0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.925       1.482         eth_tx_clk_2     
 DRM_278_192/CLKB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_278_192/QB0[3]                tco                   1.780       3.262 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=3)        0.726       3.988         udp_tx_data_2[23]
 CLMA_230_180/Y0                   td                    0.378       4.366 f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N1033_17[7]/gateop/F
                                   net (fanout=1)        0.562       4.928         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N11689
 CLMA_242_216/Y3                   td                    0.151       5.079 f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N1033_22[7]/gateop_perm/Z
                                   net (fanout=1)        0.372       5.451         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N11729
 CLMS_242_205/DD                                                           f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/gmii_txd[7]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   5.451         Logic Levels: 2  
                                                                                   Logic: 2.309ns(58.176%), Route: 1.660ns(41.824%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       9.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597       7.723 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895       9.221         eth_tx_clk_2     
 CLMS_242_205/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/gmii_txd[7]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.242       9.463                          
 clock uncertainty                                      -0.150       9.313                          

 Setup time                                             -0.123       9.190                          

 Data required time                                                  9.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.190                          
 Data arrival time                                                   5.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[13]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[21]/opit_0_inv/D
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.594
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  -0.262

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597      -0.277 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       0.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       1.331         eth_tx_clk_2     
 CLMS_274_273/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[13]/opit_0_inv/CLK

 CLMS_274_273/Q3                   tco                   0.178       1.509 f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[13]/opit_0_inv/Q
                                   net (fanout=2)        0.059       1.568         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip [13]
 CLMS_274_273/AD                                                           f       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[21]/opit_0_inv/D

 Data arrival time                                                   1.568         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       1.594         eth_tx_clk_2     
 CLMS_274_273/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_ip[21]/opit_0_inv/CLK
 clock pessimism                                        -0.262       1.332                          
 clock uncertainty                                       0.000       1.332                          

 Hold time                                               0.040       1.372                          

 Data required time                                                  1.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.372                          
 Data arrival time                                                   1.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[4]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[12]/opit_0_inv/D
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.594
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  -0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597      -0.277 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       0.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       1.331         eth_tx_clk_2     
 CLMA_262_264/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[4]/opit_0_inv/CLK

 CLMA_262_264/Q2                   tco                   0.183       1.514 r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[4]/opit_0_inv/Q
                                   net (fanout=2)        0.065       1.579         u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac [4]
 CLMS_262_265/M1                                                           r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[12]/opit_0_inv/D

 Data arrival time                                                   1.579         Logic Levels: 0  
                                                                                   Logic: 0.183ns(73.790%), Route: 0.065ns(26.210%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       1.594         eth_tx_clk_2     
 CLMS_262_265/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[12]/opit_0_inv/CLK
 clock pessimism                                        -0.248       1.346                          
 clock uncertainty                                       0.000       1.346                          

 Hold time                                              -0.011       1.335                          

 Data required time                                                  1.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.335                          
 Data arrival time                                                   1.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[0]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.482
  Launch Clock Delay      :  1.221
  Clock Pessimism Removal :  -0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597      -0.277 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       0.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895       1.221         eth_tx_clk_2     
 CLMA_286_225/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_225/Q0                   tco                   0.179       1.400 f       u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.061       1.461         u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data [30]
 CLMA_286_225/B4                                                           f       u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.461         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.925       1.482         eth_tx_clk_2     
 CLMA_286_225/CLK                                                          r       u_video_trans_eth_2/u_video_trans_eth_arp/u_crc32_d8/crc_data[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.260       1.222                          
 clock uncertainty                                       0.000       1.222                          

 Hold time                                              -0.029       1.193                          

 Data required time                                                  1.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.193                          
 Data arrival time                                                   1.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMS_242_297/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK

 CLMS_242_297/Q1                   tco                   0.223       3.613 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.370       3.983         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [2]
                                   td                    0.365       4.348 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.348         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8346
 CLMS_242_309/Y3                   td                    0.365       4.713 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.350       5.063         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMS_246_305/COUT                 td                    0.265       5.328 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.328         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8403
                                   td                    0.044       5.372 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.372         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8405
 CLMS_246_309/Y3                   td                    0.387       5.759 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.254       6.013         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [9]
                                   td                    0.250       6.263 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.263         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8467
 CLMA_242_316/COUT                 td                    0.044       6.307 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.307         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8469
                                   td                    0.044       6.351 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.351         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8471
 CLMA_242_320/COUT                 td                    0.044       6.395 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.395         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8473
 CLMA_242_324/Y0                   td                    0.206       6.601 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.282       6.883         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [16]
 CLMA_230_328/Y1                   td                    0.151       7.034 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.425       7.459         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/nb1 [16]
                                   td                    0.368       7.827 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.827         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8396
                                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.827         Logic Levels: 7  
                                                                                   Logic: 2.756ns(62.114%), Route: 1.681ns(37.886%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMA_246_320/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Setup time                                             -0.115      11.106                          

 Data required time                                                 11.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.106                          
 Data arrival time                                                   7.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/I02
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMS_242_297/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/CLK

 CLMS_242_297/Q1                   tco                   0.223       3.613 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2][2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.370       3.983         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/ip_head[2] [2]
                                   td                    0.365       4.348 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.348         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8346
 CLMS_242_309/Y3                   td                    0.365       4.713 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.350       5.063         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3560 [4]
 CLMS_246_305/COUT                 td                    0.265       5.328 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.328         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8403
                                   td                    0.044       5.372 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.372         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8405
 CLMS_246_309/Y3                   td                    0.387       5.759 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.254       6.013         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3572 [9]
                                   td                    0.250       6.263 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.263         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8467
 CLMA_242_316/COUT                 td                    0.044       6.307 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.307         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8469
                                   td                    0.044       6.351 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.351         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8471
 CLMA_242_320/COUT                 td                    0.044       6.395 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.395         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8473
 CLMA_242_324/Y0                   td                    0.206       6.601 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575_17/gateop_A2/Y0
                                   net (fanout=1)        0.282       6.883         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N3575 [16]
 CLMA_230_328/Y1                   td                    0.151       7.034 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N917_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.425       7.459         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/nb1 [16]
 CLMA_246_320/A2                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/I02

 Data arrival time                                                   7.459         Logic Levels: 7  
                                                                                   Logic: 2.388ns(58.688%), Route: 1.681ns(41.312%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMA_246_320/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/check_buffer[17]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Setup time                                             -0.305      10.916                          

 Data required time                                                 10.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.916                          
 Data arrival time                                                   7.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_230_329/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_329/Q2                   tco                   0.223       3.613 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.289       3.902         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/real_add_cnt [1]
                                   td                    0.365       4.267 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.267         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8363
 CLMA_242_328/COUT                 td                    0.044       4.311 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.311         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8365
                                   td                    0.044       4.355 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.355         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8367
 CLMA_242_332/COUT                 td                    0.044       4.399 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.399         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8369
                                   td                    0.044       4.443 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.443         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8371
 CLMA_242_336/COUT                 td                    0.044       4.487 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.487         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/_N8373
 CLMA_242_340/Y1                   td                    0.383       4.870 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305_13/gateop_A2/Y1
                                   net (fanout=1)        0.262       5.132         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N305 [13]
 CLMS_242_333/Y2                   td                    0.481       5.613 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N308.lt_6/gateop_perm/Y
                                   net (fanout=8)        0.301       5.914         _N15             
 CLMA_230_337/Y2                   td                    0.162       6.076 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N1064_1/gateop_perm/Z
                                   net (fanout=3)        0.400       6.476         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/N1064
 CLMS_246_325/CECO                 td                    0.141       6.617 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.617         ntR2169          
 CLMS_246_329/CECO                 td                    0.141       6.758 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.758         ntR2168          
 CLMS_246_333/CECO                 td                    0.141       6.899 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.899         ntR2167          
 CLMS_246_337/CECO                 td                    0.141       7.040 r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       7.040         ntR2166          
 CLMS_246_341/CECI                                                         r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   7.040         Logic Levels: 10 
                                                                                   Logic: 2.398ns(65.699%), Route: 1.252ns(34.301%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMS_246_341/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_tx/data_cnt[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Setup time                                             -0.563      10.658                          

 Data required time                                                 10.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.658                          
 Data arrival time                                                   7.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[16]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[24]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_162_292/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[16]/opit_0_inv/CLK

 CLMA_162_292/Q3                   tco                   0.178       3.156 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[16]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.215         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac [16]
 CLMS_162_293/AD                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[24]/opit_0_inv/D

 Data arrival time                                                   3.215         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMS_162_293/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[24]/opit_0_inv/CLK
 clock pessimism                                        -0.397       2.993                          
 clock uncertainty                                       0.000       2.993                          

 Hold time                                               0.040       3.033                          

 Data required time                                                  3.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.033                          
 Data arrival time                                                   3.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_162_292/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/CLK

 CLMA_162_292/Q2                   tco                   0.180       3.158 f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[25]/opit_0_inv/Q
                                   net (fanout=3)        0.061       3.219         u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac [25]
 CLMS_162_293/CD                                                           f       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/D

 Data arrival time                                                   3.219         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMS_162_293/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp_udp/u_video_trans_eth_udp_rx/des_mac[33]/opit_0_inv/CLK
 clock pessimism                                        -0.397       2.993                          
 clock uncertainty                                       0.000       2.993                          

 Hold time                                               0.040       3.033                          

 Data required time                                                  3.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.033                          
 Data arrival time                                                   3.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip[20]/opit_0_inv/D
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMS_202_301/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_301/Q0                   tco                   0.182       3.160 r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip_t[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.064       3.224         u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip_t [20]
 CLMA_202_300/M0                                                           r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip[20]/opit_0_inv/D

 Data arrival time                                                   3.224         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_202_300/CLK                                                          r       u_video_trans_eth/u_video_trans_eth_arp/u_video_trans_eth_arp_arp_rx/src_ip[20]/opit_0_inv/CLK
 clock pessimism                                        -0.397       2.993                          
 clock uncertainty                                       0.000       2.993                          

 Hold time                                              -0.011       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                   3.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.932
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.957       3.131         ntclkbufg_7      
 CLMS_74_21/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_74_21/Q0                     tco                   0.221       3.352 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.155       3.507         coms1_reg_config/clock_20k_cnt [1]
 CLMA_74_20/Y1                     td                    0.359       3.866 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.132         coms1_reg_config/_N960
 CLMS_74_29/Y2                     td                    0.150       4.282 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.275       4.557         coms1_reg_config/N8
                                   td                    0.368       4.925 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.925         coms1_reg_config/_N6721
 CLMS_74_21/COUT                   td                    0.044       4.969 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.969         coms1_reg_config/_N6723
                                   td                    0.044       5.013 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.013         coms1_reg_config/_N6725
 CLMS_74_25/COUT                   td                    0.044       5.057 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.057         coms1_reg_config/_N6727
 CLMS_74_29/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.057         Logic Levels: 4  
                                                                                   Logic: 1.230ns(63.863%), Route: 0.696ns(36.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      41.230 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.230         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      41.268 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.731         _N41             
 PLL_158_55/CLK_OUT2               td                    0.084      41.815 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      42.418         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      42.418 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.935      43.353         ntclkbufg_7      
 CLMS_74_29/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.545                          
 clock uncertainty                                      -0.150      43.395                          

 Setup time                                             -0.132      43.263                          

 Data required time                                                 43.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.263                          
 Data arrival time                                                   5.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.206                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.927
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.957       3.131         ntclkbufg_7      
 CLMS_74_21/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_74_21/Q0                     tco                   0.221       3.352 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.155       3.507         coms1_reg_config/clock_20k_cnt [1]
 CLMA_74_20/Y1                     td                    0.359       3.866 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.132         coms1_reg_config/_N960
 CLMS_74_29/Y2                     td                    0.150       4.282 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.275       4.557         coms1_reg_config/N8
                                   td                    0.368       4.925 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.925         coms1_reg_config/_N6721
 CLMS_74_21/COUT                   td                    0.044       4.969 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.969         coms1_reg_config/_N6723
                                   td                    0.044       5.013 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.013         coms1_reg_config/_N6725
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.013         Logic Levels: 3  
                                                                                   Logic: 1.186ns(63.018%), Route: 0.696ns(36.982%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      41.230 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.230         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      41.268 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.731         _N41             
 PLL_158_55/CLK_OUT2               td                    0.084      41.815 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      42.418         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      42.418 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.930      43.348         ntclkbufg_7      
 CLMS_74_25/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.540                          
 clock uncertainty                                      -0.150      43.390                          

 Setup time                                             -0.128      43.262                          

 Data required time                                                 43.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.262                          
 Data arrival time                                                   5.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.249                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.927
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.957       3.131         ntclkbufg_7      
 CLMS_74_21/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_74_21/Q0                     tco                   0.221       3.352 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.155       3.507         coms1_reg_config/clock_20k_cnt [1]
 CLMA_74_20/Y1                     td                    0.359       3.866 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.266       4.132         coms1_reg_config/_N960
 CLMS_74_29/Y2                     td                    0.150       4.282 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.275       4.557         coms1_reg_config/N8
                                   td                    0.368       4.925 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.925         coms1_reg_config/_N6721
 CLMS_74_21/COUT                   td                    0.044       4.969 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.969         coms1_reg_config/_N6723
 CLMS_74_25/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.969         Logic Levels: 3  
                                                                                   Logic: 1.142ns(62.133%), Route: 0.696ns(37.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.421      40.421 r                        
 P20                                                     0.000      40.421 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.495         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      41.230 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.230         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      41.268 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.731         _N41             
 PLL_158_55/CLK_OUT2               td                    0.084      41.815 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      42.418         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      42.418 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.930      43.348         ntclkbufg_7      
 CLMS_74_25/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.540                          
 clock uncertainty                                      -0.150      43.390                          

 Setup time                                             -0.132      43.258                          

 Data required time                                                 43.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.258                          
 Data arrival time                                                   4.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.289                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.131
  Launch Clock Delay      :  2.923
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.926       2.923         ntclkbufg_7      
 CLMA_74_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_20/Q0                     tco                   0.179       3.102 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.163         coms1_reg_config/clock_20k_cnt [0]
 CLMS_74_21/A0                                                             f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.163         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.957       3.131         ntclkbufg_7      
 CLMS_74_21/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.192       2.939                          
 clock uncertainty                                       0.000       2.939                          

 Hold time                                              -0.078       2.861                          

 Data required time                                                  2.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.861                          
 Data arrival time                                                   3.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.139
  Launch Clock Delay      :  2.932
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.935       2.932         ntclkbufg_7      
 CLMS_74_29/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_74_29/Q0                     tco                   0.182       3.114 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.174         coms1_reg_config/clock_20k_cnt [9]
 CLMS_74_29/A1                                                             r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.174         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.965       3.139         ntclkbufg_7      
 CLMS_74_29/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.932                          
 clock uncertainty                                       0.000       2.932                          

 Hold time                                              -0.093       2.839                          

 Data required time                                                  2.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.839                          
 Data arrival time                                                   3.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  2.927
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.930       2.927         ntclkbufg_7      
 CLMS_74_25/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_74_25/Q0                     tco                   0.182       3.109 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.171         coms1_reg_config/clock_20k_cnt [5]
 CLMS_74_25/A1                                                             r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.171         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.961       3.135         ntclkbufg_7      
 CLMS_74_25/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.208       2.927                          
 clock uncertainty                                       0.000       2.927                          

 Hold time                                              -0.093       2.834                          

 Data required time                                                  2.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.834                          
 Data arrival time                                                   3.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_222_88/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_222_88/Q2                    tco                   0.223       3.600 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.452       4.052         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2]
 CLMA_222_88/COUT                  td                    0.265       4.317 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.317         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7732
                                   td                    0.044       4.361 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.361         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7734
 CLMA_222_92/COUT                  td                    0.044       4.405 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.405         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7736
                                   td                    0.044       4.449 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.449         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7738
 CLMA_222_96/Y3                    td                    0.387       4.836 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.240       5.076         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [11]
 CLMS_222_101/Y1                   td                    0.151       5.227 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N3[11]_1/gateop_perm/Z
                                   net (fanout=1)        0.352       5.579         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N85214
 CLMA_226_96/Y1                    td                    0.442       6.021 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.279       6.300         _N28             
 CLMA_222_104/D1                                                           f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.300         Logic Levels: 5  
                                                                                   Logic: 1.600ns(54.738%), Route: 1.323ns(45.262%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_222_104/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188    1003.362                          
 clock uncertainty                                      -0.050    1003.312                          

 Setup time                                             -0.169    1003.143                          

 Data required time                                               1003.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.143                          
 Data arrival time                                                   6.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.843                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L2
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_222_88/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_222_88/Q2                    tco                   0.223       3.600 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.452       4.052         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2]
 CLMA_222_88/COUT                  td                    0.265       4.317 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.317         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7732
                                   td                    0.044       4.361 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.361         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7734
 CLMA_222_92/COUT                  td                    0.044       4.405 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.405         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7736
                                   td                    0.044       4.449 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.449         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7738
 CLMA_222_96/Y2                    td                    0.202       4.651 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.480       5.131         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [10]
 CLMS_218_89/C2                                                            f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.131         Logic Levels: 3  
                                                                                   Logic: 0.822ns(46.864%), Route: 0.932ns(53.136%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMS_218_89/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.305    1003.003                          

 Data required time                                               1003.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.003                          
 Data arrival time                                                   5.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.872                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L3
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_222_88/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_222_88/Q2                    tco                   0.223       3.600 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        0.452       4.052         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [2]
 CLMA_222_88/COUT                  td                    0.265       4.317 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.317         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7732
                                   td                    0.044       4.361 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.361         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7734
 CLMA_222_92/COUT                  td                    0.044       4.405 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.405         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N7736
 CLMA_222_96/Y1                    td                    0.383       4.788 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.250       5.038         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [9]
 CLMS_218_89/D3                                                            r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.038         Logic Levels: 3  
                                                                                   Logic: 0.959ns(57.736%), Route: 0.702ns(42.264%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMS_218_89/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.290    1003.018                          

 Data required time                                               1003.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.018                          
 Data arrival time                                                   5.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.980                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d0/opit_0/CLK
Endpoint    : video_packet_send_m0/vs_pclk_d1/opit_0/D
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d0/opit_0/CLK

 CLMA_182_100/Q2                   tco                   0.183       3.357 r       video_packet_send_m0/vs_pclk_d0/opit_0/Q
                                   net (fanout=1)        0.129       3.486         video_packet_send_m0/vs_pclk_d0
 CLMA_182_100/M0                                                           r       video_packet_send_m0/vs_pclk_d1/opit_0/D

 Data arrival time                                                   3.486         Logic Levels: 0  
                                                                                   Logic: 0.183ns(58.654%), Route: 0.129ns(41.346%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.011       3.164                          

 Data required time                                                  3.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.164                          
 Data arrival time                                                   3.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMS_222_93/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK

 CLMS_222_93/Q2                    tco                   0.183       3.357 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.144       3.501         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMS_222_89/M1                                                            r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   3.501         Logic Levels: 0  
                                                                                   Logic: 0.183ns(55.963%), Route: 0.144ns(44.037%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMS_222_89/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.011       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                   3.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMA_214_92/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK

 CLMA_214_92/Q3                    tco                   0.182       3.356 r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.198       3.554         video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMS_218_97/CD                                                            r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   3.554         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMS_218_97/CLK                                                           r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.034       3.227                          

 Data required time                                                  3.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.227                          
 Data arrival time                                                   3.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.079

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMA_214_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_100/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.732       4.156         u_CORES/u_jtag_hub/data_ctrl
 CLMS_198_157/A3                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.156         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.190%), Route: 0.732ns(76.810%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      27.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.918      28.275         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.079      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.288      27.858                          

 Data required time                                                 27.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.858                          
 Data arrival time                                                   4.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.079

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMA_214_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_100/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.816       4.240         u_CORES/u_jtag_hub/data_ctrl
 CLMS_198_157/B1                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.240         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.311%), Route: 0.816ns(78.689%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      27.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.918      28.275         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.079      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.149      27.997                          

 Data required time                                                 27.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.997                          
 Data arrival time                                                   4.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.757                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.079

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMA_214_100/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_214_100/Q0                   tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.816       4.240         u_CORES/u_jtag_hub/data_ctrl
 CLMS_198_157/C0                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.240         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.311%), Route: 0.816ns(78.689%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      27.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.918      28.275         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.079      28.196                          
 clock uncertainty                                      -0.050      28.146                          

 Setup time                                             -0.134      28.012                          

 Data required time                                                 28.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.012                          
 Data arrival time                                                   4.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.222

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.071 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       2.966         ntclkbufg_2      
 CLMA_186_220/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_220/Q1                   tco                   0.180       3.146 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.205         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [213]
 CLMS_186_221/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMS_186_221/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.222       2.981                          
 clock uncertainty                                       0.000       2.981                          

 Hold time                                              -0.028       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.222

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.071 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       2.966         ntclkbufg_2      
 CLMS_222_173/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_173/Q2                   tco                   0.180       3.146 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.207         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21]
 CLMA_222_172/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.207         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMA_222_172/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.222       2.981                          
 clock uncertainty                                       0.000       2.981                          

 Hold time                                              -0.029       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                   3.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.966
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071       2.071         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.071 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       2.966         ntclkbufg_2      
 CLMA_214_160/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_160/Q0                   tco                   0.179       3.145 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.204         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7]
 CLMA_214_160/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMA_214_160/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.236       2.967                          
 clock uncertainty                                       0.000       2.967                          

 Hold time                                              -0.029       2.938                          

 Data required time                                                  2.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.938                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_153/Q3                   tco                   0.220      28.288 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.280      28.568         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_186_156/Y2                   td                    0.379      28.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/N227_1/gateop_perm/Z
                                   net (fanout=1)        0.067      29.014         u_CORES/u_debug_core_0/u_hub_data_decode/_N2116
 CLMA_186_156/Y0                   td                    0.150      29.164 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.434      29.598         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_174_160/Y2                   td                    0.220      29.818 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N520/gateop/Z
                                   net (fanout=2)        0.188      30.006         u_CORES/u_debug_core_0/u_rd_addr_gen/N520
 CLMA_174_152/CECO                 td                    0.141      30.147 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.147         ntR1949          
 CLMA_174_156/CECO                 td                    0.141      30.288 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.288         ntR1948          
 CLMA_174_160/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.288         Logic Levels: 5  
                                                                                   Logic: 1.251ns(56.351%), Route: 0.969ns(43.649%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      52.071 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      52.966         ntclkbufg_2      
 CLMA_174_160/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.563      52.353                          

 Data required time                                                 52.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.353                          
 Data arrival time                                                  30.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_153/Q3                   tco                   0.220      28.288 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.280      28.568         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_186_156/Y2                   td                    0.379      28.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/N227_1/gateop_perm/Z
                                   net (fanout=1)        0.067      29.014         u_CORES/u_debug_core_0/u_hub_data_decode/_N2116
 CLMA_186_156/Y0                   td                    0.150      29.164 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.434      29.598         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_174_160/Y2                   td                    0.220      29.818 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N520/gateop/Z
                                   net (fanout=2)        0.188      30.006         u_CORES/u_debug_core_0/u_rd_addr_gen/N520
 CLMA_174_152/CECO                 td                    0.141      30.147 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.147         ntR1949          
 CLMA_174_156/CECO                 td                    0.141      30.288 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.288         ntR1948          
 CLMA_174_160/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  30.288         Logic Levels: 5  
                                                                                   Logic: 1.251ns(56.351%), Route: 0.969ns(43.649%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      52.071 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      52.966         ntclkbufg_2      
 CLMA_174_160/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.563      52.353                          

 Data required time                                                 52.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.353                          
 Data arrival time                                                  30.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.966
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_194_153/Q3                   tco                   0.220      28.288 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.280      28.568         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_186_156/Y2                   td                    0.379      28.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/N227_1/gateop_perm/Z
                                   net (fanout=1)        0.067      29.014         u_CORES/u_debug_core_0/u_hub_data_decode/_N2116
 CLMA_186_156/Y0                   td                    0.150      29.164 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.434      29.598         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_174_160/Y2                   td                    0.227      29.825 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N520/gateop/Z
                                   net (fanout=2)        0.181      30.006         u_CORES/u_debug_core_0/u_rd_addr_gen/N520
 CLMA_174_152/CECO                 td                    0.132      30.138 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.138         ntR1949          
 CLMA_174_156/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  30.138         Logic Levels: 4  
                                                                                   Logic: 1.108ns(53.527%), Route: 0.962ns(46.473%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.071      52.071         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      52.071 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      52.966         ntclkbufg_2      
 CLMA_174_156/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.966                          
 clock uncertainty                                      -0.050      52.916                          

 Setup time                                             -0.576      52.340                          

 Data required time                                                 52.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.340                          
 Data arrival time                                                  30.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      26.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_8      
 CLMA_194_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_194_156/Q2                   tco                   0.180      28.055 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.059      28.114         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_194_157/A4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.114         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMA_194_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.029       3.224                          

 Data required time                                                  3.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.224                          
 Data arrival time                                                  28.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      26.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_8      
 CLMA_194_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_194_156/Q3                   tco                   0.178      28.053 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.059      28.112         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_194_157/B0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.112         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMA_194_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.066       3.187                          

 Data required time                                                  3.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.187                          
 Data arrival time                                                  28.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000      26.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_8      
 CLMA_194_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_194_156/Q1                   tco                   0.180      28.055 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.134      28.189         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_194_157/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.189         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.325%), Route: 0.134ns(42.675%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000       2.278 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.203         ntclkbufg_2      
 CLMA_194_157/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.029       3.224                          

 Data required time                                                  3.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.224                          
 Data arrival time                                                  28.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.620  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      77.545 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.950      78.495         ntclkbufg_2      
 CLMA_198_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_148/Q0                   tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.250      78.966         u_CORES/conf_sel [0]
 CLMA_194_153/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.966         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.921%), Route: 0.250ns(53.079%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     126.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  78.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.620  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      77.545 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.950      78.495         ntclkbufg_2      
 CLMA_198_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_148/Q0                   tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.250      78.966         u_CORES/conf_sel [0]
 CLMA_194_153/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.966         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.921%), Route: 0.250ns(53.079%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     126.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  78.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.620  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      77.545         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000      77.545 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.950      78.495         ntclkbufg_2      
 CLMA_198_148/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_148/Q0                   tco                   0.221      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.250      78.966         u_CORES/conf_sel [0]
 CLMA_194_153/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.966         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.921%), Route: 0.250ns(53.079%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     126.980 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  78.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000     127.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.918     128.275         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_157/Q2                   tco                   0.200     128.475 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.138     128.613         u_CORES/id_o [3] 
 CLMA_194_153/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.613         Logic Levels: 0  
                                                                                   Logic: 0.200ns(59.172%), Route: 0.138ns(40.828%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000     127.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.918     128.275         ntclkbufg_2      
 CLMS_198_157/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_157/Q0                   tco                   0.179     128.454 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.223     128.677         u_CORES/id_o [1] 
 CLMA_194_153/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.677         Logic Levels: 0  
                                                                                   Logic: 0.179ns(44.527%), Route: 0.223ns(55.473%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_8      
 CLMA_194_153/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                               0.040     128.158                          

 Data required time                                                128.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.158                          
 Data arrival time                                                 128.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.519                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_119/CLK_USCM              td                    0.000     127.357 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.918     128.275         ntclkbufg_2      
 CLMA_198_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_148/Q3                   tco                   0.178     128.453 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.248     128.701         u_CORES/id_o [4] 
 CLMA_194_156/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.701         Logic Levels: 0  
                                                                                   Logic: 0.178ns(41.784%), Route: 0.248ns(58.216%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.143 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_8      
 CLMA_194_156/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                               0.040     128.158                          

 Data required time                                                128.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.158                          
 Data arrival time                                                 128.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.571  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.830
  Launch Clock Delay      :  2.557
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.526       2.557         nt_sys_clk       
 CLMA_190_180/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_190_180/Q1                   tco                   0.223       2.780 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=389)      0.796       3.576         u_CORES/u_debug_core_0/resetn
 CLMS_214_157/RSCO                 td                    0.105       3.681 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.681         ntR852           
 CLMS_214_161/RSCO                 td                    0.105       3.786 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.786         ntR851           
 CLMS_214_165/RSCO                 td                    0.105       3.891 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.891         ntR850           
 CLMS_214_169/RSCO                 td                    0.105       3.996 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.996         ntR849           
 CLMS_214_173/RSCO                 td                    0.105       4.101 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.101         ntR848           
 CLMS_214_177/RSCO                 td                    0.105       4.206 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.206         ntR847           
 CLMS_214_181/RSCO                 td                    0.105       4.311 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.311         ntR846           
 CLMS_214_185/RSCO                 td                    0.105       4.416 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       4.416         ntR845           
 CLMS_214_193/RSCO                 td                    0.105       4.521 r       u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.521         ntR844           
 CLMS_214_197/RSCO                 td                    0.105       4.626 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       4.626         ntR843           
 CLMS_214_201/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv/RS

 Data arrival time                                                   4.626         Logic Levels: 10 
                                                                                   Logic: 1.273ns(61.527%), Route: 0.796ns(38.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     0.955      21.830         nt_sys_clk       
 CLMS_214_201/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][73]/opit_0_inv/CLK
 clock pessimism                                         0.156      21.986                          
 clock uncertainty                                      -0.050      21.936                          

 Recovery time                                           0.000      21.936                          

 Data required time                                                 21.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.936                          
 Data arrival time                                                   4.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.571  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.830
  Launch Clock Delay      :  2.557
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.526       2.557         nt_sys_clk       
 CLMA_190_180/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_190_180/Q1                   tco                   0.223       2.780 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=389)      0.796       3.576         u_CORES/u_debug_core_0/resetn
 CLMS_214_157/RSCO                 td                    0.105       3.681 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.681         ntR852           
 CLMS_214_161/RSCO                 td                    0.105       3.786 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.786         ntR851           
 CLMS_214_165/RSCO                 td                    0.105       3.891 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.891         ntR850           
 CLMS_214_169/RSCO                 td                    0.105       3.996 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.996         ntR849           
 CLMS_214_173/RSCO                 td                    0.105       4.101 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.101         ntR848           
 CLMS_214_177/RSCO                 td                    0.105       4.206 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.206         ntR847           
 CLMS_214_181/RSCO                 td                    0.105       4.311 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.311         ntR846           
 CLMS_214_185/RSCO                 td                    0.105       4.416 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       4.416         ntR845           
 CLMS_214_193/RSCO                 td                    0.105       4.521 r       u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.521         ntR844           
 CLMS_214_197/RSCO                 td                    0.105       4.626 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       4.626         ntR843           
 CLMS_214_201/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/RS

 Data arrival time                                                   4.626         Logic Levels: 10 
                                                                                   Logic: 1.273ns(61.527%), Route: 0.796ns(38.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     0.955      21.830         nt_sys_clk       
 CLMS_214_201/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/CLK
 clock pessimism                                         0.156      21.986                          
 clock uncertainty                                      -0.050      21.936                          

 Recovery time                                           0.000      21.936                          

 Data required time                                                 21.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.936                          
 Data arrival time                                                   4.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][62]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.571  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.830
  Launch Clock Delay      :  2.557
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.526       2.557         nt_sys_clk       
 CLMA_190_180/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_190_180/Q1                   tco                   0.223       2.780 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=389)      0.796       3.576         u_CORES/u_debug_core_0/resetn
 CLMS_214_157/RSCO                 td                    0.105       3.681 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.681         ntR852           
 CLMS_214_161/RSCO                 td                    0.105       3.786 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.786         ntR851           
 CLMS_214_165/RSCO                 td                    0.105       3.891 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.891         ntR850           
 CLMS_214_169/RSCO                 td                    0.105       3.996 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[82]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.996         ntR849           
 CLMS_214_173/RSCO                 td                    0.105       4.101 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[80]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.101         ntR848           
 CLMS_214_177/RSCO                 td                    0.105       4.206 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.206         ntR847           
 CLMS_214_181/RSCO                 td                    0.105       4.311 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.311         ntR846           
 CLMS_214_185/RSCO                 td                    0.105       4.416 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       4.416         ntR845           
 CLMS_214_193/RSCO                 td                    0.105       4.521 r       u_CORES/u_debug_core_0/TRIG0_ff[0][62]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.521         ntR844           
 CLMS_214_197/RSCO                 td                    0.105       4.626 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[70]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       4.626         ntR843           
 CLMS_214_201/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][62]/opit_0_inv/RS

 Data arrival time                                                   4.626         Logic Levels: 10 
                                                                                   Logic: 1.273ns(61.527%), Route: 0.796ns(38.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     0.955      21.830         nt_sys_clk       
 CLMS_214_201/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][62]/opit_0_inv/CLK
 clock pessimism                                         0.156      21.986                          
 clock uncertainty                                      -0.050      21.936                          

 Recovery time                                           0.000      21.936                          

 Data required time                                                 21.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.936                          
 Data arrival time                                                   4.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[10]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.107
  Launch Clock Delay      :  2.492
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.617       2.492         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q0                   tco                   0.182       2.674 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.338       3.012         u_hsst_core/P_LANE_RST_3
 CLMA_146_320/RSCO                 td                    0.085       3.097 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.097         ntR1719          
 CLMA_146_324/RSCI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[10]/opit_0_A2Q21/RS

 Data arrival time                                                   3.097         Logic Levels: 1  
                                                                                   Logic: 0.267ns(44.132%), Route: 0.338ns(55.868%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.076       3.107         nt_sys_clk       
 CLMA_146_324/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.284       2.823                          
 clock uncertainty                                       0.000       2.823                          

 Removal time                                            0.000       2.823                          

 Data required time                                                  2.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.823                          
 Data arrival time                                                   3.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[11]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.107
  Launch Clock Delay      :  2.492
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.617       2.492         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q0                   tco                   0.182       2.674 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.338       3.012         u_hsst_core/P_LANE_RST_3
 CLMA_146_320/RSCO                 td                    0.085       3.097 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.097         ntR1719          
 CLMA_146_324/RSCI                                                         r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[11]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.097         Logic Levels: 1  
                                                                                   Logic: 0.267ns(44.132%), Route: 0.338ns(55.868%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     2.076       3.107         nt_sys_clk       
 CLMA_146_324/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[11]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.284       2.823                          
 clock uncertainty                                       0.000       2.823                          

 Removal time                                            0.000       2.823                          

 Data required time                                                  2.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.823                          
 Data arrival time                                                   3.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.924
  Launch Clock Delay      :  2.482
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.607       2.482         nt_sys_clk       
 CLMA_170_316/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_170_316/Q0                   tco                   0.182       2.664 r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=13)       0.196       2.860         u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_174_316/RSCO                 td                    0.092       2.952 f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       2.952         ntR396           
 CLMA_174_320/RSCI                                                         f       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.952         Logic Levels: 1  
                                                                                   Logic: 0.274ns(58.298%), Route: 0.196ns(41.702%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1529)     1.893       2.924         nt_sys_clk       
 CLMA_174_320/CLK                                                          r       u_hsst_core/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.311       2.613                          
 clock uncertainty                                       0.000       2.613                          

 Removal time                                            0.000       2.613                          

 Data required time                                                  2.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.613                          
 Data arrival time                                                   2.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q0                    tco                   0.223       6.959 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=532)      1.219       8.178         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_136/RSCO                  td                    0.113       8.291 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.291         ntR1547          
 CLMA_14_140/RSCO                  td                    0.113       8.404 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.404         ntR1546          
 CLMA_14_144/RSCO                  td                    0.113       8.517 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.517         ntR1545          
 CLMA_14_148/RSCO                  td                    0.113       8.630 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.630         ntR1544          
 CLMA_14_152/RSCO                  td                    0.113       8.743 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.743         ntR1543          
 CLMA_14_156/RSCO                  td                    0.113       8.856 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.856         ntR1542          
 CLMA_14_160/RSCO                  td                    0.113       8.969 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.969         ntR1541          
 CLMA_14_164/RSCO                  td                    0.113       9.082 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.082         ntR1540          
 CLMA_14_168/RSCO                  td                    0.113       9.195 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.195         ntR1539          
 CLMA_14_172/RSCO                  td                    0.113       9.308 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.308         ntR1538          
 CLMA_14_176/RSCO                  td                    0.113       9.421 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.421         ntR1537          
 CLMA_14_180/RSCO                  td                    0.113       9.534 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.534         ntR1536          
 CLMA_14_184/RSCO                  td                    0.113       9.647 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.647         ntR1535          
 CLMA_14_192/RSCO                  td                    0.113       9.760 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.760         ntR1534          
 CLMA_14_196/RSCO                  td                    0.113       9.873 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       9.873         ntR1533          
 CLMA_14_200/RSCO                  td                    0.113       9.986 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.986         ntR1532          
 CLMA_14_204/RSCO                  td                    0.113      10.099 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[245]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.099         ntR1531          
 CLMA_14_208/RSCO                  td                    0.113      10.212 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.212         ntR1530          
 CLMA_14_212/RSCO                  td                    0.113      10.325 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[149]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.325         ntR1529          
 CLMA_14_216/RSCO                  td                    0.113      10.438 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.438         ntR1528          
 CLMA_14_220/RSCO                  td                    0.113      10.551 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.551         ntR1527          
 CLMA_14_224/RSCO                  td                    0.113      10.664 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.664         ntR1526          
 CLMA_14_228/RSCO                  td                    0.113      10.777 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.777         ntR1525          
 CLMA_14_232/RSCO                  td                    0.113      10.890 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[147]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.890         ntR1524          
 CLMA_14_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.890         Logic Levels: 24 
                                                                                   Logic: 2.935ns(70.655%), Route: 1.219ns(29.345%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895      16.387         ntclkbufg_0      
 CLMA_14_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[46]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q0                    tco                   0.223       6.959 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=532)      1.219       8.178         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_136/RSCO                  td                    0.113       8.291 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.291         ntR1547          
 CLMA_14_140/RSCO                  td                    0.113       8.404 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.404         ntR1546          
 CLMA_14_144/RSCO                  td                    0.113       8.517 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.517         ntR1545          
 CLMA_14_148/RSCO                  td                    0.113       8.630 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.630         ntR1544          
 CLMA_14_152/RSCO                  td                    0.113       8.743 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.743         ntR1543          
 CLMA_14_156/RSCO                  td                    0.113       8.856 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.856         ntR1542          
 CLMA_14_160/RSCO                  td                    0.113       8.969 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.969         ntR1541          
 CLMA_14_164/RSCO                  td                    0.113       9.082 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.082         ntR1540          
 CLMA_14_168/RSCO                  td                    0.113       9.195 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.195         ntR1539          
 CLMA_14_172/RSCO                  td                    0.113       9.308 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.308         ntR1538          
 CLMA_14_176/RSCO                  td                    0.113       9.421 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.421         ntR1537          
 CLMA_14_180/RSCO                  td                    0.113       9.534 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.534         ntR1536          
 CLMA_14_184/RSCO                  td                    0.113       9.647 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.647         ntR1535          
 CLMA_14_192/RSCO                  td                    0.113       9.760 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.760         ntR1534          
 CLMA_14_196/RSCO                  td                    0.113       9.873 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       9.873         ntR1533          
 CLMA_14_200/RSCO                  td                    0.113       9.986 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.986         ntR1532          
 CLMA_14_204/RSCO                  td                    0.113      10.099 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[245]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.099         ntR1531          
 CLMA_14_208/RSCO                  td                    0.113      10.212 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.212         ntR1530          
 CLMA_14_212/RSCO                  td                    0.113      10.325 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[149]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.325         ntR1529          
 CLMA_14_216/RSCO                  td                    0.113      10.438 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.438         ntR1528          
 CLMA_14_220/RSCO                  td                    0.113      10.551 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.551         ntR1527          
 CLMA_14_224/RSCO                  td                    0.113      10.664 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.664         ntR1526          
 CLMA_14_228/RSCO                  td                    0.113      10.777 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.777         ntR1525          
 CLMA_14_232/RSCO                  td                    0.113      10.890 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[147]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.890         ntR1524          
 CLMA_14_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.890         Logic Levels: 24 
                                                                                   Logic: 2.935ns(70.655%), Route: 1.219ns(29.345%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895      16.387         ntclkbufg_0      
 CLMA_14_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[74]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q0                    tco                   0.223       6.959 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=532)      1.219       8.178         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_14_136/RSCO                  td                    0.113       8.291 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.291         ntR1547          
 CLMA_14_140/RSCO                  td                    0.113       8.404 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.404         ntR1546          
 CLMA_14_144/RSCO                  td                    0.113       8.517 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.517         ntR1545          
 CLMA_14_148/RSCO                  td                    0.113       8.630 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.630         ntR1544          
 CLMA_14_152/RSCO                  td                    0.113       8.743 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.743         ntR1543          
 CLMA_14_156/RSCO                  td                    0.113       8.856 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.856         ntR1542          
 CLMA_14_160/RSCO                  td                    0.113       8.969 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.969         ntR1541          
 CLMA_14_164/RSCO                  td                    0.113       9.082 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.082         ntR1540          
 CLMA_14_168/RSCO                  td                    0.113       9.195 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.195         ntR1539          
 CLMA_14_172/RSCO                  td                    0.113       9.308 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_resp/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.308         ntR1538          
 CLMA_14_176/RSCO                  td                    0.113       9.421 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.421         ntR1537          
 CLMA_14_180/RSCO                  td                    0.113       9.534 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.534         ntR1536          
 CLMA_14_184/RSCO                  td                    0.113       9.647 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.647         ntR1535          
 CLMA_14_192/RSCO                  td                    0.113       9.760 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.760         ntR1534          
 CLMA_14_196/RSCO                  td                    0.113       9.873 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_flag/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       9.873         ntR1533          
 CLMA_14_200/RSCO                  td                    0.113       9.986 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[118]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.986         ntR1532          
 CLMA_14_204/RSCO                  td                    0.113      10.099 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[245]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.099         ntR1531          
 CLMA_14_208/RSCO                  td                    0.113      10.212 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.212         ntR1530          
 CLMA_14_212/RSCO                  td                    0.113      10.325 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[149]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.325         ntR1529          
 CLMA_14_216/RSCO                  td                    0.113      10.438 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.438         ntR1528          
 CLMA_14_220/RSCO                  td                    0.113      10.551 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_dly_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.551         ntR1527          
 CLMA_14_224/RSCO                  td                    0.113      10.664 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.664         ntR1526          
 CLMA_14_228/RSCO                  td                    0.113      10.777 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.777         ntR1525          
 CLMA_14_232/RSCO                  td                    0.113      10.890 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[147]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.890         ntR1524          
 CLMA_14_236/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.890         Logic Levels: 24 
                                                                                   Logic: 2.935ns(70.655%), Route: 1.219ns(29.345%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895      16.387         ntclkbufg_0      
 CLMA_14_236/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895       6.387         ntclkbufg_0      
 CLMS_10_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_181/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.328       6.895         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_164/RSCO                  td                    0.085       6.980 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.980         ntR1468          
 CLMA_10_168/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.980         Logic Levels: 1  
                                                                                   Logic: 0.265ns(44.688%), Route: 0.328ns(55.312%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMA_10_168/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895       6.387         ntclkbufg_0      
 CLMS_10_181/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_181/Q1                    tco                   0.180       6.567 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.328       6.895         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_164/RSCO                  td                    0.085       6.980 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.980         ntR1468          
 CLMA_10_168/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.980         Logic Levels: 1  
                                                                                   Logic: 0.265ns(44.688%), Route: 0.328ns(55.312%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMA_10_168/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.895       6.387         ntclkbufg_0      
 CLMS_98_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_98_197/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=532)      0.334       6.903         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_200/RSCO                  td                    0.092       6.995 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.995         ntR1666          
 CLMA_74_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RS

 Data arrival time                                                   6.995         Logic Levels: 1  
                                                                                   Logic: 0.274ns(45.066%), Route: 0.334ns(54.934%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMA_74_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.037       3.205         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMA_222_260/Q2                   tco                   0.223       3.428 f       u_img_data_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=9)        0.293       3.721         u_img_data_pkt/img_vsync_d1
 CLMA_222_244/Y2                   td                    0.264       3.985 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.247       5.232         u_img_data_pkt_2/N57
 CLMA_246_176/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   5.232         Logic Levels: 1  
                                                                                   Logic: 0.487ns(24.026%), Route: 1.540ns(75.974%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.895      17.700         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Recovery time                                          -0.476      17.251                          

 Data required time                                                 17.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.251                          
 Data arrival time                                                   5.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.037       3.205         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMA_222_260/Q2                   tco                   0.223       3.428 f       u_img_data_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=9)        0.293       3.721         u_img_data_pkt/img_vsync_d1
 CLMA_222_244/Y2                   td                    0.264       3.985 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.247       5.232         u_img_data_pkt_2/N57
 CLMA_246_176/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.232         Logic Levels: 1  
                                                                                   Logic: 0.487ns(24.026%), Route: 1.540ns(75.974%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.895      17.700         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Recovery time                                          -0.476      17.251                          

 Data required time                                                 17.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.251                          
 Data arrival time                                                   5.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.037       3.205         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMA_222_260/Q2                   tco                   0.223       3.428 f       u_img_data_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=9)        0.293       3.721         u_img_data_pkt/img_vsync_d1
 CLMA_222_244/Y2                   td                    0.264       3.985 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       1.247       5.232         u_img_data_pkt_2/N57
 CLMA_246_176/RS                                                           f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   5.232         Logic Levels: 1  
                                                                                   Logic: 0.487ns(24.026%), Route: 1.540ns(75.974%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      0.895      17.700         ntclkbufg_1      
 CLMA_246_176/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Recovery time                                          -0.476      17.251                          

 Data required time                                                 17.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.251                          
 Data arrival time                                                   5.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.005       2.996         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_222_260/Q3                   tco                   0.182       3.178 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=10)       0.128       3.306         u_img_data_pkt/img_vsync_d0
 CLMA_222_260/Y2                   td                    0.167       3.473 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.285       3.758         u_img_data_pkt/N57
 DRM_234_252/RSTA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.758         Logic Levels: 1  
                                                                                   Logic: 0.349ns(45.801%), Route: 0.413ns(54.199%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.037       3.205         ntclkbufg_1      
 DRM_234_252/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.060       2.955                          

 Data required time                                                  2.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.955                          
 Data arrival time                                                   3.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.005       2.996         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_222_260/Q3                   tco                   0.182       3.178 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=10)       0.128       3.306         u_img_data_pkt/img_vsync_d0
 CLMA_222_260/Y2                   td                    0.167       3.473 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.389       3.862         u_img_data_pkt/N57
 DRM_234_272/RSTA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.862         Logic Levels: 1  
                                                                                   Logic: 0.349ns(40.300%), Route: 0.517ns(59.700%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.037       3.205         ntclkbufg_1      
 DRM_234_272/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.060       2.955                          

 Data required time                                                  2.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.955                          
 Data arrival time                                                   3.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.005       2.996         ntclkbufg_1      
 CLMA_222_260/CLK                                                          r       u_img_data_pkt/img_vsync_d0/opit_0_inv/CLK

 CLMA_222_260/Q3                   tco                   0.182       3.178 r       u_img_data_pkt/img_vsync_d0/opit_0_inv/Q
                                   net (fanout=10)       0.128       3.306         u_img_data_pkt/img_vsync_d0
 CLMA_222_260/Y2                   td                    0.167       3.473 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.476       3.949         u_img_data_pkt/N57
 DRM_234_292/RSTA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.949         Logic Levels: 1  
                                                                                   Logic: 0.349ns(36.621%), Route: 0.604ns(63.379%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=421)      1.037       3.205         ntclkbufg_1      
 DRM_234_292/CLKA[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.060       2.955                          

 Data required time                                                  2.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.955                          
 Data arrival time                                                   3.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.994                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_162_48/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_162_48/Q2                    tco                   0.223       3.312 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.281       3.593         rstn_1ms[7]      
 CLMA_154_53/Y0                    td                    0.380       3.973 f       N333_10/gateop_perm/Z
                                   net (fanout=1)        0.151       4.124         _N80832          
 CLMA_154_53/Y2                    td                    0.162       4.286 r       N333_13/gateop_perm/Z
                                   net (fanout=1)        0.148       4.434         _N80835          
 CLMA_154_53/Y1                    td                    0.151       4.585 f       N333_14/gateop_perm/Z
                                   net (fanout=532)      1.245       5.830         nt_rstn_out      
 CLMS_270_89/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.830         Logic Levels: 3  
                                                                                   Logic: 0.916ns(33.418%), Route: 1.825ns(66.582%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_270_89/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Recovery time                                          -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   5.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.614                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_162_56/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMA_162_56/Q0                    tco                   0.182       3.064 r       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.258       3.322         rstn_1ms[13]     
 CLMA_154_53/Y1                    td                    0.159       3.481 r       N333_14/gateop_perm/Z
                                   net (fanout=532)      0.967       4.448         nt_rstn_out      
 CLMS_270_89/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.448         Logic Levels: 1  
                                                                                   Logic: 0.341ns(21.775%), Route: 1.225ns(78.225%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_270_89/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   4.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.221
  Launch Clock Delay      :  1.594
  Clock Pessimism Removal :  0.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       1.594         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.223       1.817 f       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.772       2.589         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.150       2.739 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.939       3.678         u_img_data_pkt_2/N57
 CLMS_246_173/RSCO                 td                    0.113       3.791 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.791         ntR1782          
 CLMS_246_177/RSCO                 td                    0.113       3.904 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.904         ntR1781          
 CLMS_246_181/RSCO                 td                    0.113       4.017 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.017         ntR1780          
 CLMS_246_185/RSCO                 td                    0.113       4.130 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.130         ntR1779          
 CLMS_246_193/RSCO                 td                    0.113       4.243 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       4.243         ntR1778          
 CLMS_246_197/RSCO                 td                    0.113       4.356 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.356         ntR1777          
 CLMS_246_201/RSCI                                                         f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.356         Logic Levels: 7  
                                                                                   Logic: 1.051ns(38.052%), Route: 1.711ns(61.948%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       9.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597       7.723 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895       9.221         eth_tx_clk_2     
 CLMS_246_201/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.231       9.452                          
 clock uncertainty                                      -0.150       9.302                          

 Recovery time                                           0.000       9.302                          

 Data required time                                                  9.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.302                          
 Data arrival time                                                   4.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.221
  Launch Clock Delay      :  1.594
  Clock Pessimism Removal :  0.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       1.594         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.223       1.817 f       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.772       2.589         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.150       2.739 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.939       3.678         u_img_data_pkt_2/N57
 CLMS_246_173/RSCO                 td                    0.113       3.791 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.791         ntR1782          
 CLMS_246_177/RSCO                 td                    0.113       3.904 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.904         ntR1781          
 CLMS_246_181/RSCO                 td                    0.113       4.017 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.017         ntR1780          
 CLMS_246_185/RSCO                 td                    0.113       4.130 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.130         ntR1779          
 CLMS_246_193/RSCO                 td                    0.113       4.243 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       4.243         ntR1778          
 CLMS_246_197/RSCO                 td                    0.113       4.356 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.356         ntR1777          
 CLMS_246_201/RSCI                                                         f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.356         Logic Levels: 7  
                                                                                   Logic: 1.051ns(38.052%), Route: 1.711ns(61.948%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       9.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597       7.723 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895       9.221         eth_tx_clk_2     
 CLMS_246_201/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.231       9.452                          
 clock uncertainty                                      -0.150       9.302                          

 Recovery time                                           0.000       9.302                          

 Data required time                                                  9.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.302                          
 Data arrival time                                                   4.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.221
  Launch Clock Delay      :  1.594
  Clock Pessimism Removal :  0.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       1.594         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.223       1.817 f       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.772       2.589         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.150       2.739 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.939       3.678         u_img_data_pkt_2/N57
 CLMS_246_173/RSCO                 td                    0.113       3.791 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.791         ntR1782          
 CLMS_246_177/RSCO                 td                    0.113       3.904 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.904         ntR1781          
 CLMS_246_181/RSCO                 td                    0.113       4.017 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.017         ntR1780          
 CLMS_246_185/RSCO                 td                    0.113       4.130 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.130         ntR1779          
 CLMS_246_193/RSCO                 td                    0.113       4.243 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       4.243         ntR1778          
 CLMS_246_197/RSCO                 td                    0.113       4.356 f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.356         ntR1777          
 CLMS_246_201/RSCI                                                         f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.356         Logic Levels: 7  
                                                                                   Logic: 1.051ns(38.052%), Route: 1.711ns(61.948%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       8.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       9.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597       7.723 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       8.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       8.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.895       9.221         eth_tx_clk_2     
 CLMS_246_201/CLK                                                          r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.231       9.452                          
 clock uncertainty                                      -0.150       9.302                          

 Recovery time                                           0.000       9.302                          

 Data required time                                                  9.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.302                          
 Data arrival time                                                   4.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.482
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  -0.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597      -0.277 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       0.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       1.331         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.183       1.514 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.585       2.099         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.125       2.224 f       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.386       2.610         u_img_data_pkt_2/N57
 DRM_234_232/RSTB[0]                                                       f       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   2.610         Logic Levels: 1  
                                                                                   Logic: 0.308ns(24.081%), Route: 0.971ns(75.919%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.925       1.482         eth_tx_clk_2     
 DRM_234_232/CLKB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.231       1.251                          
 clock uncertainty                                       0.000       1.251                          

 Removal time                                           -0.018       1.233                          

 Data required time                                                  1.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.233                          
 Data arrival time                                                   2.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.482
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  -0.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597      -0.277 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       0.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       1.331         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.183       1.514 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.585       2.099         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.130       2.229 r       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.508       2.737         u_img_data_pkt_2/N57
 DRM_234_212/RSTB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   2.737         Logic Levels: 1  
                                                                                   Logic: 0.313ns(22.262%), Route: 1.093ns(77.738%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.925       1.482         eth_tx_clk_2     
 DRM_234_212/CLKB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.231       1.251                          
 clock uncertainty                                       0.000       1.251                          

 Removal time                                           -0.063       1.188                          

 Data required time                                                  1.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.188                          
 Data arrival time                                                   2.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.482
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  -0.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.320         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.597      -0.277 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       0.326         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.326 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       1.331         eth_tx_clk_2     
 CLMA_254_276/CLK                                                          r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_254_276/Q2                   tco                   0.183       1.514 r       u_start_transfer_ctrl_2/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.585       2.099         transfer_flag_2  
 CLMA_222_244/Y2                   td                    0.130       2.229 r       u_img_data_pkt_2/N57/gateop_perm/Z
                                   net (fanout=50)       0.603       2.832         u_img_data_pkt_2/N57
 DRM_234_192/RSTB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   2.832         Logic Levels: 1  
                                                                                   Logic: 0.313ns(20.853%), Route: 1.188ns(79.147%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.084       0.084         eth_rxc          
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rxc_ibuf/ntD 
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       1.481         _N43             
 PLL_158_75/CLK_OUT0               td                   -1.538      -0.057 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       0.557         u_video_trans_eth_2/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_108/CLK_USCM              td                    0.000       0.557 r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      0.925       1.482         eth_tx_clk_2     
 DRM_234_192/CLKB[0]                                                       r       u_img_data_pkt_2/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.231       1.251                          
 clock uncertainty                                       0.000       1.251                          

 Removal time                                           -0.063       1.188                          

 Data required time                                                  1.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.188                          
 Data arrival time                                                   2.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.221       3.611 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.861       4.472         transfer_flag    
 CLMA_222_260/Y2                   td                    0.150       4.622 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       1.181       5.803         u_img_data_pkt/N57
 CLMS_198_325/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   5.803         Logic Levels: 1  
                                                                                   Logic: 0.371ns(15.375%), Route: 2.042ns(84.625%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMS_198_325/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Recovery time                                          -0.476      10.745                          

 Data required time                                                 10.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.745                          
 Data arrival time                                                   5.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.221       3.611 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.861       4.472         transfer_flag    
 CLMA_222_260/Y2                   td                    0.150       4.622 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       1.181       5.803         u_img_data_pkt/N57
 CLMS_198_325/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS

 Data arrival time                                                   5.803         Logic Levels: 1  
                                                                                   Logic: 0.371ns(15.375%), Route: 2.042ns(84.625%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMS_198_325/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Recovery time                                          -0.476      10.745                          

 Data required time                                                 10.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.745                          
 Data arrival time                                                   5.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/RS
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  3.390
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.221       3.611 f       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.861       4.472         transfer_flag    
 CLMA_222_260/Y2                   td                    0.150       4.622 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       1.181       5.803         u_img_data_pkt/N57
 CLMS_198_325/RS                                                           f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.803         Logic Levels: 1  
                                                                                   Logic: 0.371ns(15.375%), Route: 2.042ns(84.625%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       8.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452      10.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038      10.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       9.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       9.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       9.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005      10.978         eth_tx_clk       
 CLMS_198_325/CLK                                                          r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.393      11.371                          
 clock uncertainty                                      -0.150      11.221                          

 Recovery time                                          -0.476      10.745                          

 Data required time                                                 10.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.745                          
 Data arrival time                                                   5.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.182       3.160 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.633       3.793         transfer_flag    
 CLMA_222_260/Y2                   td                    0.125       3.918 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.316       4.234         u_img_data_pkt/N57
 DRM_234_252/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.234         Logic Levels: 1  
                                                                                   Logic: 0.307ns(24.443%), Route: 0.949ns(75.557%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 DRM_234_252/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.393       2.997                          
 clock uncertainty                                       0.000       2.997                          

 Removal time                                           -0.018       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   4.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.182       3.160 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.633       3.793         transfer_flag    
 CLMA_222_260/Y2                   td                    0.125       3.918 f       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.435       4.353         u_img_data_pkt/N57
 DRM_234_272/RSTB[0]                                                       f       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.353         Logic Levels: 1  
                                                                                   Logic: 0.307ns(22.327%), Route: 1.068ns(77.673%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 DRM_234_272/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.393       2.997                          
 clock uncertainty                                       0.000       2.997                          

 Removal time                                           -0.018       2.979                          

 Data required time                                                  2.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.979                          
 Data arrival time                                                   4.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.390
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.452       2.509 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.085         _N42             
 PLL_158_303/CLK_OUT0              td                   -2.027       1.058 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       1.973         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.973 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.005       2.978         eth_tx_clk       
 CLMA_182_288/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/CLK

 CLMA_182_288/Q0                   tco                   0.182       3.160 r       u_start_transfer_ctrl/transfer_flag/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.633       3.793         transfer_flag    
 CLMA_222_260/Y2                   td                    0.130       3.923 r       u_img_data_pkt/N57/gateop_perm/Z
                                   net (fanout=56)       0.476       4.399         u_img_data_pkt/N57
 DRM_234_292/RSTB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.399         Logic Levels: 1  
                                                                                   Logic: 0.312ns(21.956%), Route: 1.109ns(78.044%)
----------------------------------------------------------------------------------------------------

 Clock eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth2_rxc (port)  
                                   net (fanout=1)        0.057       0.057         eth2_rxc         
 IOBD_240_376/DIN                  td                    2.711       2.768 r       eth2_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         eth2_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       eth2_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       3.381         _N42             
 PLL_158_303/CLK_OUT0              td                   -1.960       1.421 r       u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.353         u_video_trans_eth/util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       2.353 r       u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=902)      1.037       3.390         eth_tx_clk       
 DRM_234_292/CLKB[0]                                                       r       u_img_data_pkt/async_fifo_1024x32b_inst/U_ipml_fifo_async_fifo_1024x32b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.393       2.997                          
 clock uncertainty                                       0.000       2.997                          

 Removal time                                           -0.063       2.934                          

 Data required time                                                  2.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.934                          
 Data arrival time                                                   4.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.465                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMA_182_100/Q1                   tco                   0.223       3.600 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.150       3.750         video_packet_send_m0/vs_pclk_d2
 CLMA_182_100/Y0                   td                    0.264       4.014 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.753       4.767         video_packet_send_m0/N5
 CLMA_222_84/RSCO                  td                    0.113       4.880 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       4.880         ntR1822          
 CLMA_222_88/RSCO                  td                    0.113       4.993 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.993         ntR1821          
 CLMA_222_92/RSCO                  td                    0.113       5.106 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.106         ntR1820          
 CLMA_222_96/RSCO                  td                    0.113       5.219 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.219         ntR1819          
 CLMA_222_100/RSCO                 td                    0.113       5.332 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.332         ntR1818          
 CLMA_222_104/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.332         Logic Levels: 6  
                                                                                   Logic: 1.052ns(53.811%), Route: 0.903ns(46.189%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_222_104/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                           0.000    1003.308                          

 Data required time                                               1003.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.308                          
 Data arrival time                                                   5.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.976                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMA_182_100/Q1                   tco                   0.223       3.600 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.150       3.750         video_packet_send_m0/vs_pclk_d2
 CLMA_182_100/Y0                   td                    0.264       4.014 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.753       4.767         video_packet_send_m0/N5
 CLMA_222_84/RSCO                  td                    0.113       4.880 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       4.880         ntR1822          
 CLMA_222_88/RSCO                  td                    0.113       4.993 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.993         ntR1821          
 CLMA_222_92/RSCO                  td                    0.113       5.106 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.106         ntR1820          
 CLMA_222_96/RSCO                  td                    0.113       5.219 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.219         ntR1819          
 CLMA_222_100/RSCO                 td                    0.113       5.332 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.332         ntR1818          
 CLMA_222_104/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.332         Logic Levels: 6  
                                                                                   Logic: 1.052ns(53.811%), Route: 0.903ns(46.189%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_222_104/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                           0.000    1003.308                          

 Data required time                                               1003.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.308                          
 Data arrival time                                                   5.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.976                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d2/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d2/opit_0/CLK

 CLMA_182_100/Q1                   tco                   0.223       3.600 f       video_packet_send_m0/vs_pclk_d2/opit_0/Q
                                   net (fanout=1)        0.150       3.750         video_packet_send_m0/vs_pclk_d2
 CLMA_182_100/Y0                   td                    0.264       4.014 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.753       4.767         video_packet_send_m0/N5
 CLMA_222_84/RSCO                  td                    0.113       4.880 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       4.880         ntR1822          
 CLMA_222_88/RSCO                  td                    0.113       4.993 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.993         ntR1821          
 CLMA_222_92/RSCO                  td                    0.113       5.106 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.106         ntR1820          
 CLMA_222_96/RSCO                  td                    0.113       5.219 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.219         ntR1819          
 CLMA_222_100/RSCO                 td                    0.113       5.332 f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.332         ntR1818          
 CLMA_222_104/RSCI                                                         f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.332         Logic Levels: 6  
                                                                                   Logic: 1.052ns(53.811%), Route: 0.903ns(46.189%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895    1003.174         ntclkbufg_6      
 CLMA_222_104/CLK                                                          r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                           0.000    1003.308                          

 Data required time                                               1003.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.308                          
 Data arrival time                                                   5.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.976                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_182_100/Q0                   tco                   0.182       3.356 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.128       3.484         video_packet_send_m0/vs_pclk_d1
 CLMA_182_100/Y0                   td                    0.130       3.614 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.291       3.905         video_packet_send_m0/N5
 DRM_178_88/RSTA[0]                                                        r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.905         Logic Levels: 1  
                                                                                   Logic: 0.312ns(42.681%), Route: 0.419ns(57.319%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 DRM_178_88/CLKA[0]                                                        r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.772                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_182_100/Q0                   tco                   0.182       3.356 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.128       3.484         video_packet_send_m0/vs_pclk_d1
 CLMA_182_100/Y0                   td                    0.125       3.609 f       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.330       3.939         video_packet_send_m0/N5
 DRM_178_108/RSTA[0]                                                       f       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.939         Logic Levels: 1  
                                                                                   Logic: 0.307ns(40.131%), Route: 0.458ns(59.869%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 DRM_178_108/CLKA[0]                                                       r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.038       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.784                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_send_m0/vs_pclk_d1/opit_0/CLK
Endpoint    : video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.895       3.174         ntclkbufg_6      
 CLMA_182_100/CLK                                                          r       video_packet_send_m0/vs_pclk_d1/opit_0/CLK

 CLMA_182_100/Q0                   tco                   0.182       3.356 r       video_packet_send_m0/vs_pclk_d1/opit_0/Q
                                   net (fanout=2)        0.128       3.484         video_packet_send_m0/vs_pclk_d1
 CLMA_182_100/Y0                   td                    0.130       3.614 r       video_packet_send_m0/N5/gateop_perm/Z
                                   net (fanout=41)       0.402       4.016         video_packet_send_m0/N5
 DRM_178_68/RSTA[0]                                                        r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.016         Logic Levels: 1  
                                                                                   Logic: 0.312ns(37.055%), Route: 0.530ns(62.945%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N29             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.925       3.377         ntclkbufg_6      
 DRM_178_68/CLKA[0]                                                        r       video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   4.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     0.925       6.736         ntclkbufg_0      
 CLMA_30_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_30_201/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=77)       1.206       8.163         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.269 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.269         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    7.323      15.592 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      15.679         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  15.679         Logic Levels: 2  
                                                                                   Logic: 7.650ns(85.542%), Route: 1.293ns(14.458%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : eth2_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_162_48/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_162_48/Q2                    tco                   0.223       3.312 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.281       3.593         rstn_1ms[7]      
 CLMA_154_53/Y0                    td                    0.380       3.973 f       N333_10/gateop_perm/Z
                                   net (fanout=1)        0.151       4.124         _N80832          
 CLMA_154_53/Y2                    td                    0.162       4.286 r       N333_13/gateop_perm/Z
                                   net (fanout=1)        0.148       4.434         _N80835          
 CLMA_154_53/Y1                    td                    0.151       4.585 f       N333_14/gateop_perm/Z
                                   net (fanout=532)      2.948       7.533         nt_rstn_out      
 IOL_319_374/DO                    td                    0.106       7.639 f       eth2_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.639         eth2_rst_n_obuf/ntO
 IOBD_316_376/PAD                  td                    7.159      14.798 f       eth2_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.123      14.921         eth2_rst_n       
 B20                                                                       f       eth2_rst_n (port)

 Data arrival time                                                  14.921         Logic Levels: 5  
                                                                                   Logic: 8.181ns(69.143%), Route: 3.651ns(30.857%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4300)     1.037       6.848         ntclkbufg_0      
 CLMA_66_368/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_368/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.250       7.319         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       7.425 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.425         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    7.323      14.748 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.845         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  14.845         Logic Levels: 2  
                                                                                   Logic: 7.650ns(95.661%), Route: 0.347ns(4.339%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[3] (port)
Endpoint    : u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr4/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F18                                                     0.000       0.000 r       eth_rxd[3] (port)
                                   net (fanout=1)        0.061       0.061         eth_rxd[3]       
 IOBS_LR_328_369/DIN               td                    0.735       0.796 r       eth_rxd_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.796         eth_rxd_ibuf[3]/ntD
 IOL_327_370/DI                                                            r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr4/gateigddr_IOL/PADI

 Data arrival time                                                   0.796         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.337%), Route: 0.061ns(7.663%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D21                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.084       0.084         eth_rxd[1]       
 IOBS_LR_328_289/DIN               td                    0.735       0.819 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rxd_ibuf[1]/ntD
 IOL_327_290/DI                                                            r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   0.819         Logic Levels: 1  
                                                                                   Logic: 0.735ns(89.744%), Route: 0.084ns(10.256%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[2] (port)
Endpoint    : u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr3/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D22                                                     0.000       0.000 r       eth_rxd[2] (port)
                                   net (fanout=1)        0.099       0.099         eth_rxd[2]       
 IOBR_LR_328_288/DIN               td                    0.735       0.834 r       eth_rxd_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.834         eth_rxd_ibuf[2]/ntD
 IOL_327_289/DI                                                            r       u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr3/gateigddr_IOL/PADI

 Data arrival time                                                   0.834         Logic Levels: 1  
                                                                                   Logic: 0.735ns(88.129%), Route: 0.099ns(11.871%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_178_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_178_168/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_178_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_42_109/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_42_109/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_38_101/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.194       7.407           1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 6.194       7.407           1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 6.194       7.407           1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{eth_rxc|u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_327_269/CLK_SYS     u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_327_269/CLK_SYS     u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_327_270/CLK_SYS     u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{eth2_rxc|u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_311_374/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_311_374/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_311_373/CLK_SYS     u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.714      20.210          0.496           High Pulse Width  CLMS_74_21/CLK          coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.714      20.210          0.496           High Pulse Width  CLMS_74_21/CLK          coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
 19.714      20.210          0.496           High Pulse Width  CLMS_74_25/CLK          coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_178_88/CLKA[0]      video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_178_88/CLKA[0]      video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_234_108/CLKA[0]     video_packet_send_m0/fifo_4096_16i_32o_m0/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_178_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_178_168/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_178_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_198_161/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_198_161/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_194_153/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------+
| Type       | File Name                                                                  
+------------------------------------------------------------------------------------------+
| Input      | W:/FinalFantasy/finalfantasy/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | W:/FinalFantasy/finalfantasy/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | W:/FinalFantasy/finalfantasy/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | W:/FinalFantasy/finalfantasy/report_timing/rtr.db                          
+------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,015 MB
Total CPU  time to report_timing completion : 0h:0m:2s
Process Total CPU  time to report_timing completion : 0h:0m:2s
Total real time to report_timing completion : 0h:0m:14s
