{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@358:430@HdlStmIf", "    .delay_locked (delay_locked_s));\n  end\n  endgenerate\n\n  generate\n  if (CMOS_OR_LVDS_N == 0) begin\n\n  assign tx_clk_out = 1'd0;\n  assign tx_frame_out = 1'd0;\n  assign tx_data_out = 12'd0;\n  assign up_adc_drdata_s[64:35] = 30'd0;\n  assign up_dac_drdata_s[79:50] = 30'd0;\n\n  axi_ad9361_lvds_if #(\n    .DEVICE_TYPE (DEVICE_TYPE),\n    .DAC_IODELAY_ENABLE (DAC_IODELAY_ENABLE),\n    .IO_DELAY_GROUP (IO_DELAY_GROUP))\n  i_dev_if (\n    .rx_clk_in_p (rx_clk_in_p),\n    .rx_clk_in_n (rx_clk_in_n),\n    .rx_frame_in_p (rx_frame_in_p),\n    .rx_frame_in_n (rx_frame_in_n),\n    .rx_data_in_p (rx_data_in_p),\n    .rx_data_in_n (rx_data_in_n),\n    .tx_clk_out_p (tx_clk_out_p),\n    .tx_clk_out_n (tx_clk_out_n),\n    .tx_frame_out_p (tx_frame_out_p),\n    .tx_frame_out_n (tx_frame_out_n),\n    .tx_data_out_p (tx_data_out_p),\n    .tx_data_out_n (tx_data_out_n),\n    .enable (enable),\n    .txnrx (txnrx),\n    .rst (rst),\n    .clk (clk),\n    .l_clk (l_clk),\n    .adc_valid (adc_valid_s),\n    .adc_data (adc_data_s),\n    .adc_status (adc_status_s),\n    .adc_r1_mode (adc_r1_mode),\n    .adc_ddr_edgesel (adc_ddr_edgesel_s),\n    .dac_valid (dac_valid_s),\n    .dac_data (dac_data_s),\n    .dac_clksel (dac_clksel_s),\n    .dac_r1_mode (dac_r1_mode),\n    .tdd_enable (tdd_enable_s),\n    .tdd_txnrx (tdd_txnrx_s),\n    .tdd_mode (tdd_mode_s),\n    .mmcm_rst (mmcm_rst),\n    .up_clk (up_clk),\n    .up_enable (up_enable),\n    .up_txnrx (up_txnrx),\n    .up_adc_dld (up_adc_dld_s[6:0]),\n    .up_adc_dwdata (up_adc_dwdata_s[34:0]),\n    .up_adc_drdata (up_adc_drdata_s[34:0]),\n    .up_dac_dld (up_dac_dld_s[9:0]),\n    .up_dac_dwdata (up_dac_dwdata_s[49:0]),\n    .up_dac_drdata (up_dac_drdata_s[49:0]),\n    .delay_clk (delay_clk),\n    .delay_rst (delay_rst),\n    .delay_locked (delay_locked_s),\n    .up_drp_sel (up_drp_sel),\n    .up_drp_wr (up_drp_wr),\n    .up_drp_addr (up_drp_addr),\n    .up_drp_wdata (up_drp_wdata),\n    .up_drp_rdata (up_drp_rdata),\n    .up_drp_ready (up_drp_ready),\n    .up_drp_locked(up_drp_locked));\n  end\n  endgenerate\n\n  assign adc_valid_i0 = adc_valid_i0_int;\n  assign adc_valid_q0 = adc_valid_q0_int;\n  assign adc_valid_i1 = adc_valid_i1_int;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[406, "    .up_rstn (up_rstn),\n"]]}}