#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556db2960 .scope module, "ramDmaCiDMATestBench" "ramDmaCiDMATestBench" 2 9;
 .timescale -9 -9;
v0x555556de6690_0 .var "busError", 0 0;
v0x555556de6780_0 .var "ciN", 7 0;
v0x555556de6850_0 .var "clock", 0 0;
v0x555556de6920_0 .var "dataValid", 0 0;
v0x555556de69c0_0 .net "done", 0 0, L_0x555556df79d0;  1 drivers
v0x555556de6ab0_0 .var "reset", 0 0;
v0x555556de6ba0_0 .net "result", 31 0, L_0x555556df7a90;  1 drivers
v0x555556de6c40_0 .var "s_busGrants", 0 0;
v0x555556de6d10_0 .var "start", 0 0;
v0x555556de6de0_0 .var "valueA", 31 0;
v0x555556de6eb0_0 .var "valueB", 31 0;
S_0x555556db2af0 .scope module, "dut" "ramDmaCiDMA" 2 19, 3 66 0, S_0x555556db2960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "dataValid";
    .port_info 4 /INPUT 1 "busError";
    .port_info 5 /INPUT 1 "s_busGrants";
    .port_info 6 /INPUT 32 "valueA";
    .port_info 7 /INPUT 32 "valueB";
    .port_info 8 /INPUT 8 "ciN";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "s_busrequest";
    .port_info 11 /OUTPUT 32 "result";
P_0x555556db2c80 .param/l "customId" 0 3 67, C4<00000000>;
L_0x555556df79d0 .functor BUFZ 1, v0x555556de5550_0, C4<0>, C4<0>, C4<0>;
L_0x555556df7a90 .functor BUFZ 32, v0x555556de5dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555556df7b50 .functor BUFZ 1, v0x555556de6010_0, C4<0>, C4<0>, C4<0>;
v0x555556de4c40_0 .net "busError", 0 0, v0x555556de6690_0;  1 drivers
v0x555556de4d20_0 .net "ciN", 7 0, v0x555556de6780_0;  1 drivers
v0x555556de4e00_0 .net "clock", 0 0, v0x555556de6850_0;  1 drivers
v0x555556de4ea0_0 .net "dataValid", 0 0, v0x555556de6920_0;  1 drivers
v0x555556de4f40_0 .var "dma_block_size", 9 0;
v0x555556de5050_0 .var "dma_burst_size", 7 0;
v0x555556de5130_0 .var "dma_bus_addr", 31 0;
v0x555556de5210_0 .var "dma_controller", 0 0;
v0x555556de52d0_0 .var "dma_mem_addr", 8 0;
v0x555556de53b0_0 .var "dma_status", 1 0;
v0x555556de5490_0 .net "done", 0 0, L_0x555556df79d0;  alias, 1 drivers
v0x555556de5550_0 .var "done_reg", 0 0;
v0x555556de5610_0 .net "empty", 0 0, L_0x555556df73c0;  1 drivers
v0x555556de56b0_0 .net "full", 0 0, L_0x555556df70f0;  1 drivers
v0x555556de5780_0 .var/i "i", 31 0;
v0x555556de5820 .array "memory", 511 0, 31 0;
v0x555556de58e0_0 .var "pop", 0 0;
v0x555556de5ac0_0 .net "popData", 63 0, L_0x555556d9f020;  1 drivers
v0x555556de5b90_0 .var "push", 0 0;
v0x555556de5c60_0 .net "reset", 0 0, v0x555556de6ab0_0;  1 drivers
v0x555556de5d30_0 .net "result", 31 0, L_0x555556df7a90;  alias, 1 drivers
v0x555556de5dd0_0 .var "result_reg", 31 0;
v0x555556de5e90_0 .net "s_busGrants", 0 0, v0x555556de6c40_0;  1 drivers
v0x555556de5f50_0 .net "s_busrequest", 0 0, L_0x555556df7b50;  1 drivers
v0x555556de6010_0 .var "s_busrequest_reg", 0 0;
v0x555556de60d0_0 .net "start", 0 0, v0x555556de6d10_0;  1 drivers
v0x555556de6190_0 .net "valueA", 31 0, v0x555556de6de0_0;  1 drivers
v0x555556de6270_0 .var "valueA_ff", 31 0;
v0x555556de6350_0 .net "valueB", 31 0, v0x555556de6eb0_0;  1 drivers
v0x555556de6430_0 .var "valueB_ff", 31 0;
E_0x555556d95280/0 .event anyedge, v0x555556de49a0_0;
E_0x555556d95280/1 .event negedge, v0x555556de41a0_0;
E_0x555556d95280 .event/or E_0x555556d95280/0, E_0x555556d95280/1;
L_0x555556df7890 .concat [ 32 32 0 0], v0x555556de6eb0_0, v0x555556de6de0_0;
S_0x555556d9c440 .scope module, "fifo_instance" "fifo" 3 96, 3 1 0, S_0x555556db2af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 64 "pushData";
    .port_info 5 /OUTPUT 64 "popData";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x555556d6d7a0 .param/l "ADDR_WIDTH" 1 3 16, +C4<00000000000000000000000000000100>;
P_0x555556d6d7e0 .param/l "bitWidth" 0 3 3, +C4<00000000000000000000000001000000>;
P_0x555556d6d820 .param/l "nrOfEntries" 0 3 2, +C4<00000000000000000000000000010000>;
L_0x555556d9f020 .functor BUFZ 64, L_0x555556df7580, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x555556da2d90_0 .net *"_ivl_0", 31 0, L_0x555556de6f80;  1 drivers
L_0x7ff0806e00a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556de3a70_0 .net *"_ivl_11", 26 0, L_0x7ff0806e00a8;  1 drivers
L_0x7ff0806e00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556de3b50_0 .net/2u *"_ivl_12", 31 0, L_0x7ff0806e00f0;  1 drivers
v0x555556de3c10_0 .net *"_ivl_16", 63 0, L_0x555556df7580;  1 drivers
v0x555556de3cf0_0 .net *"_ivl_18", 5 0, L_0x555556df7620;  1 drivers
L_0x7ff0806e0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555556de3e20_0 .net *"_ivl_21", 1 0, L_0x7ff0806e0138;  1 drivers
L_0x7ff0806e0018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556de3f00_0 .net *"_ivl_3", 26 0, L_0x7ff0806e0018;  1 drivers
L_0x7ff0806e0060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x555556de3fe0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff0806e0060;  1 drivers
v0x555556de40c0_0 .net *"_ivl_8", 31 0, L_0x555556df7280;  1 drivers
v0x555556de41a0_0 .net "clock", 0 0, v0x555556de6850_0;  alias, 1 drivers
v0x555556de4260_0 .var "count", 4 0;
v0x555556de4340_0 .net "empty", 0 0, L_0x555556df73c0;  alias, 1 drivers
v0x555556de4400_0 .net "full", 0 0, L_0x555556df70f0;  alias, 1 drivers
v0x555556de44c0 .array "mem", 15 0, 63 0;
v0x555556de4580_0 .net "pop", 0 0, v0x555556de58e0_0;  1 drivers
v0x555556de4640_0 .net "popData", 63 0, L_0x555556d9f020;  alias, 1 drivers
v0x555556de4720_0 .net "push", 0 0, v0x555556de5b90_0;  1 drivers
v0x555556de47e0_0 .net "pushData", 63 0, L_0x555556df7890;  1 drivers
v0x555556de48c0_0 .var "read_ptr", 3 0;
v0x555556de49a0_0 .net "reset", 0 0, v0x555556de6ab0_0;  alias, 1 drivers
v0x555556de4a60_0 .var "write_ptr", 3 0;
E_0x555556d97030 .event posedge, v0x555556de49a0_0, v0x555556de41a0_0;
L_0x555556de6f80 .concat [ 5 27 0 0], v0x555556de4260_0, L_0x7ff0806e0018;
L_0x555556df70f0 .cmp/eq 32, L_0x555556de6f80, L_0x7ff0806e0060;
L_0x555556df7280 .concat [ 5 27 0 0], v0x555556de4260_0, L_0x7ff0806e00a8;
L_0x555556df73c0 .cmp/eq 32, L_0x555556df7280, L_0x7ff0806e00f0;
L_0x555556df7580 .array/port v0x555556de44c0, L_0x555556df7620;
L_0x555556df7620 .concat [ 4 2 0 0], v0x555556de48c0_0, L_0x7ff0806e0138;
    .scope S_0x555556d9c440;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555556de4a60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555556de48c0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556de4260_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x555556d9c440;
T_1 ;
    %wait E_0x555556d97030;
    %load/vec4 v0x555556de49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556de4a60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555556de48c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556de4260_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555556de4720_0;
    %load/vec4 v0x555556de4580_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x555556de4400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x555556de47e0_0;
    %load/vec4 v0x555556de4a60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556de44c0, 0, 4;
    %load/vec4 v0x555556de4a60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556de4a60_0, 0;
    %load/vec4 v0x555556de4260_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555556de4260_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x555556de4340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v0x555556de48c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556de48c0_0, 0;
    %load/vec4 v0x555556de4260_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555556de4260_0, 0;
T_1.9 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x555556de4400_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.13, 9;
    %load/vec4 v0x555556de4340_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0x555556de47e0_0;
    %load/vec4 v0x555556de4a60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556de44c0, 0, 4;
    %load/vec4 v0x555556de4a60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556de4a60_0, 0;
    %load/vec4 v0x555556de48c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555556de48c0_0, 0;
T_1.11 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556db2af0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de5130_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556de52d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555556de4f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556de5050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556de53b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556de6010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de58e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556de5780_0, 0, 32;
T_2.0 ; Top of for-loop
    %load/vec4 v0x555556de5780_0;
    %cmpi/s 512, 0, 32;
	  %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555556de5780_0;
    %store/vec4a v0x555556de5820, 4, 0;
T_2.2 ; for-loop step statement
    %load/vec4 v0x555556de5780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556de5780_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .thread T_2;
    .scope S_0x555556db2af0;
T_3 ;
    %wait E_0x555556d95280;
    %load/vec4 v0x555556de5c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de5130_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555556de52d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555556de4f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556de5050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555556de53b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556de6010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de5dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de6270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de6430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de58e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556de5780_0, 0, 32;
T_3.2 ; Top of for-loop
    %load/vec4 v0x555556de5780_0;
    %cmpi/s 512, 0, 32;
	  %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555556de5780_0;
    %store/vec4a v0x555556de5820, 4, 0;
T_3.4 ; for-loop step statement
    %load/vec4 v0x555556de5780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556de5780_0, 0, 32;
    %jmp T_3.2;
T_3.3 ; for-loop exit label
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de58e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5b90_0, 0;
    %load/vec4 v0x555556de60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556de53b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de5dd0_0, 0;
    %load/vec4 v0x555556de5210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.9, 4;
    %load/vec4 v0x555556de4c40_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5210_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555556de53b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556de6010_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x555556de5e90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v0x555556de4ea0_0;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/1 T_3.12, 8;
    %load/vec4 v0x555556de5610_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.12;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556de53b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de6010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556de5550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556de5dd0_0, 0;
    %load/vec4 v0x555556de6190_0;
    %parti/s 4, 9, 5;
    %cmpi/e 11, 0, 4;
    %jmp/1 T_3.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x555556de5210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_3.16;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x555556de5610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x555556de6190_0;
    %assign/vec4 v0x555556de6270_0, 0;
    %load/vec4 v0x555556de6350_0;
    %assign/vec4 v0x555556de6430_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %load/vec4 v0x555556de5e90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.21, 9;
    %load/vec4 v0x555556de4ea0_0;
    %and;
T_3.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556de5b90_0, 0;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556de58e0_0, 0;
    %load/vec4 v0x555556de5ac0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x555556de6270_0, 0;
    %load/vec4 v0x555556de5ac0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x555556de6430_0, 0;
T_3.18 ;
    %load/vec4 v0x555556de6270_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556de5550_0, 0;
    %jmp T_3.29;
T_3.22 ;
    %load/vec4 v0x555556de6270_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %load/vec4 v0x555556de6430_0;
    %load/vec4 v0x555556de6270_0;
    %parti/s 9, 0, 2;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556de5820, 0, 4;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x555556de6270_0;
    %parti/s 9, 0, 2;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555556de5820, 4;
    %assign/vec4 v0x555556de5dd0_0, 0;
T_3.31 ;
    %jmp T_3.29;
T_3.23 ;
    %load/vec4 v0x555556de6270_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v0x555556de6430_0;
    %assign/vec4 v0x555556de5130_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0x555556de5130_0;
    %assign/vec4 v0x555556de5dd0_0, 0;
T_3.33 ;
    %jmp T_3.29;
T_3.24 ;
    %load/vec4 v0x555556de6270_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %load/vec4 v0x555556de6430_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x555556de52d0_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %load/vec4 v0x555556de52d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556de5dd0_0, 4, 5;
T_3.35 ;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x555556de6270_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %load/vec4 v0x555556de6430_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x555556de4f40_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %load/vec4 v0x555556de4f40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556de5dd0_0, 4, 5;
T_3.37 ;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x555556de6270_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %load/vec4 v0x555556de6430_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555556de5050_0, 0;
    %jmp T_3.39;
T_3.38 ;
    %load/vec4 v0x555556de5050_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556de5dd0_0, 4, 5;
T_3.39 ;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x555556de6270_0;
    %parti/s 1, 9, 5;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %load/vec4 v0x555556de53b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556de5dd0_0, 4, 5;
T_3.40 ;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556de5b90_0, 0;
T_3.15 ;
    %load/vec4 v0x555556de6190_0;
    %parti/s 4, 9, 5;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_3.42, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556de5210_0, 0;
T_3.42 ;
T_3.10 ;
T_3.8 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555556db2960;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6850_0, 0, 1;
T_4.0 ;
    %delay 15, 0;
    %load/vec4 v0x555556de6850_0;
    %inv;
    %store/vec4 v0x555556de6850_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x555556db2960;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6c40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556de6de0_0, 0, 32;
    %pushi/vec4 1500, 0, 32;
    %store/vec4 v0x555556de6eb0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555556de6780_0, 0, 8;
    %delay 30, 0;
    %pushi/vec4 11, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6c40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6690_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6c40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6c40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6c40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6c40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 11, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %pushi/vec4 74, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 9;
    %delay 30, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 14, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 9;
    %delay 30, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555556de6de0_0, 4, 4;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556de6c40_0, 0, 1;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556de6ab0_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 150 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x555556db2960;
T_6 ;
    %vpi_call 2 155 "$dumpfile", "DMA_23_Signals.vcd" {0 0 0};
    %vpi_call 2 156 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555556db2af0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "DMA_23_tb.v";
    "DMA_23.v";
