{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624804491845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624804491847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 19:04:51 2021 " "Processing started: Sun Jun 27 19:04:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624804491847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804491847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off complete -c complete " "Command: quartus_map --read_settings_files=on --write_settings_files=off complete -c complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804491847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624804492526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624804492527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete.v 13 13 " "Found 13 design units, including 13 entities, in source file complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTDP " "Found entity 1: MULTDP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "2 MULTCU " "Found entity 2: MULTCU" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "3 MULT_TOP " "Found entity 3: MULT_TOP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "4 mainFPDP " "Found entity 4: mainFPDP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "5 mainFPCU " "Found entity 5: mainFPCU" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "6 mainFP_TOP " "Found entity 6: mainFP_TOP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "7 in_wrapperDP " "Found entity 7: in_wrapperDP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "8 in_wrapperCU " "Found entity 8: in_wrapperCU" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "9 in_wrapper_TOP " "Found entity 9: in_wrapper_TOP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "10 out_wrapperDP " "Found entity 10: out_wrapperDP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "11 out_wrapperCU " "Found entity 11: out_wrapperCU" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "12 out_wrapper_TOP " "Found entity 12: out_wrapper_TOP" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""} { "Info" "ISGN_ENTITY_NAME" "13 complete " "Found entity 13: complete" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804506769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804506769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "complete " "Elaborating entity \"complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624804506924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_wrapper_TOP in_wrapper_TOP:in_wrapper " "Elaborating entity \"in_wrapper_TOP\" for hierarchy \"in_wrapper_TOP:in_wrapper\"" {  } { { "complete.v" "in_wrapper" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804506965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_wrapperDP in_wrapper_TOP:in_wrapper\|in_wrapperDP:dp " "Elaborating entity \"in_wrapperDP\" for hierarchy \"in_wrapper_TOP:in_wrapper\|in_wrapperDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804506994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 complete.v(186) " "Verilog HDL assignment warning at complete.v(186): truncated value with size 32 to match size of target (24)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624804506995 "|complete|in_wrapper_TOP:in_wrapper|in_wrapperDP:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 complete.v(194) " "Verilog HDL assignment warning at complete.v(194): truncated value with size 32 to match size of target (24)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624804506998 "|complete|in_wrapper_TOP:in_wrapper|in_wrapperDP:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_wrapperCU in_wrapper_TOP:in_wrapper\|in_wrapperCU:cu " "Elaborating entity \"in_wrapperCU\" for hierarchy \"in_wrapper_TOP:in_wrapper\|in_wrapperCU:cu\"" {  } { { "complete.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFP_TOP mainFP_TOP:mainFP " "Elaborating entity \"mainFP_TOP\" for hierarchy \"mainFP_TOP:mainFP\"" {  } { { "complete.v" "mainFP" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFPDP mainFP_TOP:mainFP\|mainFPDP:dp " "Elaborating entity \"mainFPDP\" for hierarchy \"mainFP_TOP:mainFP\|mainFPDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_TOP mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult " "Elaborating entity \"MULT_TOP\" for hierarchy \"mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\"" {  } { { "complete.v" "seqmult" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTDP mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\|MULTDP:dp " "Elaborating entity \"MULTDP\" for hierarchy \"mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\|MULTDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 complete.v(42) " "Verilog HDL assignment warning at complete.v(42): truncated value with size 32 to match size of target (24)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624804507171 "|complete|mainFP_TOP:mainFP|mainFPDP:dp|MULT_TOP:seqmult|MULTDP:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTCU mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\|MULTCU:cu " "Elaborating entity \"MULTCU\" for hierarchy \"mainFP_TOP:mainFP\|mainFPDP:dp\|MULT_TOP:seqmult\|MULTCU:cu\"" {  } { { "complete.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 complete.v(87) " "Verilog HDL assignment warning at complete.v(87): truncated value with size 32 to match size of target (5)" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624804507206 "|complete|mainFP_TOP:mainFP|mainFPDP:dp|MULT_TOP:seqmult|MULTCU:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFPCU mainFP_TOP:mainFP\|mainFPCU:cu " "Elaborating entity \"mainFPCU\" for hierarchy \"mainFP_TOP:mainFP\|mainFPCU:cu\"" {  } { { "complete.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507224 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "doneMul complete.v(155) " "Verilog HDL Always Construct warning at complete.v(155): variable \"doneMul\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624804507225 "|complete|mainFP_TOP:mainFP|mainFPCU:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_wrapper_TOP out_wrapper_TOP:out_wrapper " "Elaborating entity \"out_wrapper_TOP\" for hierarchy \"out_wrapper_TOP:out_wrapper\"" {  } { { "complete.v" "out_wrapper" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_wrapperDP out_wrapper_TOP:out_wrapper\|out_wrapperDP:dp " "Elaborating entity \"out_wrapperDP\" for hierarchy \"out_wrapper_TOP:out_wrapper\|out_wrapperDP:dp\"" {  } { { "complete.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_wrapperCU out_wrapper_TOP:out_wrapper\|out_wrapperCU:cu " "Elaborating entity \"out_wrapperCU\" for hierarchy \"out_wrapper_TOP:out_wrapper\|out_wrapperCU:cu\"" {  } { { "complete.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804507278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[26\] GND " "Pin \"outBus\[26\]\" is stuck at GND" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624804508730 "|complete|outBus[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[27\] GND " "Pin \"outBus\[27\]\" is stuck at GND" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624804508730 "|complete|outBus[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[28\] GND " "Pin \"outBus\[28\]\" is stuck at GND" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624804508730 "|complete|outBus[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[29\] GND " "Pin \"outBus\[29\]\" is stuck at GND" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624804508730 "|complete|outBus[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[31\] GND " "Pin \"outBus\[31\]\" is stuck at GND" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624804508730 "|complete|outBus[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624804508730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624804508890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624804509501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624804509733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804509733 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[24\] " "No output dependent on input pin \"inBus\[24\]\"" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624804509850 "|complete|inBus[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[25\] " "No output dependent on input pin \"inBus\[25\]\"" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624804509850 "|complete|inBus[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[26\] " "No output dependent on input pin \"inBus\[26\]\"" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624804509850 "|complete|inBus[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[27\] " "No output dependent on input pin \"inBus\[27\]\"" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624804509850 "|complete|inBus[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[28\] " "No output dependent on input pin \"inBus\[28\]\"" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624804509850 "|complete|inBus[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[29\] " "No output dependent on input pin \"inBus\[29\]\"" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624804509850 "|complete|inBus[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[30\] " "No output dependent on input pin \"inBus\[30\]\"" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624804509850 "|complete|inBus[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[31\] " "No output dependent on input pin \"inBus\[31\]\"" {  } { { "complete.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/complete/complete.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624804509850 "|complete|inBus[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624804509850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624804509851 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624804509851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "273 " "Implemented 273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624804509851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624804509851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624804509892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 19:05:09 2021 " "Processing ended: Sun Jun 27 19:05:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624804509892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624804509892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624804509892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804509892 ""}
