{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 10 10:25:19 2018 " "Info: Processing started: Fri Aug 10 10:25:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fr_syn_test -c e1frwrapped --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fr_syn_test -c e1frwrapped --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk19 " "Info: Assuming node \"clk19\" is an undefined clock" {  } { { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 47 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk19" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk2 register e1rxfr:e1rxfri\|bitcnt\[4\] register e1rxfr:e1rxfri\|bitcnt\[7\] 327.76 MHz 3.051 ns Internal " "Info: Clock \"clk2\" has Internal fmax of 327.76 MHz between source register \"e1rxfr:e1rxfri\|bitcnt\[4\]\" and destination register \"e1rxfr:e1rxfri\|bitcnt\[7\]\" (period= 3.051 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.837 ns + Longest register register " "Info: + Longest register to register delay is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns e1rxfr:e1rxfri\|bitcnt\[4\] 1 REG LCFF_X45_Y15_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y15_N13; Fanout = 3; REG Node = 'e1rxfr:e1rxfri\|bitcnt\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { e1rxfr:e1rxfri|bitcnt[4] } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.410 ns) 0.751 ns e1rxfr:e1rxfri\|Equal1~1 2 COMB LCCOMB_X45_Y15_N2 4 " "Info: 2: + IC(0.341 ns) + CELL(0.410 ns) = 0.751 ns; Loc. = LCCOMB_X45_Y15_N2; Fanout = 4; COMB Node = 'e1rxfr:e1rxfri\|Equal1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { e1rxfr:e1rxfri|bitcnt[4] e1rxfr:e1rxfri|Equal1~1 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 1.167 ns e1rxfr:e1rxfri\|Equal1~2 3 COMB LCCOMB_X45_Y15_N22 4 " "Info: 3: + IC(0.266 ns) + CELL(0.150 ns) = 1.167 ns; Loc. = LCCOMB_X45_Y15_N22; Fanout = 4; COMB Node = 'e1rxfr:e1rxfri\|Equal1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { e1rxfr:e1rxfri|Equal1~1 e1rxfr:e1rxfri|Equal1~2 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.393 ns) 1.829 ns e1rxfr:e1rxfri\|bitcnt\[0\]~33 4 COMB LCCOMB_X45_Y15_N4 2 " "Info: 4: + IC(0.269 ns) + CELL(0.393 ns) = 1.829 ns; Loc. = LCCOMB_X45_Y15_N4; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|bitcnt\[0\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { e1rxfr:e1rxfri|Equal1~2 e1rxfr:e1rxfri|bitcnt[0]~33 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.900 ns e1rxfr:e1rxfri\|bitcnt\[1\]~35 5 COMB LCCOMB_X45_Y15_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.900 ns; Loc. = LCCOMB_X45_Y15_N6; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|bitcnt\[1\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { e1rxfr:e1rxfri|bitcnt[0]~33 e1rxfr:e1rxfri|bitcnt[1]~35 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.971 ns e1rxfr:e1rxfri\|bitcnt\[2\]~37 6 COMB LCCOMB_X45_Y15_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.971 ns; Loc. = LCCOMB_X45_Y15_N8; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|bitcnt\[2\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { e1rxfr:e1rxfri|bitcnt[1]~35 e1rxfr:e1rxfri|bitcnt[2]~37 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.042 ns e1rxfr:e1rxfri\|bitcnt\[3\]~39 7 COMB LCCOMB_X45_Y15_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.042 ns; Loc. = LCCOMB_X45_Y15_N10; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|bitcnt\[3\]~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { e1rxfr:e1rxfri|bitcnt[2]~37 e1rxfr:e1rxfri|bitcnt[3]~39 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.113 ns e1rxfr:e1rxfri\|bitcnt\[4\]~41 8 COMB LCCOMB_X45_Y15_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.113 ns; Loc. = LCCOMB_X45_Y15_N12; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|bitcnt\[4\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { e1rxfr:e1rxfri|bitcnt[3]~39 e1rxfr:e1rxfri|bitcnt[4]~41 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.272 ns e1rxfr:e1rxfri\|bitcnt\[5\]~43 9 COMB LCCOMB_X45_Y15_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 2.272 ns; Loc. = LCCOMB_X45_Y15_N14; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|bitcnt\[5\]~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { e1rxfr:e1rxfri|bitcnt[4]~41 e1rxfr:e1rxfri|bitcnt[5]~43 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.343 ns e1rxfr:e1rxfri\|bitcnt\[6\]~45 10 COMB LCCOMB_X45_Y15_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.343 ns; Loc. = LCCOMB_X45_Y15_N16; Fanout = 1; COMB Node = 'e1rxfr:e1rxfri\|bitcnt\[6\]~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { e1rxfr:e1rxfri|bitcnt[5]~43 e1rxfr:e1rxfri|bitcnt[6]~45 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.753 ns e1rxfr:e1rxfri\|bitcnt\[7\]~46 11 COMB LCCOMB_X45_Y15_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.753 ns; Loc. = LCCOMB_X45_Y15_N18; Fanout = 1; COMB Node = 'e1rxfr:e1rxfri\|bitcnt\[7\]~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { e1rxfr:e1rxfri|bitcnt[6]~45 e1rxfr:e1rxfri|bitcnt[7]~46 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.837 ns e1rxfr:e1rxfri\|bitcnt\[7\] 12 REG LCFF_X45_Y15_N19 2 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 2.837 ns; Loc. = LCFF_X45_Y15_N19; Fanout = 2; REG Node = 'e1rxfr:e1rxfri\|bitcnt\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { e1rxfr:e1rxfri|bitcnt[7]~46 e1rxfr:e1rxfri|bitcnt[7] } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 69.12 % ) " "Info: Total cell delay = 1.961 ns ( 69.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 30.88 % ) " "Info: Total interconnect delay = 0.876 ns ( 30.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { e1rxfr:e1rxfri|bitcnt[4] e1rxfr:e1rxfri|Equal1~1 e1rxfr:e1rxfri|Equal1~2 e1rxfr:e1rxfri|bitcnt[0]~33 e1rxfr:e1rxfri|bitcnt[1]~35 e1rxfr:e1rxfri|bitcnt[2]~37 e1rxfr:e1rxfri|bitcnt[3]~39 e1rxfr:e1rxfri|bitcnt[4]~41 e1rxfr:e1rxfri|bitcnt[5]~43 e1rxfr:e1rxfri|bitcnt[6]~45 e1rxfr:e1rxfri|bitcnt[7]~46 e1rxfr:e1rxfri|bitcnt[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { e1rxfr:e1rxfri|bitcnt[4] {} e1rxfr:e1rxfri|Equal1~1 {} e1rxfr:e1rxfri|Equal1~2 {} e1rxfr:e1rxfri|bitcnt[0]~33 {} e1rxfr:e1rxfri|bitcnt[1]~35 {} e1rxfr:e1rxfri|bitcnt[2]~37 {} e1rxfr:e1rxfri|bitcnt[3]~39 {} e1rxfr:e1rxfri|bitcnt[4]~41 {} e1rxfr:e1rxfri|bitcnt[5]~43 {} e1rxfr:e1rxfri|bitcnt[6]~45 {} e1rxfr:e1rxfri|bitcnt[7]~46 {} e1rxfr:e1rxfri|bitcnt[7] {} } { 0.000ns 0.341ns 0.266ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"clk2\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns e1rxfr:e1rxfri\|bitcnt\[7\] 3 REG LCFF_X45_Y15_N19 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X45_Y15_N19; Fanout = 2; REG Node = 'e1rxfr:e1rxfri\|bitcnt\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk2~clkctrl e1rxfr:e1rxfri|bitcnt[7] } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|bitcnt[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|bitcnt[7] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"clk2\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns e1rxfr:e1rxfri\|bitcnt\[4\] 3 REG LCFF_X45_Y15_N13 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X45_Y15_N13; Fanout = 3; REG Node = 'e1rxfr:e1rxfri\|bitcnt\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk2~clkctrl e1rxfr:e1rxfri|bitcnt[4] } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|bitcnt[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|bitcnt[4] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|bitcnt[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|bitcnt[7] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|bitcnt[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|bitcnt[4] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { e1rxfr:e1rxfri|bitcnt[4] e1rxfr:e1rxfri|Equal1~1 e1rxfr:e1rxfri|Equal1~2 e1rxfr:e1rxfri|bitcnt[0]~33 e1rxfr:e1rxfri|bitcnt[1]~35 e1rxfr:e1rxfri|bitcnt[2]~37 e1rxfr:e1rxfri|bitcnt[3]~39 e1rxfr:e1rxfri|bitcnt[4]~41 e1rxfr:e1rxfri|bitcnt[5]~43 e1rxfr:e1rxfri|bitcnt[6]~45 e1rxfr:e1rxfri|bitcnt[7]~46 e1rxfr:e1rxfri|bitcnt[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { e1rxfr:e1rxfri|bitcnt[4] {} e1rxfr:e1rxfri|Equal1~1 {} e1rxfr:e1rxfri|Equal1~2 {} e1rxfr:e1rxfri|bitcnt[0]~33 {} e1rxfr:e1rxfri|bitcnt[1]~35 {} e1rxfr:e1rxfri|bitcnt[2]~37 {} e1rxfr:e1rxfri|bitcnt[3]~39 {} e1rxfr:e1rxfri|bitcnt[4]~41 {} e1rxfr:e1rxfri|bitcnt[5]~43 {} e1rxfr:e1rxfri|bitcnt[6]~45 {} e1rxfr:e1rxfri|bitcnt[7]~46 {} e1rxfr:e1rxfri|bitcnt[7] {} } { 0.000ns 0.341ns 0.266ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|bitcnt[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|bitcnt[7] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|bitcnt[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|bitcnt[4] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk19 " "Info: No valid register-to-register data paths exist for clock \"clk19\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "e1rxfr:e1rxfri\|nfaserr\[0\] los clk2 5.608 ns register " "Info: tsu for register \"e1rxfr:e1rxfri\|nfaserr\[0\]\" (data pin = \"los\", clock pin = \"clk2\") is 5.608 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.321 ns + Longest pin register " "Info: + Longest pin to register delay is 8.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns los 1 PIN PIN_P17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_P17; Fanout = 3; PIN Node = 'los'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { los } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.144 ns) + CELL(0.376 ns) 6.372 ns e1rxfr:e1rxfri\|nfaserr\[1\]~12 2 COMB LCCOMB_X44_Y15_N12 3 " "Info: 2: + IC(5.144 ns) + CELL(0.376 ns) = 6.372 ns; Loc. = LCCOMB_X44_Y15_N12; Fanout = 3; COMB Node = 'e1rxfr:e1rxfri\|nfaserr\[1\]~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.520 ns" { los e1rxfr:e1rxfri|nfaserr[1]~12 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.413 ns) 7.253 ns e1rxfr:e1rxfri\|nfaserr\[1\]~15 3 COMB LCCOMB_X45_Y15_N26 2 " "Info: 3: + IC(0.468 ns) + CELL(0.413 ns) = 7.253 ns; Loc. = LCCOMB_X45_Y15_N26; Fanout = 2; COMB Node = 'e1rxfr:e1rxfri\|nfaserr\[1\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { e1rxfr:e1rxfri|nfaserr[1]~12 e1rxfr:e1rxfri|nfaserr[1]~15 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.660 ns) 8.321 ns e1rxfr:e1rxfri\|nfaserr\[0\] 4 REG LCFF_X46_Y15_N31 4 " "Info: 4: + IC(0.408 ns) + CELL(0.660 ns) = 8.321 ns; Loc. = LCFF_X46_Y15_N31; Fanout = 4; REG Node = 'e1rxfr:e1rxfri\|nfaserr\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { e1rxfr:e1rxfri|nfaserr[1]~15 e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.301 ns ( 27.65 % ) " "Info: Total cell delay = 2.301 ns ( 27.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.020 ns ( 72.35 % ) " "Info: Total interconnect delay = 6.020 ns ( 72.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.321 ns" { los e1rxfr:e1rxfri|nfaserr[1]~12 e1rxfr:e1rxfri|nfaserr[1]~15 e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.321 ns" { los {} los~combout {} e1rxfr:e1rxfri|nfaserr[1]~12 {} e1rxfr:e1rxfri|nfaserr[1]~15 {} e1rxfr:e1rxfri|nfaserr[0] {} } { 0.000ns 0.000ns 5.144ns 0.468ns 0.408ns } { 0.000ns 0.852ns 0.376ns 0.413ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns e1rxfr:e1rxfri\|nfaserr\[0\] 3 REG LCFF_X46_Y15_N31 4 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X46_Y15_N31; Fanout = 4; REG Node = 'e1rxfr:e1rxfri\|nfaserr\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk2~clkctrl e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|nfaserr[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.321 ns" { los e1rxfr:e1rxfri|nfaserr[1]~12 e1rxfr:e1rxfri|nfaserr[1]~15 e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.321 ns" { los {} los~combout {} e1rxfr:e1rxfri|nfaserr[1]~12 {} e1rxfr:e1rxfri|nfaserr[1]~15 {} e1rxfr:e1rxfri|nfaserr[0] {} } { 0.000ns 0.000ns 5.144ns 0.468ns 0.408ns } { 0.000ns 0.852ns 0.376ns 0.413ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|nfaserr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|nfaserr[0] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 dataout\[7\] e1rxfr:e1rxfri\|aisflag 8.893 ns register " "Info: tco from clock \"clk2\" to destination pin \"dataout\[7\]\" through register \"e1rxfr:e1rxfri\|aisflag\" is 8.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.676 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns e1rxfr:e1rxfri\|aisflag 3 REG LCFF_X43_Y15_N9 13 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X43_Y15_N9; Fanout = 13; REG Node = 'e1rxfr:e1rxfri\|aisflag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk2~clkctrl e1rxfr:e1rxfri|aisflag } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|aisflag } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|aisflag {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.967 ns + Longest register pin " "Info: + Longest register to pin delay is 5.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns e1rxfr:e1rxfri\|aisflag 1 REG LCFF_X43_Y15_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y15_N9; Fanout = 13; REG Node = 'e1rxfr:e1rxfri\|aisflag'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { e1rxfr:e1rxfri|aisflag } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.245 ns) 1.043 ns e1rxfr:e1rxfri\|dataout\[7\]~15 2 COMB LCCOMB_X46_Y15_N10 1 " "Info: 2: + IC(0.798 ns) + CELL(0.245 ns) = 1.043 ns; Loc. = LCCOMB_X46_Y15_N10; Fanout = 1; COMB Node = 'e1rxfr:e1rxfri\|dataout\[7\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { e1rxfr:e1rxfri|aisflag e1rxfr:e1rxfri|dataout[7]~15 } "NODE_NAME" } } { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(2.798 ns) 5.967 ns dataout\[7\] 3 PIN PIN_B18 0 " "Info: 3: + IC(2.126 ns) + CELL(2.798 ns) = 5.967 ns; Loc. = PIN_B18; Fanout = 0; PIN Node = 'dataout\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { e1rxfr:e1rxfri|dataout[7]~15 dataout[7] } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.043 ns ( 51.00 % ) " "Info: Total cell delay = 3.043 ns ( 51.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 49.00 % ) " "Info: Total interconnect delay = 2.924 ns ( 49.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { e1rxfr:e1rxfri|aisflag e1rxfr:e1rxfri|dataout[7]~15 dataout[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.967 ns" { e1rxfr:e1rxfri|aisflag {} e1rxfr:e1rxfri|dataout[7]~15 {} dataout[7] {} } { 0.000ns 0.798ns 2.126ns } { 0.000ns 0.245ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk2 clk2~clkctrl e1rxfr:e1rxfri|aisflag } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1rxfr:e1rxfri|aisflag {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { e1rxfr:e1rxfri|aisflag e1rxfr:e1rxfri|dataout[7]~15 dataout[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.967 ns" { e1rxfr:e1rxfri|aisflag {} e1rxfr:e1rxfri|dataout[7]~15 {} dataout[7] {} } { 0.000ns 0.798ns 2.126ns } { 0.000ns 0.245ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "e1txfr:e1txfri\|seroutrg\[7\] datain\[7\] clk2 -0.518 ns register " "Info: th for register \"e1txfr:e1txfri\|seroutrg\[7\]\" (data pin = \"datain\[7\]\", clock pin = \"clk2\") is -0.518 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk2~clkctrl 2 COMB CLKCTRL_G3 55 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 55; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns e1txfr:e1txfri\|seroutrg\[7\] 3 REG LCFF_X37_Y15_N9 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X37_Y15_N9; Fanout = 1; REG Node = 'e1txfr:e1txfri\|seroutrg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk2~clkctrl e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk2 clk2~clkctrl e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1txfr:e1txfri|seroutrg[7] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.452 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns datain\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'datain\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[7] } "NODE_NAME" } } { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.419 ns) 3.368 ns e1txfr:e1txfri\|seroutrg~16 2 COMB LCCOMB_X37_Y15_N8 1 " "Info: 2: + IC(1.970 ns) + CELL(0.419 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y15_N8; Fanout = 1; COMB Node = 'e1txfr:e1txfri\|seroutrg~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { datain[7] e1txfr:e1txfri|seroutrg~16 } "NODE_NAME" } } { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.452 ns e1txfr:e1txfri\|seroutrg\[7\] 3 REG LCFF_X37_Y15_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.452 ns; Loc. = LCFF_X37_Y15_N9; Fanout = 1; REG Node = 'e1txfr:e1txfri\|seroutrg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { e1txfr:e1txfri|seroutrg~16 e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 42.93 % ) " "Info: Total cell delay = 1.482 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 57.07 % ) " "Info: Total interconnect delay = 1.970 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { datain[7] e1txfr:e1txfri|seroutrg~16 e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { datain[7] {} datain[7]~combout {} e1txfr:e1txfri|seroutrg~16 {} e1txfr:e1txfri|seroutrg[7] {} } { 0.000ns 0.000ns 1.970ns 0.000ns } { 0.000ns 0.979ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk2 clk2~clkctrl e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} e1txfr:e1txfri|seroutrg[7] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { datain[7] e1txfr:e1txfri|seroutrg~16 e1txfr:e1txfri|seroutrg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { datain[7] {} datain[7]~combout {} e1txfr:e1txfri|seroutrg~16 {} e1txfr:e1txfri|seroutrg[7] {} } { 0.000ns 0.000ns 1.970ns 0.000ns } { 0.000ns 0.979ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 10 10:25:19 2018 " "Info: Processing ended: Fri Aug 10 10:25:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
