
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017086                       # Number of seconds simulated
sim_ticks                                 17085762000                       # Number of ticks simulated
final_tick                                17085762000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 178666                       # Simulator instruction rate (inst/s)
host_op_rate                                   181554                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19989302                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742624                       # Number of bytes of host memory used
host_seconds                                   854.75                       # Real time elapsed on the host
sim_insts                                   152714139                       # Number of instructions simulated
sim_ops                                     155182063                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22912                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            67584                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            26688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             4480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            39040                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             2368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data            40064                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             5696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data            69568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             4160                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data            72960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst             1152                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data            57536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             1984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            39360                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             4800                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data            20352                       # Number of bytes read from this memory
system.physmem.bytes_read::total               483648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22912                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         2368                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         5696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         4160                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         1984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         4800                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           50496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        12352                       # Number of bytes written to this memory
system.physmem.bytes_written::total             12352                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               358                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1056                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                46                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               417                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                70                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               610                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                37                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data               626                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                89                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              1087                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                65                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              1140                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                18                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data               899                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                31                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data               615                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst                75                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data               318                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7557                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             193                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  193                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1341000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             3955574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              172307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1562002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              262207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             2284943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              138595                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             2344876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              333377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             4071694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst              243478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             4270222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               67425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             3367482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst              116120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data             2303672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst              280936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data             1191167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28307078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1341000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         172307                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         262207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         138595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         333377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst         243478                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          67425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst         116120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst         280936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2955443                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            722941                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 722941                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            722941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1341000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            3955574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             172307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1562002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             262207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            2284943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             138595                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            2344876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             333377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            4071694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst             243478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            4270222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              67425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            3367482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst             116120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data            2303672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst             280936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data            1191167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29030019                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                8530955                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8525423                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              837                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8524136                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8523614                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.993876                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2562                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                63                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              120015                       # Number of system calls
system.cpu0.numCycles                        17085763                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      42645515                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8530955                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8526176                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     17062522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1811                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7425                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  305                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          17077863                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.497452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.506709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   18264      0.11%      0.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2934      0.02%      0.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8521789     49.90%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8534876     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            17077863                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499302                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.495968                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13158                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5818                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 17057559                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  629                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   699                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2571                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  226                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              42647419                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  464                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   699                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   13908                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    631                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2812                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 17057355                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2458                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              42646141                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                     1                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2349                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           42648192                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            196158376                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        42648072                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             42638513                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    9679                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                69                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            70                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1132                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            17042626                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8525000                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8518620                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8518546                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  42643779                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 94                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 42641685                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              247                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           6319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        14897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     17077863                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.496898                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.711618                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              17544      0.10%      0.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2136839     12.51%     12.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4265594     24.98%     37.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           10657886     62.41%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       17077863                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17074624     40.04%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17042321     39.97%     80.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8524731     19.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              42641685                       # Type of FU issued
system.cpu0.iq.rate                          2.495744                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         102361448                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         42650223                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     42640272                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              42641669                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8518670                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1651                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          643                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   699                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    517                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  118                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           42643894                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              483                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             17042626                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8525000                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                64                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            48                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            89                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          585                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 674                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             42640873                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             17042077                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              812                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           21                       # number of nop insts executed
system.cpu0.iew.exec_refs                    25566658                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 8529086                       # Number of branches executed
system.cpu0.iew.exec_stores                   8524581                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.495696                       # Inst execution rate
system.cpu0.iew.wb_sent                      42640397                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     42640288                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 25579393                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 25591101                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.495662                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999542                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           6339                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              631                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     17076707                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.496825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.582094                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        18830      0.11%      0.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8527296     49.94%     50.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3504      0.02%     50.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2135566     12.51%     62.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4261511     24.96%     87.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2129758     12.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           80      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           58      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          104      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     17076707                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            42634000                       # Number of instructions committed
system.cpu0.commit.committedOps              42637554                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      25565332                       # Number of memory references committed
system.cpu0.commit.loads                     17040975                       # Number of loads committed
system.cpu0.commit.membars                         30                       # Number of memory barriers committed
system.cpu0.commit.branches                   8528641                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 34113449                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2224                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17072213     40.04%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       17040975     39.97%     80.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8524357     19.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         42637554                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  104                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    59720183                       # The number of ROB reads
system.cpu0.rob.rob_writes                   85288949                       # The number of ROB writes
system.cpu0.timesIdled                            256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   42634000                       # Number of Instructions Simulated
system.cpu0.committedOps                     42637554                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400754                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400754                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.495294                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.495294                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                42639691                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17065223                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                179047018                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                25576258                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               26043654                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    62                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              615                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          194.760768                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17041621                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              822                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         20731.899027                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         26875000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   194.760768                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.380392                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.380392                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.404297                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         34096158                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        34096158                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8522898                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8522898                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8519791                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8519791                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           27                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           28                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     17042689                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17042689                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     17042689                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17042689                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          265                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4486                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4486                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4751                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4751                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4751                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4751                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     10080987                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     10080987                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    224330999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    224330999                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    234411986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    234411986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    234411986                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    234411986                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8523163                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8523163                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8524277                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8524277                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17047440                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17047440                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17047440                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17047440                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000031                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000526                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000526                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000279                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000279                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 38041.460377                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38041.460377                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50006.910165                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50006.910165                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49339.504525                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49339.504525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49339.504525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49339.504525                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          531                       # number of writebacks
system.cpu0.dcache.writebacks::total              531                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3509                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3509                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3590                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3590                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          184                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          184                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          977                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          977                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1161                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6681009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6681009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     53276000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     53276000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     59957009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59957009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     59957009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59957009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000115                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000068                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000068                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 36309.831522                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36309.831522                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54530.194473                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54530.194473                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 51642.557278                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51642.557278                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 51642.557278                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51642.557278                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               77                       # number of replacements
system.cpu0.icache.tags.tagsinuse          295.698470                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6945                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              401                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.319202                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   295.698470                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.577536                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.577536                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          324                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            15251                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           15251                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6945                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6945                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6945                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6945                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6945                       # number of overall hits
system.cpu0.icache.overall_hits::total           6945                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          480                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          480                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          480                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           480                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          480                       # number of overall misses
system.cpu0.icache.overall_misses::total          480                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     24005499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24005499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     24005499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24005499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     24005499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24005499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7425                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7425                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7425                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7425                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7425                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7425                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.064646                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.064646                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.064646                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.064646                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.064646                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.064646                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50011.456250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50011.456250                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50011.456250                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50011.456250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50011.456250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50011.456250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           79                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           79                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           79                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          401                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          401                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          401                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20439001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20439001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20439001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20439001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20439001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20439001                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.054007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.054007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.054007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.054007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.054007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.054007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 50970.077307                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50970.077307                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 50970.077307                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50970.077307                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 50970.077307                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50970.077307                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                6136399                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5652441                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           133774                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5620172                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                5504371                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.939547                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 187704                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             44015                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        17041968                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1021141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      29992015                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    6136399                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5692075                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     15873739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 284777                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2479                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          356                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   900061                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                23161                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          17040110                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.786909                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.223812                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 4886091     28.67%     28.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  304769      1.79%     30.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5403389     31.71%     62.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6445861     37.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17040110                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.360076                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.759892                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  806259                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4960296                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 10956478                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               172684                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                141914                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              130784                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  651                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              27957737                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  916                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                141914                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  986667                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 130341                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       4743827                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 10945879                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                89003                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              27573970                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1840                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                     5                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           28281844                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            131290594                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        32517239                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             26742307                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 1539537                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            132049                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        131481                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   457626                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            10245379                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5118514                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4923827                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4878669                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  27068588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             183990                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 26857546                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            10748                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         963398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1955976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         51912                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     17040110                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.576137                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.282658                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            5748388     33.73%     33.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1914182     11.23%     44.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3189256     18.72%     63.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6188284     36.32%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17040110                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11616470     43.25%     43.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1876      0.01%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10174824     37.88%     81.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5064376     18.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              26857546                       # Type of FU issued
system.cpu1.iq.rate                          1.575965                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          70765950                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         28216641                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     26684367                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              26857546                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         4855186                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       201959                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          920                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        76222                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         3326                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                141914                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  96887                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                76451                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           27255339                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            98073                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             10245379                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             5118514                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            129790                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   968                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           920                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        100146                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        36746                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              136892                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             26755437                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10159177                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           102109                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         2761                       # number of nop insts executed
system.cpu1.iew.exec_refs                    15217864                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 5428513                       # Number of branches executed
system.cpu1.iew.exec_stores                   5058687                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.569973                       # Inst execution rate
system.cpu1.iew.wb_sent                      26697232                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     26684367                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 15706412                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 16306103                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.565803                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.963223                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         963764                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         132078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           133300                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     16846260                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.560683                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.851436                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      6720222     39.89%     39.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4859980     28.85%     68.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       870308      5.17%     73.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       417194      2.48%     76.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1546772      9.18%     85.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2378538     14.12%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        28568      0.17%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         9121      0.05%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        15557      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     16846260                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            26153665                       # Number of instructions committed
system.cpu1.commit.committedOps              26291667                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      15085712                       # Number of memory references committed
system.cpu1.commit.loads                     10043420                       # Number of loads committed
system.cpu1.commit.membars                      39915                       # Number of memory barriers committed
system.cpu1.commit.branches                   5338659                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 21044971                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               29053                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11204084     42.61%     42.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1871      0.01%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10043420     38.20%     80.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5042292     19.18%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26291667                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                15557                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    43979625                       # The number of ROB reads
system.cpu1.rob.rob_writes                   54706079                       # The number of ROB writes
system.cpu1.timesIdled                            185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       43794                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   26151178                       # Number of Instructions Simulated
system.cpu1.committedOps                     26289180                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.651671                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.651671                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.534516                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.534516                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                31439903                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11129346                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                110789575                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                16012498                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               16153666                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                337820                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             1421                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          319.935538                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9902879                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1749                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          5662.023442                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   319.935538                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.624874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.624874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20676496                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20676496                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      5089362                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5089362                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      4935114                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4935114                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        34903                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        34903                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1224                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1224                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     10024476                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10024476                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     10024476                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10024476                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        98053                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        98053                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        22886                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        22886                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        79992                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        79992                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        16875                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        16875                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       120939                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120939                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       120939                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120939                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2693850609                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2693850609                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    800618195                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    800618195                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2495767578                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2495767578                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    284287345                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    284287345                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     65750502                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     65750502                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3494468804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3494468804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3494468804                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3494468804                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      5187415                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5187415                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      4958000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4958000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       114895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       114895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        18099                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18099                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     10145415                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10145415                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     10145415                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10145415                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.018902                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018902                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.004616                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004616                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.696218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.696218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.932372                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.932372                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.011921                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011921                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.011921                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011921                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 27473.413450                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27473.413450                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34982.880145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34982.880145                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 31200.214746                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31200.214746                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16846.657481                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16846.657481                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 28894.474107                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28894.474107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 28894.474107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28894.474107                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          149                       # number of writebacks
system.cpu1.dcache.writebacks::total              149                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        50430                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        50430                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        11626                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11626                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        16154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        16154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        62056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        62056                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62056                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        47623                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47623                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        11260                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11260                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        63838                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        63838                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        16875                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        16875                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        58883                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        58883                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        58883                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        58883                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    979933263                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    979933263                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    463288625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    463288625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1845342847                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1845342847                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    245226655                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    245226655                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     55810498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     55810498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1443221888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1443221888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1443221888                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1443221888                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009180                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009180                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.002271                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002271                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.555620                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.555620                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.932372                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.932372                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.005804                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005804                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.005804                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005804                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20576.890641                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20576.890641                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 41144.638099                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41144.638099                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28906.651947                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28906.651947                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 14531.949926                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14531.949926                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 24509.992494                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24509.992494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 24509.992494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24509.992494                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              996                       # number of replacements
system.cpu1.icache.tags.tagsinuse          397.533931                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             898575                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1401                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           641.381156                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   397.533931                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.776433                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.776433                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1801523                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1801523                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       898575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         898575                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       898575                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          898575                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       898575                       # number of overall hits
system.cpu1.icache.overall_hits::total         898575                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1486                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1486                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1486                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1486                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1486                       # number of overall misses
system.cpu1.icache.overall_misses::total         1486                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     27613372                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     27613372                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     27613372                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     27613372                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     27613372                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     27613372                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       900061                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       900061                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       900061                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       900061                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       900061                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       900061                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001651                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001651                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001651                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001651                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001651                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001651                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 18582.349933                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18582.349933                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 18582.349933                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18582.349933                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 18582.349933                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18582.349933                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           85                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           85                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           85                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1401                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1401                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1401                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1401                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     22186098                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     22186098                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     22186098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     22186098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     22186098                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     22186098                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001557                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001557                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001557                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001557                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001557                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001557                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15835.901499                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15835.901499                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15835.901499                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15835.901499                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15835.901499                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15835.901499                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                5130081                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          4402846                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           191425                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             4432970                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                4269252                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.306810                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 275161                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             63038                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        17041774                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1480756                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      24766840                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    5130081                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           4544413                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     15351538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 407699                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2492                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          642                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1312357                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                33140                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          17039286                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.496270                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.309387                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6873376     40.34%     40.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  440154      2.58%     42.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 4122054     24.19%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5603702     32.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            17039286                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.301030                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.453302                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1160381                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              6963954                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  8460760                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               248361                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                203338                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              199778                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  658                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              21963356                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1002                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                203338                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1416056                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 160599                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       6682404                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  8448363                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               126034                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              21422786                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  1768                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                    19                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           22436275                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            101331041                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        24933178                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             20247306                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 2188969                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            185132                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        184520                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   646645                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             7408464                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3696854                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          3410433                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         3343964                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  20692138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             258940                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 20381941                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            16133                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        1398594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      2880342                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         71378                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     17039286                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.196173                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.276879                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            8100991     47.54%     47.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1940792     11.39%     58.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2551360     14.97%     73.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            4446143     26.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       17039286                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              9452766     46.38%     46.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                2864      0.01%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             7306515     35.85%     82.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3619796     17.76%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              20381941                       # Type of FU issued
system.cpu2.iq.rate                          1.195999                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          57819301                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         22350507                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     20128601                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              20381941                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         3309389                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       293857                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1222                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       116059                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         4502                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                203338                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 112877                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               107878                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           20956871                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           135946                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              7408464                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3696854                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            182042                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   930                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   13                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1222                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        145253                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        50538                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              195791                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             20231927                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              7281617                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           150014                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                         5793                       # number of nop insts executed
system.cpu2.iew.exec_refs                    10892051                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 4148166                       # Number of branches executed
system.cpu2.iew.exec_stores                   3610434                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.187196                       # Inst execution rate
system.cpu2.iew.wb_sent                      20146953                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     20128601                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 11646256                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 12585143                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.181133                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.925397                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        1399165                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         187562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           190914                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     16759780                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.166953                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.743241                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      9099524     54.29%     54.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3735864     22.29%     76.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       872785      5.21%     81.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       194588      1.16%     82.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       943610      5.63%     88.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      1827645     10.90%     99.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        44875      0.27%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        16357      0.10%     99.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        24532      0.15%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     16759780                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            19347696                       # Number of instructions committed
system.cpu2.commit.committedOps              19557868                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      10695402                       # Number of memory references committed
system.cpu2.commit.loads                      7114607                       # Number of loads committed
system.cpu2.commit.membars                      56887                       # Number of memory barriers committed
system.cpu2.commit.branches                   4018242                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 15675581                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               44984                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8859612     45.30%     45.30% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           2854      0.01%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        7114607     36.38%     81.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3580795     18.31%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19557868                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                24532                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    37537139                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42196423                       # The number of ROB writes
system.cpu2.timesIdled                            193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       43988                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   19342312                       # Number of Instructions Simulated
system.cpu2.committedOps                     19552484                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.881062                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.881062                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.134994                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.134994                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                23322354                       # number of integer regfile reads
system.cpu2.int_regfile_writes                8737784                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 82593231                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                12065768                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               11957440                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                472281                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             3482                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          371.025206                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6980210                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3862                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1807.408079                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   371.025206                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.724659                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.724659                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15082964                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15082964                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3679338                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3679338                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3427379                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3427379                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        52210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        52210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         2137                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2137                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7106717                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7106717                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7106717                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7106717                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       129610                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       129610                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        34353                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        34353                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       109172                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       109172                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        24191                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        24191                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       163963                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        163963                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       163963                       # number of overall misses
system.cpu2.dcache.overall_misses::total       163963                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   3393918236                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3393918236                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1221011323                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1221011323                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   3400812505                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3400812505                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    413318813                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    413318813                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     93293513                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     93293513                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   4614929559                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4614929559                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   4614929559                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4614929559                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3808948                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3808948                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3461732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3461732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       161382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       161382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        26328                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        26328                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      7270680                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7270680                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      7270680                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7270680                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.034028                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.034028                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.009924                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009924                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.676482                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.676482                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.918832                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.918832                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.022551                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022551                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.022551                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022551                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 26185.620214                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26185.620214                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 35543.076966                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35543.076966                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 31150.959083                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31150.959083                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 17085.643958                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17085.643958                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 28146.164433                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28146.164433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 28146.164433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28146.164433                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          449                       # number of writebacks
system.cpu2.dcache.writebacks::total              449                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        62536                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62536                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        16893                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16893                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        21961                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        21961                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        79429                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79429                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        79429                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79429                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        67074                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        67074                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        17460                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        17460                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        87211                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        87211                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        24191                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        24191                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        84534                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        84534                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        84534                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        84534                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1335776777                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1335776777                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    721067704                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    721067704                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   2506013433                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2506013433                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    357231187                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    357231187                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     79230987                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     79230987                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2056844481                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2056844481                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2056844481                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2056844481                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.017610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.005044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005044                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.540401                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.540401                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.918832                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.918832                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.011627                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011627                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011627                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011627                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19914.971181                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19914.971181                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 41298.264834                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 41298.264834                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 28735.061323                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28735.061323                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 14767.111198                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14767.111198                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 24331.564589                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24331.564589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 24331.564589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24331.564589                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1091                       # number of replacements
system.cpu2.icache.tags.tagsinuse          393.788968                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1310782                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1489                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           880.310275                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   393.788968                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.769119                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.769119                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2626204                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2626204                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1310782                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1310782                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1310782                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1310782                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1310782                       # number of overall hits
system.cpu2.icache.overall_hits::total        1310782                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1575                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1575                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1575                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1575                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1575                       # number of overall misses
system.cpu2.icache.overall_misses::total         1575                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     29728862                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     29728862                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     29728862                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     29728862                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     29728862                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     29728862                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1312357                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1312357                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1312357                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1312357                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1312357                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1312357                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001200                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001200                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001200                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001200                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001200                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001200                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 18875.467937                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18875.467937                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 18875.467937                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18875.467937                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 18875.467937                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18875.467937                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           85                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           85                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           85                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1490                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1490                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1490                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1490                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1490                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1490                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     23897107                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23897107                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     23897107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23897107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     23897107                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23897107                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001135                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001135                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001135                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001135                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 16038.326846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16038.326846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 16038.326846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16038.326846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 16038.326846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16038.326846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                4441585                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          3604069                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           236288                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             3555322                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                3328925                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.632166                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 319261                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             78301                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        17039076                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1816696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      21033569                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    4441585                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           3648186                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     14968771                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 503349                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          714                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  1612000                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                37933                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          17037866                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.281196                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.330516                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 8357803     49.05%     49.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  532421      3.12%     52.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3146500     18.47%     70.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5001142     29.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            17037866                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.260671                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.234431                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 1422770                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              8460641                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  6606770                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               296586                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                251089                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              236108                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                  737                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              17489702                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1111                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                251089                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1741877                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 177559                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       8136585                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  6580470                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               150276                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              16809725                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  1653                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           18161370                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             78740646                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        19129472                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             15396629                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 2764741                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            225398                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        224648                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   777922                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5277330                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2618453                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          2266532                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2186726                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  15912656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             317028                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 15525626                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            17141                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        1722990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      3529418                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         87103                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     17037866                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.911242                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.198748                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            9862157     57.88%     57.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2028545     11.91%     69.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1944411     11.41%     81.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3202753     18.80%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       17037866                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              7833943     50.46%     50.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3642      0.02%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5158134     33.22%     83.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2529907     16.30%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              15525626                       # Type of FU issued
system.cpu3.iq.rate                          0.911178                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          48106259                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         17953489                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     15211864                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              15525626                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2150729                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       356847                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1222                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       133807                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         5564                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                251089                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 121152                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               130697                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           16234723                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           171515                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5277330                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2618453                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            221747                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   850                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   24                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1222                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        179756                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        61644                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              241400                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             15339018                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              5126272                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           186608                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                         5039                       # number of nop insts executed
system.cpu3.iew.exec_refs                     7645054                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 3187584                       # Number of branches executed
system.cpu3.iew.exec_stores                   2518782                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.900226                       # Inst execution rate
system.cpu3.iew.wb_sent                      15235282                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     15211864                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  8615548                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  9860155                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.892763                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.873774                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        1723645                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         229925                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           235703                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     16697427                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.869072                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.542529                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     10657405     63.83%     63.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3120132     18.69%     82.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       633635      3.79%     86.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       327190      1.96%     88.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       853390      5.11%     93.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       993507      5.95%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        56576      0.34%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        22985      0.14%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        32607      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     16697427                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            14242842                       # Number of instructions committed
system.cpu3.commit.committedOps              14511274                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       7405129                       # Number of memory references committed
system.cpu3.commit.loads                      4920483                       # Number of loads committed
system.cpu3.commit.membars                      70749                       # Number of memory barriers committed
system.cpu3.commit.branches                   3028379                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 11650997                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               54495                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         7102510     48.94%     48.94% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3635      0.03%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.97% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4920483     33.91%     82.88% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2484646     17.12%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         14511274                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                32607                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    32706104                       # The number of ROB reads
system.cpu3.rob.rob_writes                   32816417                       # The number of ROB writes
system.cpu3.timesIdled                            172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       44218                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   14238262                       # Number of Instructions Simulated
system.cpu3.committedOps                     14506694                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.196710                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.196710                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.835624                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.835624                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                17209532                       # number of integer regfile reads
system.cpu3.int_regfile_writes                6930827                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 61463213                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 9176710                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                8849610                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                576765                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             4959                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          390.323151                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2938546                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5359                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           548.338496                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   390.323151                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.762350                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.762350                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10894329                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10894329                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2625219                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2625219                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2298016                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2298016                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        63865                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        63865                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2813                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2813                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4923235                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4923235                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4923235                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4923235                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       150946                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       150946                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        42040                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        42040                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       132473                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       132473                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        30584                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        30584                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       192986                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        192986                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       192986                       # number of overall misses
system.cpu3.dcache.overall_misses::total       192986                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   3827962558                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3827962558                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1467327806                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1467327806                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   4143999187                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4143999187                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    522210738                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    522210738                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    122672525                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    122672525                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   5295290364                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5295290364                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   5295290364                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5295290364                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2776165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2776165                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      2340056                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2340056                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       196338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       196338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        33397                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        33397                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      5116221                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5116221                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      5116221                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5116221                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.054372                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.054372                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.017965                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017965                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.674719                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.674719                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.915771                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.915771                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.037720                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037720                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.037720                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037720                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 25359.814490                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25359.814490                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34903.135252                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34903.135252                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 31281.839975                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31281.839975                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 17074.638308                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17074.638308                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 27438.728011                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27438.728011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 27438.728011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27438.728011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          854                       # number of writebacks
system.cpu3.dcache.writebacks::total              854                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        69627                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        69627                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        21250                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        21250                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        26476                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        26476                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        90877                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        90877                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        90877                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        90877                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        81319                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        81319                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        20790                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20790                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       105997                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       105997                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        30584                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        30584                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       102109                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       102109                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       102109                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       102109                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1587830252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1587830252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    839701113                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    839701113                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   3067490965                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   3067490965                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    451953262                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    451953262                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    104223475                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    104223475                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   2427531365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2427531365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   2427531365                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2427531365                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.029292                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029292                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.008884                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008884                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.539870                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.539870                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.915771                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.915771                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.019958                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019958                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.019958                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019958                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19525.944146                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19525.944146                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 40389.663925                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40389.663925                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 28939.413049                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28939.413049                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14777.441211                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14777.441211                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 23773.921643                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23773.921643                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 23773.921643                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23773.921643                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1112                       # number of replacements
system.cpu3.icache.tags.tagsinuse          396.962437                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1610404                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1517                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1061.571523                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   396.962437                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.775317                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.775317                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          3225518                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         3225518                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      1610404                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1610404                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1610404                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1610404                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1610404                       # number of overall hits
system.cpu3.icache.overall_hits::total        1610404                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1596                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1596                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1596                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1596                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1596                       # number of overall misses
system.cpu3.icache.overall_misses::total         1596                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     27843371                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     27843371                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     27843371                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     27843371                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     27843371                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     27843371                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1612000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1612000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1612000                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1612000                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1612000                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1612000                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000990                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000990                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000990                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000990                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000990                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000990                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 17445.721178                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17445.721178                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 17445.721178                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17445.721178                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 17445.721178                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17445.721178                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           78                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           78                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           78                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1518                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1518                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1518                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1518                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1518                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1518                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     22195589                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     22195589                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     22195589                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     22195589                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     22195589                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     22195589                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000942                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000942                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000942                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000942                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000942                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000942                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14621.600132                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14621.600132                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14621.600132                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14621.600132                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14621.600132                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14621.600132                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                3535732                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          2461946                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           279852                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             2503763                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                2260406                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            90.280350                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 403504                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             96186                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        17041350                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           2212898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      16492179                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    3535732                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           2663910                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     14525404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 596813                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2474                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                  1974001                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                47496                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          17039438                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.035074                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.310710                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                10044956     58.95%     58.95% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                  655130      3.84%     62.80% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 2036101     11.95%     74.75% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 4303251     25.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            17039438                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.207480                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.967774                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 1726744                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             10141236                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  4518383                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               352833                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                297768                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              303599                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  777                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              12479029                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1200                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                297768                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 2098565                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 212744                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       9755561                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  4494329                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               177997                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              11692693                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  2047                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands           13301820                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             53825038                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        12849037                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             10073377                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 3228443                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            264855                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        264275                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                   914398                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             2867955                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            1418530                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           967648                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          893794                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  10621453                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             374691                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 10150447                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            22531                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        2076830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined      4311867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        100433                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     17039438                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.595703                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.016145                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           11833295     69.45%     69.45% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            2062685     12.11%     81.55% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            1342612      7.88%     89.43% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            1800846     10.57%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       17039438                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              6119517     60.29%     60.29% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                4968      0.05%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.34% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             2719841     26.80%     87.13% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            1306121     12.87%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              10150447                       # Type of FU issued
system.cpu4.iq.rate                          0.595636                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          37362863                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         13073792                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      9775129                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              10150447                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          820322                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       432100                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1308                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       175076                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads         6648                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                297768                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 143533                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               154608                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           11003438                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           192763                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              2867955                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             1418530                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            260794                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  1190                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1308                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        215358                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect        70557                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              285915                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              9928243                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              2682193                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           222204                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                         7294                       # number of nop insts executed
system.cpu4.iew.exec_refs                     3973848                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 2113140                       # Number of branches executed
system.cpu4.iew.exec_stores                   1291655                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.582597                       # Inst execution rate
system.cpu4.iew.wb_sent                       9802200                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      9775129                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  5263331                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  6957790                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.573612                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.756466                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        2077591                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         274258                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           279214                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     16627772                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.536811                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.255807                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     12566366     75.57%     75.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      2258722     13.58%     89.16% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       566914      3.41%     92.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       246803      1.48%     94.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       432215      2.60%     96.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       403400      2.43%     99.08% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6        73389      0.44%     99.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        32886      0.20%     99.72% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        47077      0.28%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     16627772                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             8558929                       # Number of instructions committed
system.cpu4.commit.committedOps               8925971                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       3679309                       # Number of memory references committed
system.cpu4.commit.loads                      2435855                       # Number of loads committed
system.cpu4.commit.membars                      86091                       # Number of memory barriers committed
system.cpu4.commit.branches                   1922414                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  7220670                       # Number of committed integer instructions.
system.cpu4.commit.function_calls               73645                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         5241704     58.72%     58.72% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           4958      0.06%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.78% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        2435855     27.29%     86.07% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       1243454     13.93%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          8925971                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                47077                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    27349529                       # The number of ROB reads
system.cpu4.rob.rob_writes                   22423314                       # The number of ROB writes
system.cpu4.timesIdled                            181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       44412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    8552272                       # Number of Instructions Simulated
system.cpu4.committedOps                      8919314                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.992611                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.992611                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.501854                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.501854                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                10451173                       # number of integer regfile reads
system.cpu4.int_regfile_writes                5011865                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 37900185                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 5873694                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                5277812                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                675558                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             7921                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          400.402286                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2548293                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             8351                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           305.148246                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   400.402286                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.782036                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.782036                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          6181444                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         6181444                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1453608                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1453608                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1016318                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1016318                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        77057                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        77057                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3831                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3831                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      2469926                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2469926                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      2469926                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2469926                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       174145                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       174145                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        56705                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        56705                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       153110                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       153110                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        37797                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        37797                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       230850                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        230850                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       230850                       # number of overall misses
system.cpu4.dcache.overall_misses::total       230850                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   4428762854                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4428762854                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   1990756269                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1990756269                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   4833135443                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   4833135443                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data    688042209                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    688042209                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    133443525                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    133443525                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   6419519123                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6419519123                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   6419519123                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6419519123                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1627753                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1627753                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1073023                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1073023                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       230167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       230167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        41628                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        41628                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      2700776                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2700776                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      2700776                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2700776                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.106985                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.106985                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.052846                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.052846                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.665213                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.665213                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.907971                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.907971                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.085475                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.085475                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.085475                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.085475                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 25431.467191                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 25431.467191                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 35107.243964                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 35107.243964                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 31566.425727                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 31566.425727                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 18203.619573                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 18203.619573                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27808.183335                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27808.183335                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27808.183335                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27808.183335                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           37                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    18.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1747                       # number of writebacks
system.cpu4.dcache.writebacks::total             1747                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        78679                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        78679                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        28407                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        28407                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        30518                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        30518                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       107086                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       107086                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       107086                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       107086                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        95466                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        95466                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        28298                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        28298                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       122592                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       122592                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        37797                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        37797                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       123764                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       123764                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       123764                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       123764                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   1878781490                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1878781490                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   1128186562                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1128186562                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   3581206468                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   3581206468                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data    597918791                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    597918791                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    114294975                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    114294975                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   3006968052                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3006968052                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   3006968052                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3006968052                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.058649                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.058649                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.026372                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.026372                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.532622                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.532622                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.907971                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.907971                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.045825                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.045825                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.045825                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.045825                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 19680.111139                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 19680.111139                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 39868.067072                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 39868.067072                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 29212.399406                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29212.399406                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 15819.212927                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 15819.212927                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 24295.983097                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 24295.983097                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 24295.983097                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 24295.983097                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              959                       # number of replacements
system.cpu4.icache.tags.tagsinuse          388.962788                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            1972572                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1353                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1457.924612                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   388.962788                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.759693                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.759693                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          3949356                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         3949356                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      1972572                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1972572                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      1972572                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1972572                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      1972572                       # number of overall hits
system.cpu4.icache.overall_hits::total        1972572                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         1429                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1429                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         1429                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1429                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         1429                       # number of overall misses
system.cpu4.icache.overall_misses::total         1429                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     26436968                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     26436968                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     26436968                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     26436968                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     26436968                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     26436968                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      1974001                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1974001                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      1974001                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1974001                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      1974001                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1974001                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000724                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000724                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000724                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000724                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000724                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000724                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 18500.327502                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18500.327502                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 18500.327502                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18500.327502                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 18500.327502                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18500.327502                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           75                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           75                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           75                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         1354                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1354                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         1354                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1354                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         1354                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1354                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     21248526                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     21248526                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     21248526                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     21248526                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     21248526                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     21248526                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000686                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000686                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000686                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000686                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000686                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000686                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15693.150665                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15693.150665                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15693.150665                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15693.150665                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15693.150665                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15693.150665                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                3375307                       # Number of BP lookups
system.cpu5.branchPred.condPredicted          2221426                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           298579                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups             2273860                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                2002103                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            88.048649                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                 434924                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect            102391                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                        17041130                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles           2372982                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                      15560675                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                    3375307                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches           2437027                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     14345443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 637135                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles         2476                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles          946                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                  2116038                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                51828                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          17040415                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             0.986163                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.302859                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                10382821     60.93%     60.93% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                  709804      4.17%     65.10% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                 1748544     10.26%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                 4199246     24.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            17040415                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.198068                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.913125                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                 1854885                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles             10431338                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                  4069630                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               364222                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                317864                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved              329265                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                  885                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts              11416316                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 1279                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                317864                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                 2245543                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 228456                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles      10024224                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                  4038583                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               183269                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts              10583204                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  3174                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.SQFullEvents                     9                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands           12343413                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             48283099                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups        11429590                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps              8863309                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                 3480104                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts            274295                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts        273760                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                   943207                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             2254995                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            1109689                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           613008                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores          523117                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   9446180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             388605                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  8916596                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued            24723                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        2251182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined      4707292                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved        103611                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     17040415                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.523262                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.953863                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           12279747     72.06%     72.06% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            2075527     12.18%     84.24% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            1214354      7.13%     91.37% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3            1470787      8.63%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       17040415                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu              5820690     65.28%     65.28% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                5643      0.06%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             2098231     23.53%     88.87% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite             992032     11.13%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               8916596                       # Type of FU issued
system.cpu5.iq.rate                          0.523240                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          34898330                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes         12086852                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      8513182                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               8916596                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads          460128                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       463459                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1400                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       192118                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads         6824                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                317864                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 156245                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               159512                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            9841787                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           204551                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              2254995                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             1109689                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts            269328                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  1621                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   19                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1400                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        230215                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect        74716                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              304931                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              8679305                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              2057547                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           237291                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                         7002                       # number of nop insts executed
system.cpu5.iew.exec_refs                     3032912                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                 1855314                       # Number of branches executed
system.cpu5.iew.exec_stores                    975365                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.509315                       # Inst execution rate
system.cpu5.iew.wb_sent                       8544636                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      8513182                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  4479423                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  6427088                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.499567                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.696960                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts        2252059                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         284994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           297876                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     16596140                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.457330                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.167487                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     13014088     78.42%     78.42% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1      2045982     12.33%     90.74% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       554119      3.34%     94.08% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       227678      1.37%     95.46% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4       353290      2.13%     97.58% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       220702      1.33%     98.91% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6        83147      0.50%     99.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        39970      0.24%     99.66% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        57164      0.34%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     16596140                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             7171105                       # Number of instructions committed
system.cpu5.commit.committedOps               7589908                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       2709107                       # Number of memory references committed
system.cpu5.commit.loads                      1791536                       # Number of loads committed
system.cpu5.commit.membars                      91142                       # Number of memory barriers committed
system.cpu5.commit.branches                   1651311                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  6175747                       # Number of committed integer instructions.
system.cpu5.commit.function_calls               81566                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         4875201     64.23%     64.23% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           5600      0.07%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.31% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        1791536     23.60%     87.91% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite        917571     12.09%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          7589908                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                57164                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                    26128223                       # The number of ROB reads
system.cpu5.rob.rob_writes                   20133017                       # The number of ROB writes
system.cpu5.timesIdled                            151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       44632                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    7164800                       # Number of Instructions Simulated
system.cpu5.committedOps                      7583603                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              2.378452                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        2.378452                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.420442                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.420442                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                 8843205                       # number of integer regfile reads
system.cpu5.int_regfile_writes                4625146                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 32262246                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 5110619                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                4368226                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                691315                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements            12457                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          439.902232                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1960212                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            12907                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           151.872007                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   439.902232                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.859184                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.859184                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          5005232                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         5005232                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      1170157                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1170157                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       682203                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        682203                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        80182                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        80182                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4852                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4852                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      1852360                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1852360                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      1852360                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1852360                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       184819                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       184819                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        60624                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        60624                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data       156305                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       156305                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        40309                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        40309                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       245443                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        245443                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       245443                       # number of overall misses
system.cpu5.dcache.overall_misses::total       245443                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   4588228025                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4588228025                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   2063682103                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2063682103                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data   4934490716                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   4934490716                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data    750197658                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    750197658                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data    121820505                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    121820505                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   6651910128                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6651910128                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   6651910128                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6651910128                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1354976                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1354976                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       742827                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       742827                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       236487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       236487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        45161                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        45161                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      2097803                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2097803                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      2097803                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2097803                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.136400                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.136400                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.081613                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.081613                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.660945                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.660945                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.892562                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.892562                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.117000                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.117000                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.117000                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.117000                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 24825.521321                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 24825.521321                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 34040.678659                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 34040.678659                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 31569.628073                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 31569.628073                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 18611.170161                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 18611.170161                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 27101.649377                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 27101.649377                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 27101.649377                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 27101.649377                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           71                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     3.095238                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    17.750000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2539                       # number of writebacks
system.cpu5.dcache.writebacks::total             2539                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data        81859                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        81859                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data        30184                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        30184                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data        31971                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        31971                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       112043                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       112043                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       112043                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       112043                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       102960                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       102960                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        30440                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        30440                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data       124334                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       124334                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data        40309                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        40309                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       133400                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       133400                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       133400                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       133400                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   1969755140                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1969755140                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   1152251750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1152251750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data   3642147665                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   3642147665                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data    651359342                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    651359342                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data    104169995                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    104169995                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   3122006890                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3122006890                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   3122006890                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3122006890                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.075987                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.075987                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.040979                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.040979                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.525754                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.525754                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.892562                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.892562                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.063590                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.063590                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.063590                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.063590                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 19131.265929                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 19131.265929                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 37853.211235                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 37853.211235                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 29293.255787                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29293.255787                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 16159.154085                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 16159.154085                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 23403.350000                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 23403.350000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 23403.350000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 23403.350000                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1382                       # number of replacements
system.cpu5.icache.tags.tagsinuse          398.321129                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2114158                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1785                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1184.402241                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   398.321129                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.777971                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.777971                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4233861                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4233861                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      2114158                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2114158                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      2114158                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2114158                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      2114158                       # number of overall hits
system.cpu5.icache.overall_hits::total        2114158                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         1880                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1880                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         1880                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1880                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         1880                       # number of overall misses
system.cpu5.icache.overall_misses::total         1880                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst     31753980                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     31753980                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst     31753980                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     31753980                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst     31753980                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     31753980                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      2116038                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2116038                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      2116038                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2116038                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      2116038                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2116038                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000888                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000888                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000888                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000888                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000888                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000888                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16890.414894                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16890.414894                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16890.414894                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16890.414894                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16890.414894                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16890.414894                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           95                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           95                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           95                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         1785                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1785                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         1785                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1785                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         1785                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1785                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     25310515                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     25310515                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     25310515                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     25310515                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     25310515                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     25310515                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000844                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000844                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000844                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000844                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000844                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000844                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 14179.560224                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14179.560224                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 14179.560224                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14179.560224                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 14179.560224                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14179.560224                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                3660380                       # Number of BP lookups
system.cpu6.branchPred.condPredicted          2548378                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           273642                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups             2614500                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                2336182                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            89.354829                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                 414146                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect            100569                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                        17040943                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles           2275013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                      17257653                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                    3660380                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches           2750328                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     14469804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 584289                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles         2476                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles          927                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                  2038465                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                45885                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          17040365                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.086070                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.323498                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                 9716715     57.02%     57.02% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                  677681      3.98%     61.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                 2108553     12.37%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                 4537416     26.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            17040365                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.214799                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.012717                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                 1767383                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              9729994                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                  4907046                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               342124                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                291342                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved              325255                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                  979                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts              13492516                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 1434                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                291342                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                 2130000                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 226706                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       9336480                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                  4880776                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               172585                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts              12730018                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  5224                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.SQFullEvents                    62                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands           14480305                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             58587303                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups        14029212                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps             11343172                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                 3137133                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts            249198                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts        248461                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                   873755                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             3108232                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            1532036                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads          1034178                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores          937718                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                  11674247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             359267                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                 11203035                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued            23260                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        2050014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined      4286058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved         92077                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     17040365                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.657441                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.063002                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           11449840     67.19%     67.19% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            2074237     12.17%     79.36% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2            1420066      8.33%     87.70% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3            2096222     12.30%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       17040365                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu              6808800     60.78%     60.78% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                6321      0.06%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.83% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             2960556     26.43%     87.26% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            1427358     12.74%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total              11203035                       # Type of FU issued
system.cpu6.iq.rate                          0.657419                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          39469695                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes         14084294                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses     10834002                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses              11203035                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads          878735                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       423719                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1197                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       178235                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads         6020                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                291342                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 152203                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               148384                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts           12041831                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           178112                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              3108232                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             1532036                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts            244980                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  1405                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    8                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1197                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        212402                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect        66366                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              278768                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts             10984765                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              2922986                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           218270                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                         8317                       # number of nop insts executed
system.cpu6.iew.exec_refs                     4333671                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                 2288933                       # Number of branches executed
system.cpu6.iew.exec_stores                   1410685                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.644610                       # Inst execution rate
system.cpu6.iew.wb_sent                      10863160                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                     10834002                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  5956920                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  8182089                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.635763                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.728044                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts        2050850                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         267190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           272840                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     16634478                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.600630                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.351873                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     12246228     73.62%     73.62% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1      2377380     14.29%     87.91% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       645206      3.88%     91.79% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       248106      1.49%     93.28% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4       415747      2.50%     95.78% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       490194      2.95%     98.73% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6        88853      0.53%     99.26% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        50139      0.30%     99.56% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        72625      0.44%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     16634478                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             9518773                       # Number of instructions committed
system.cpu6.commit.committedOps               9991159                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       4038314                       # Number of memory references committed
system.cpu6.commit.loads                      2684513                       # Number of loads committed
system.cpu6.commit.membars                      88858                       # Number of memory barriers committed
system.cpu6.commit.branches                   2104776                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  8137004                       # Number of committed integer instructions.
system.cpu6.commit.function_calls               90795                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         5946540     59.52%     59.52% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           6305      0.06%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        2684513     26.87%     86.45% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       1353801     13.55%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          9991159                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                72625                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                    28368965                       # The number of ROB reads
system.cpu6.rob.rob_writes                   24493708                       # The number of ROB writes
system.cpu6.timesIdled                            143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       44819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    9511114                       # Number of Instructions Simulated
system.cpu6.committedOps                      9983500                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              1.791687                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        1.791687                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.558133                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.558133                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                11612242                       # number of integer regfile reads
system.cpu6.int_regfile_writes                5611253                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 41774176                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 6495141                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                5654045                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                623006                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements            13309                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          451.350136                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2731893                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            13765                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           198.466618                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   451.350136                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.881543                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.881543                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          6781863                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         6781863                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1639105                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1639105                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      1128672                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1128672                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        77405                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        77405                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         7505                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7505                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      2767777                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2767777                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      2767777                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2767777                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       182744                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       182744                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        64555                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        64555                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data       137723                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       137723                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        40003                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        40003                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       247299                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        247299                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       247299                       # number of overall misses
system.cpu6.dcache.overall_misses::total       247299                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   4593366842                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4593366842                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   2250319949                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2250319949                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data   4320106974                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   4320106974                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data    785281210                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    785281210                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data    110322015                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    110322015                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   6843686791                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   6843686791                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   6843686791                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   6843686791                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1821849                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1821849                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      1193227                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1193227                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       215128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       215128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        47508                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        47508                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      3015076                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      3015076                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      3015076                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      3015076                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.100307                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.100307                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.054101                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.054101                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.640191                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.640191                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.842027                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.842027                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.082021                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.082021                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.082021                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.082021                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 25135.527525                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 25135.527525                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 34858.956688                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 34858.956688                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 31368.086478                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 31368.086478                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 19630.557958                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 19630.557958                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 27673.734188                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 27673.734188                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 27673.734188                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 27673.734188                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     4.863636                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3040                       # number of writebacks
system.cpu6.dcache.writebacks::total             3040                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data        84154                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        84154                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data        32163                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total        32163                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data        28945                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        28945                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       116317                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       116317                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       116317                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       116317                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        98590                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        98590                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        32392                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        32392                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data       108778                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       108778                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data        40003                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        40003                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       130982                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       130982                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       130982                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       130982                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   1891728753                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1891728753                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   1252855390                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1252855390                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data   3129003007                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   3129003007                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data    686470290                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    686470290                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data     93968985                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     93968985                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   3144584143                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3144584143                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   3144584143                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3144584143                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.054115                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.054115                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.027147                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.027147                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.505643                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.505643                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.842027                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.842027                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.043442                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.043442                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.043442                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.043442                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 19187.836018                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 19187.836018                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 38677.926340                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 38677.926340                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 28765.035274                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28765.035274                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 17160.470215                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17160.470215                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 24007.757883                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 24007.757883                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 24007.757883                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 24007.757883                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             1006                       # number of replacements
system.cpu6.icache.tags.tagsinuse          403.002406                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            2036984                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1414                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1440.582744                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   403.002406                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.787114                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.787114                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          4078344                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         4078344                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      2036984                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        2036984                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      2036984                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         2036984                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      2036984                       # number of overall hits
system.cpu6.icache.overall_hits::total        2036984                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         1481                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1481                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         1481                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1481                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         1481                       # number of overall misses
system.cpu6.icache.overall_misses::total         1481                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     24023963                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     24023963                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     24023963                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     24023963                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     24023963                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     24023963                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      2038465                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      2038465                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      2038465                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      2038465                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      2038465                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      2038465                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000727                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000727                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000727                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000727                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000727                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000727                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 16221.446995                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16221.446995                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 16221.446995                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16221.446995                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 16221.446995                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16221.446995                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           67                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           67                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           67                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         1414                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1414                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         1414                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1414                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         1414                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1414                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     19168526                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     19168526                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     19168526                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     19168526                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     19168526                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     19168526                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000694                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000694                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000694                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000694                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 13556.241867                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13556.241867                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 13556.241867                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13556.241867                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 13556.241867                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13556.241867                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                3721209                       # Number of BP lookups
system.cpu7.branchPred.condPredicted          2689467                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           267405                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups             2727607                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                2469477                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            90.536393                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                 384966                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             93023                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                        17040749                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles           2140442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                      17483679                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                    3721209                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches           2854443                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     14610321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 572235                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles         2465                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles         1003                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  1909489                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                44856                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          17040349                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.089035                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.319951                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                 9681718     56.82%     56.82% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                  631391      3.71%     60.52% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                 2255569     13.24%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                 4471671     26.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            17040349                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.218371                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.025992                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                 1670860                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              9743203                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                  5002102                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               336311                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                285408                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved              300541                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                  847                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts              13663947                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 1286                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                285408                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                 2025901                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 212086                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       9368120                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                  4977151                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               169218                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts              12911681                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  3415                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands           14503556                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             59645852                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups        14313151                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps             11387142                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                 3116414                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts            248241                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts        247515                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                   863367                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             3366020                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            1662633                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads          1216428                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores         1128386                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                  11884049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             352518                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                 11413355                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            23560                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        2011453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined      4214350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved         92703                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     17040349                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.669784                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.072060                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           11384960     66.81%     66.81% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            2047362     12.01%     78.83% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            1458088      8.56%     87.38% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3            2149939     12.62%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       17040349                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              6626469     58.06%     58.06% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                5153      0.05%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.10% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             3223054     28.24%     86.34% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            1558679     13.66%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total              11413355                       # Type of FU issued
system.cpu7.iq.rate                          0.669768                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          39890619                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes         14248873                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses     11052620                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses              11413355                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1072950                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads       418002                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation         1294                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       168635                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads         6351                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                285408                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                 143779                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles               145128                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts           12244680                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts           184238                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              3366020                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             1662633                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts            244098                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  1085                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   15                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents          1294                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        205643                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect        67367                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              273010                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts             11201943                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              3186577                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           211412                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                         8113                       # number of nop insts executed
system.cpu7.iew.exec_refs                     4730548                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                 2348680                       # Number of branches executed
system.cpu7.iew.exec_stores                   1543971                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.657362                       # Inst execution rate
system.cpu7.iew.wb_sent                      11081752                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                     11052620                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  6069474                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  7855866                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.648599                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.772604                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts        2012049                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         259815                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           266696                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     16642149                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.614872                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.353221                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     12165857     73.10%     73.10% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1      2415006     14.51%     87.61% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       611790      3.68%     91.29% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       252317      1.52%     92.81% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4       465701      2.80%     95.60% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       563448      3.39%     98.99% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6        74116      0.45%     99.44% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        38804      0.23%     99.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        55110      0.33%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     16642149                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             9848399                       # Number of instructions committed
system.cpu7.commit.committedOps              10232785                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       4442016                       # Number of memory references committed
system.cpu7.commit.loads                      2948018                       # Number of loads committed
system.cpu7.commit.membars                      82893                       # Number of memory barriers committed
system.cpu7.commit.branches                   2167754                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  8283699                       # Number of committed integer instructions.
system.cpu7.commit.function_calls               76685                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         5785628     56.54%     56.54% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           5141      0.05%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.59% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        2948018     28.81%     85.40% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       1493998     14.60%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total         10232785                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                55110                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                    28594883                       # The number of ROB reads
system.cpu7.rob.rob_writes                   24892109                       # The number of ROB writes
system.cpu7.timesIdled                            138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       45013                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    9840728                       # Number of Instructions Simulated
system.cpu7.committedOps                     10225114                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              1.731655                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        1.731655                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.577482                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.577482                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                11996292                       # number of integer regfile reads
system.cpu7.int_regfile_writes                5534682                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 43215230                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 6634180                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                6001012                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                626951                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements            12046                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          432.646571                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            3012880                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            12482                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           241.377984                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   432.646571                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.845013                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.845013                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          7197136                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         7197136                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      1714661                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1714661                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      1272890                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1272890                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        73802                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        73802                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         3102                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         3102                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      2987551                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2987551                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      2987551                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2987551                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       179404                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       179404                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        62102                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        62102                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data       140435                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       140435                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        38610                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        38610                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       241506                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        241506                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       241506                       # number of overall misses
system.cpu7.dcache.overall_misses::total       241506                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   4503637616                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4503637616                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   2193297778                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2193297778                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data   4410229607                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   4410229607                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data    759734181                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    759734181                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data    115187526                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    115187526                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   6696935394                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   6696935394                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   6696935394                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   6696935394                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1894065                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1894065                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      1334992                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1334992                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       214237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       214237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        41712                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        41712                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      3229057                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      3229057                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      3229057                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      3229057                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.094719                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.094719                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.046519                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.046519                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.655512                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.655512                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.925633                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.925633                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.074791                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.074791                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.074791                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.074791                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 25103.328889                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 25103.328889                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 35317.667354                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 35317.667354                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 31404.063140                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 31404.063140                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 19677.134965                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 19677.134965                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 27729.892400                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 27729.892400                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 27729.892400                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 27729.892400                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     3.578947                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    12.600000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2082                       # number of writebacks
system.cpu7.dcache.writebacks::total             2082                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data        82164                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        82164                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        30724                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        30724                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data        28861                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        28861                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       112888                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       112888                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       112888                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       112888                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        97240                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        97240                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        31378                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        31378                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data       111574                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       111574                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data        38610                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        38610                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       128618                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       128618                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       128618                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       128618                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   1863660830                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1863660830                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   1244360521                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   1244360521                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data   3226516151                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   3226516151                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data    665103819                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    665103819                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data     98660474                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     98660474                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   3108021351                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3108021351                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   3108021351                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3108021351                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.051339                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.051339                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.023504                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.023504                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.520797                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.520797                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.925633                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.925633                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.039831                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.039831                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.039831                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.039831                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 19165.578260                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 19165.578260                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 39657.101186                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 39657.101186                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 28918.172253                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28918.172253                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 17226.206138                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17226.206138                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 24164.746389                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 24164.746389                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 24164.746389                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 24164.746389                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             1196                       # number of replacements
system.cpu7.icache.tags.tagsinuse          397.867170                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1907819                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1599                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1193.132583                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   397.867170                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.777084                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.777084                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          3820579                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         3820579                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      1907819                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1907819                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      1907819                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1907819                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      1907819                       # number of overall hits
system.cpu7.icache.overall_hits::total        1907819                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         1670                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1670                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         1670                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1670                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         1670                       # number of overall misses
system.cpu7.icache.overall_misses::total         1670                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     26956490                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     26956490                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     26956490                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     26956490                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     26956490                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     26956490                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      1909489                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1909489                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      1909489                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1909489                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      1909489                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1909489                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000875                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000875                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000875                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000875                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000875                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000875                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 16141.610778                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16141.610778                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 16141.610778                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16141.610778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 16141.610778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16141.610778                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           69                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           69                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           69                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         1601                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1601                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         1601                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1601                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         1601                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1601                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     21507007                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     21507007                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     21507007                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     21507007                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     21507007                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     21507007                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000838                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000838                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000838                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000838                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 13433.483448                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13433.483448                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 13433.483448                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13433.483448                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 13433.483448                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13433.483448                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups                4199704                       # Number of BP lookups
system.cpu8.branchPred.condPredicted          3537541                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect           171233                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups             3564442                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits                3428797                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            96.194496                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                 249297                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect             56907                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                        17038067                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles           1365829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                      20181291                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                    4199704                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches           3678094                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                     15487318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                 365951                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu8.fetch.PendingTrapStallCycles          553                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                  1213560                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes                30141                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples          17036686                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             1.225851                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.297818                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                 8222166     48.26%     48.26% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                 1380799      8.10%     56.37% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                 2797529     16.42%     72.79% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                 4636192     27.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total            17036686                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.246489                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       1.184482                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                 1903957                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles              8768085                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                  4275590                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles              1906598                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles                182446                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved              185277                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                  610                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts              17735365                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                 1022                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles                182446                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                 2973296                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                 176059                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles       5955037                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                  5107987                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles              2641851                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts              17251010                       # Number of instructions processed by rename
system.cpu8.rename.IQFullEvents               1690340                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.SQFullEvents                    16                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands           18168217                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups             81387546                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups        19981476                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps             16108588                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                 2059629                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts            161548                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts        161216                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                  4255083                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads             5823846                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores            2913566                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads          2632616                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores         2582584                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                  16599334                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded             226059                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                 16234229                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued            49201                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined        1340773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined      2902366                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved         62368                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     17036686                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.952898                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.902607                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0            7149243     41.96%     41.96% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1            3751427     22.02%     63.98% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2            5925246     34.78%     98.76% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3             210770      1.24%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total       17036686                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                 273920      2.77%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     1      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%      2.77% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead               7820584     78.96%     81.73% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite              1809659     18.27%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu              7683666     47.33%     47.33% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult                2821      0.02%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.35% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead             5717300     35.22%     82.56% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite            2830442     17.44%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total              16234229                       # Type of FU issued
system.cpu8.iq.rate                          0.952821                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                    9904164                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.610079                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads          59458509                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes         18166751                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     16015410                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses              26138393                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads         2546805                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads       273774                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation          587                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores       117610                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads         5200                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles                182446                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                 130532                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles                93566                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts           16829693                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts           105724                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts              5823846                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts             2913566                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts            158195                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                   669                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                   14                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents           587                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect        130841                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect        46306                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts              177147                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts             16088028                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts              5686458                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts           146201                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                         4300                       # number of nop insts executed
system.cpu8.iew.exec_refs                     8509154                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                 3309155                       # Number of branches executed
system.cpu8.iew.exec_stores                   2822696                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.944240                       # Inst execution rate
system.cpu8.iew.wb_sent                      16033644                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                     16015410                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                  9243862                       # num instructions producing a value
system.cpu8.iew.wb_consumers                 10172691                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.939978                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.908694                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts        1341496                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls         163691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts           170704                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     16775677                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.923266                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     1.301587                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0      8469885     50.49%     50.49% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1      5156878     30.74%     81.23% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2      1160117      6.92%     88.14% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3       126968      0.76%     88.90% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4      1781442     10.62%     99.52% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5        27385      0.16%     99.68% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6        22495      0.13%     99.82% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7        11329      0.07%     99.89% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8        19178      0.11%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     16775677                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts            15283259                       # Number of instructions committed
system.cpu8.commit.committedOps              15488406                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                       8346028                       # Number of memory references committed
system.cpu8.commit.loads                      5550072                       # Number of loads committed
system.cpu8.commit.membars                      50634                       # Number of memory barriers committed
system.cpu8.commit.branches                   3190269                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                 12423634                       # Number of committed integer instructions.
system.cpu8.commit.function_calls               41934                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu         7139656     46.10%     46.10% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult           2722      0.02%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.11% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead        5550072     35.83%     81.95% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       2795956     18.05%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total         15488406                       # Class of committed instruction
system.cpu8.commit.bw_lim_events                19178                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                    33440645                       # The number of ROB reads
system.cpu8.rob.rob_writes                   33924619                       # The number of ROB writes
system.cpu8.timesIdled                            156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       45197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                   15279473                       # Number of Instructions Simulated
system.cpu8.committedOps                     15484620                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              1.115095                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        1.115095                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.896784                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.896784                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                18442557                       # number of integer regfile reads
system.cpu8.int_regfile_writes                7043594                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                 65424312                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                 9582381                       # number of cc regfile writes
system.cpu8.misc_regfile_reads                9525265                       # number of misc regfile reads
system.cpu8.misc_regfile_writes                406126                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements             2774                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          382.565224                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs            3763283                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs             3178                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs          1184.167086                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   382.565224                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.747198                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.747198                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses         11853423                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses        11853423                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data      2880222                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        2880222                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data      2660300                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       2660300                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data        40244                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total        40244                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data         1808                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total         1808                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data      5540522                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total         5540522                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data      5540522                       # number of overall hits
system.cpu8.dcache.overall_hits::total        5540522                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data       120289                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       120289                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data        33385                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total        33385                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data        94603                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        94603                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data        21944                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        21944                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data       153674                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total        153674                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data       153674                       # number of overall misses
system.cpu8.dcache.overall_misses::total       153674                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data   3120936030                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total   3120936030                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data   1187582372                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total   1187582372                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data   2937463860                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   2937463860                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data    409518803                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    409518803                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data     76261514                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     76261514                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data   4308518402                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total   4308518402                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data   4308518402                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total   4308518402                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data      3000511                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      3000511                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data      2693685                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      2693685                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data       134847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       134847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data        23752                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total        23752                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data      5694196                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total      5694196                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data      5694196                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total      5694196                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.040090                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.040090                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.012394                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.012394                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.701558                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.701558                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.923880                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.923880                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.026988                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.026988                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.026988                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.026988                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 25945.315282                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 25945.315282                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 35572.334042                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 35572.334042                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 31050.430325                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 31050.430325                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 18661.994304                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 18661.994304                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 28036.742728                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 28036.742728                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 28036.742728                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 28036.742728                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     5.333333                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks          469                       # number of writebacks
system.cpu8.dcache.writebacks::total              469                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data        60672                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total        60672                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data        16229                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total        16229                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data        17202                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        17202                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data        76901                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total        76901                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data        76901                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total        76901                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data        59617                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total        59617                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data        17156                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        17156                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data        77401                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        77401                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data        21944                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        21944                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data        76773                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total        76773                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data        76773                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total        76773                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data   1124413538                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total   1124413538                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data    728618590                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total    728618590                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data   2230714780                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total   2230714780                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data    357309197                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    357309197                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data     65105486                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     65105486                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data   1853032128                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total   1853032128                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data   1853032128                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total   1853032128                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.019869                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.019869                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.006369                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.006369                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.573991                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.573991                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.923880                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.923880                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.013483                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.013483                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.013483                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.013483                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 18860.619253                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 18860.619253                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 42470.190604                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 42470.190604                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 28820.232038                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28820.232038                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 16282.774198                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 16282.774198                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 24136.507991                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 24136.507991                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 24136.507991                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 24136.507991                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements              972                       # number of replacements
system.cpu8.icache.tags.tagsinuse          394.535197                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs            1212113                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             1374                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs           882.178311                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   394.535197                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.770577                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.770577                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses          2428495                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses         2428495                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst      1212113                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total        1212113                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst      1212113                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total         1212113                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst      1212113                       # number of overall hits
system.cpu8.icache.overall_hits::total        1212113                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         1447                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         1447                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         1447                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          1447                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         1447                       # number of overall misses
system.cpu8.icache.overall_misses::total         1447                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     25526490                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     25526490                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     25526490                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     25526490                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     25526490                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     25526490                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst      1213560                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total      1213560                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst      1213560                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total      1213560                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst      1213560                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total      1213560                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.001192                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.001192                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.001192                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.001192                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.001192                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.001192                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 17640.974430                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 17640.974430                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 17640.974430                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 17640.974430                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 17640.974430                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 17640.974430                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst           72                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst           72                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst           72                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         1375                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         1375                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         1375                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         1375                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         1375                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         1375                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     20643008                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     20643008                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     20643008                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     20643008                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     20643008                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     20643008                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.001133                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.001133                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.001133                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.001133                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.001133                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.001133                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 15013.096727                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 15013.096727                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 15013.096727                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 15013.096727                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 15013.096727                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 15013.096727                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                      4591                       # number of replacements
system.l2.tags.tagsinuse                  2224.149699                       # Cycle average of tags in use
system.l2.tags.total_refs                       57868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.283424                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1024.040432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       328.622010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        80.013993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        45.481716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        28.318748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        68.876741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        47.331330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        34.822365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        37.363959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        88.617214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        56.523692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        64.526936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        64.712656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        17.780828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        51.591086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        30.023401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        45.938912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst        72.630638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data        36.933042                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.015626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.005014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.001108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.000564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.033938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.036545                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    253676                       # Number of tag accesses
system.l2.tags.data_accesses                   253676                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  72                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                1287                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 882                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                1362                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                2155                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                1436                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                2989                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                1252                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                4238                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                1717                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                7003                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                1380                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                9007                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                1566                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                7747                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                1294                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data                2407                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   47836                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11860                       # number of Writeback hits
system.l2.Writeback_hits::total                 11860                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data               25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu8.data               12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  124                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data                35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   139                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   80                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 1287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  910                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 1362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 2159                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 1436                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 2989                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 1252                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 4243                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 1717                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                 7038                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 1380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 9026                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 1566                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 7784                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 1294                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                 2410                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47975                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  42                       # number of overall hits
system.l2.overall_hits::cpu0.data                  80                       # number of overall hits
system.l2.overall_hits::cpu1.inst                1287                       # number of overall hits
system.l2.overall_hits::cpu1.data                 910                       # number of overall hits
system.l2.overall_hits::cpu2.inst                1362                       # number of overall hits
system.l2.overall_hits::cpu2.data                2159                       # number of overall hits
system.l2.overall_hits::cpu3.inst                1436                       # number of overall hits
system.l2.overall_hits::cpu3.data                2989                       # number of overall hits
system.l2.overall_hits::cpu4.inst                1252                       # number of overall hits
system.l2.overall_hits::cpu4.data                4243                       # number of overall hits
system.l2.overall_hits::cpu5.inst                1717                       # number of overall hits
system.l2.overall_hits::cpu5.data                7038                       # number of overall hits
system.l2.overall_hits::cpu6.inst                1380                       # number of overall hits
system.l2.overall_hits::cpu6.data                9026                       # number of overall hits
system.l2.overall_hits::cpu7.inst                1566                       # number of overall hits
system.l2.overall_hits::cpu7.data                7784                       # number of overall hits
system.l2.overall_hits::cpu8.inst                1294                       # number of overall hits
system.l2.overall_hits::cpu8.data                2410                       # number of overall hits
system.l2.overall_hits::total                   47975                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               359                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               114                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               336                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               127                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               521                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                81                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data               523                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data               960                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                68                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data              1014                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                34                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data               747                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                33                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data               493                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst                80                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data               251                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5943                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           7030                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          11152                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          12913                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          17511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          17817                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          19460                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          19392                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data          10869                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             116145                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         3635                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         5321                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         6753                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         9020                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data         9807                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data        10494                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data        10199                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data         5437                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            60666                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             129                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data              68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1847                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                359                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1065                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                421                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                127                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                612                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                627                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               1089                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               1141                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                901                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                618                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                 80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data                319                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7790                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               359                       # number of overall misses
system.l2.overall_misses::cpu0.data              1065                       # number of overall misses
system.l2.overall_misses::cpu1.inst               114                       # number of overall misses
system.l2.overall_misses::cpu1.data               421                       # number of overall misses
system.l2.overall_misses::cpu2.inst               127                       # number of overall misses
system.l2.overall_misses::cpu2.data               612                       # number of overall misses
system.l2.overall_misses::cpu3.inst                81                       # number of overall misses
system.l2.overall_misses::cpu3.data               627                       # number of overall misses
system.l2.overall_misses::cpu4.inst               101                       # number of overall misses
system.l2.overall_misses::cpu4.data              1089                       # number of overall misses
system.l2.overall_misses::cpu5.inst                68                       # number of overall misses
system.l2.overall_misses::cpu5.data              1141                       # number of overall misses
system.l2.overall_misses::cpu6.inst                34                       # number of overall misses
system.l2.overall_misses::cpu6.data               901                       # number of overall misses
system.l2.overall_misses::cpu7.inst                33                       # number of overall misses
system.l2.overall_misses::cpu7.data               618                       # number of overall misses
system.l2.overall_misses::cpu8.inst                80                       # number of overall misses
system.l2.overall_misses::cpu8.data               319                       # number of overall misses
system.l2.overall_misses::total                  7790                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     19190500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      5752000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data     17764000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      6451500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data     27615500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      3945500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data     27713500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      5272500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data     50855000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      3581500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data     53784000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1753500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data     39629000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      1743500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data     26116500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      4217000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data     13287500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       314148500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       105500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       106500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data       107500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       425500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu6.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       106000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     51152500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      4876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      5266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data      5698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data      6969000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data      6839000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data      8369000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data      6688500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data      3656500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      99514500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     19190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     56628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      5752000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     22640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      6451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     32881500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      3945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     33411500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      5272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     57824000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      3581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     60623000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     47998000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      1743500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     32805000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      4217000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data     16944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        413663000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     19190500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     56628500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      5752000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     22640000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      6451500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     32881500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      3945500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     33411500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      5272500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     57824000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      3581500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     60623000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1753500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     47998000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      1743500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     32805000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      4217000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data     16944000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       413663000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             173                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            1218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data            2676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data            3512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            1353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data            5198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            1785                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data            8017                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            1414                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data            9754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            1599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data            8240                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            1374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data            2658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               53779                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11860                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11860                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         7038                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        11164                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        12925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        17538                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        17842                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        19474                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        19404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data        10881                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           116269                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3637                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         5321                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         6753                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         9021                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data         9808                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data        10495                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data        10199                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data         5437                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          60671                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data            71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1986                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              401                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1401                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             1331                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1489                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             2771                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1517                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             3616                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             1353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             5332                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             1785                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data             8179                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             1414                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             9927                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             1599                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             8402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             1374                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data             2729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55765                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             401                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1401                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            1331                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1489                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            2771                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1517                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            3616                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            1353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            5332                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            1785                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data            8179                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            1414                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            9927                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            1599                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            8402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            1374                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data            2729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55765                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.895262                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.583815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.081370                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.275862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.085292                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.194694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.053395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.148918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.074649                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.184686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.038095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.126481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.024045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.076584                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.020638                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.059830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.058224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.094432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.110508                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.998863                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.998925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999072                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.998460                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.998599                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.999281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999382                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data     0.998897                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998934                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999450                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.999889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.999898                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.999905                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999918                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.752212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.957895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.962687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.783951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.890173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.771605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.957746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930010                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.895262                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.930131                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.081370                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.316304                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.085292                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.220859                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.053395                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.173396                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.074649                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.204239                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.038095                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.139504                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.024045                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.090763                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.020638                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.073554                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.058224                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.116893                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139693                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.895262                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.930131                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.081370                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.316304                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.085292                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.220859                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.053395                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.173396                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.074649                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.204239                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.038095                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.139504                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.024045                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.090763                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.020638                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.073554                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.058224                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.116893                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139693                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53455.431755                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54217.821782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50456.140351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52869.047619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 50799.212598                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53004.798464                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 48709.876543                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52989.483748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 52202.970297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52973.958333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 52669.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 53041.420118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 51573.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 53050.870147                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 52833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 52974.645030                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 52712.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 52938.247012                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52860.255763                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     7.539118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data     9.460187                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data     8.247503                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data     3.026669                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data     5.524152                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     3.663524                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data     5.404303                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu6.data     5.050505                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     1.747272                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53062.759336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 57364.705882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 57868.131868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 54788.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 54023.255814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53850.393701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 54344.155844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data        53508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 53772.058824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53878.992962                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53455.431755                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53172.300469                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50456.140351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53776.722090                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 50799.212598                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53727.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 48709.876543                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53287.878788                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 52202.970297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53098.255280                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 52669.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 53131.463628                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 51573.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 53271.920089                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 52833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 53082.524272                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 52712.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 53115.987461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53101.797176                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53455.431755                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53172.300469                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50456.140351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53776.722090                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 50799.212598                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53727.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 48709.876543                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53287.878788                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 52202.970297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53098.255280                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 52669.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 53131.463628                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 51573.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 53271.920089                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 52833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 53082.524272                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 52712.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 53115.987461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53101.797176                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 34                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  193                       # number of writebacks
system.l2.writebacks::total                       193                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             68                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                230                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 230                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                230                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          332                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          519                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data          522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           89                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data          959                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           65                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data         1014                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data          745                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data          491                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst           75                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data          250                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5713                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data         7030                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        11152                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        12913                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        17511                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data        17817                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data        19460                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data        19392                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data        10869                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        116145                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         3635                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data         5321                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data         6753                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data         9020                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data         9807                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data        10494                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data        10199                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data         5437                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        60666                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1847                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          1088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          1141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst            75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data           318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         1088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         1141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data          318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7560                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14695000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3896500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1881000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data     13460500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      2862500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data     21037500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      1500000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data     21161000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3647500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data     38873000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      2695000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data     41138000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       734000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data     30214500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      1290000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data     19917500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      3043000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data     10140000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    232186500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    286470955                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data    454168025                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data    525873401                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data    712596661                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data    724920604                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data    791518403                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data    788939952                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data    443163188                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4727695189                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    147356760                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    215698687                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    273776070                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    365594482                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data    397526398                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data    425308964                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data    413376932                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data    220400176                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2459038469                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     39111500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      3828000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      4144500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data      4415000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data      5365500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data      5259000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data      6453500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data      5134000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data      2813000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     76524000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     43008000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1881000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     17288500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      2862500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     25182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      1500000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     25576000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     44238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      2695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     46397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       734000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     36668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      1290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     25051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      3043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data     12953000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    308710500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     43008000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1881000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     17288500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      2862500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     25182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      1500000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     25576000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     44238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      2695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     46397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       734000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     36668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      1290000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     25051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      3043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data     12953000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    308710500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.892768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.531792                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.032834                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.272578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.047011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.193946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.024390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.148633                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.065780                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.184494                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.036415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.126481                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.012730                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.076379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.019387                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.059587                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.054585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.094056                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.106231                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.998863                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.998925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999072                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.998460                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.998599                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.999281                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999382                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data     0.998897                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998934                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999450                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.999889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.999898                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.999905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999918                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.752212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.957895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.962687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.783951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.890173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.771605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.957746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930010                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.892768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.922271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.032834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.313298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.047011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.220137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.024390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.173119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.065780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.204051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.036415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.139504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.012730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.090561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.019387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.073316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.054585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.116526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135569                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.892768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.922271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.032834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.313298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.047011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.220137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.024390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.173119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.065780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.204051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.036415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.139504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.012730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.090561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.019387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.073316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.054585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.116526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135569                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41047.486034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42353.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40891.304348                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40543.674699                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40892.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40534.682081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40540.540541                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40538.314176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40983.146067                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40534.932221                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 41461.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 40570.019724                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst 40777.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40556.375839                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 41612.903226                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40565.173116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40573.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data        40560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40641.781901                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40749.780228                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40725.253318                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40724.339890                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40694.229970                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40687.018241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40674.121429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40683.784653                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40773.133499                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40705.111619                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40538.310867                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40537.246194                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40541.399378                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40531.539024                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40534.964617                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40528.774919                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40531.123836                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40537.093250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40534.046566                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40572.095436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 45035.294118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 45543.956044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 42451.923077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 41593.023256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 41409.448819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 41905.844156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data        41072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data 41367.647059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41431.510558                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41047.486034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40891.304348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 41459.232614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40892.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 41281.967213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40540.540541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40856.230032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40983.146067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40660.386029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 41461.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 40663.453111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 40777.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 40787.541713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 41612.903226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 40668.019481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40573.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 40732.704403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40834.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41047.486034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40891.304348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 41459.232614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40892.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 41281.967213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40540.540541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40856.230032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40983.146067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40660.386029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 41461.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 40663.453111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 40777.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 40787.541713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 41612.903226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 40668.019481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40573.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 40732.704403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40834.722222                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5713                       # Transaction distribution
system.membus.trans_dist::ReadResp               5713                       # Transaction distribution
system.membus.trans_dist::Writeback               193                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           149850                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         209189                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          176814                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          200                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6952                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1844                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       556468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 556468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       496000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  496000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           187533                       # Total snoops (count)
system.membus.snoop_fanout::samples            372704                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372704    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372704                       # Request fanout histogram
system.membus.reqLayer0.occupancy           265235840                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          293304367                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1466991                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1463031                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         3960                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11860                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          149971                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        209194                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         359165                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        41120                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        41120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            77691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           77691                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       154624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       219769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       267781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       323746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       342291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         2828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       328689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         3200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       325019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         2749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side       200100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2189532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       107264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        89664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        94720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        95296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       206080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        97088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       286080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        86592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       453056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       685952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        90496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       829888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       102336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       670976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side        87936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side       204672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4328000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1712262                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1956831                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17               1956831    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1956831                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1008371547                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            601999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1741491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2136902                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         219354612                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2264393                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         304244912                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2300411                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        370155433                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2037474                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        431846214                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2680485                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        448560108                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            2.6                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2129474                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        415036575                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2403493                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        416231205                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            2.4                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          2065992                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        272280909                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
