// Seed: 1628299323
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3 = id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd63,
    parameter id_8 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  inout wire id_7;
  inout reg id_6;
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [id_4 : id_8] id_9;
  assign id_5 = id_1;
  always id_6 = -1;
  module_0 modCall_1 (
      id_9,
      id_7
  );
  wire id_10;
  wire id_11;
endmodule
