$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 # a [3:0] $end
  $var wire  4 $ b [3:0] $end
  $var wire  1 % in_c $end
  $var wire  1 & out_c $end
  $var wire  1 ' overflow $end
  $var wire  4 ) s [3:0] $end
  $var wire  1 ( zero $end
  $scope module add_sub $end
   $var wire  4 # a [3:0] $end
   $var wire  4 $ b [3:0] $end
   $var wire  1 % in_c $end
   $var wire  1 & out_c $end
   $var wire  1 ' overflow $end
   $var wire  4 ) s [3:0] $end
   $var wire  4 * t_no_Cin [3:0] $end
   $var wire  1 ( zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
b0000 $
0%
0&
0'
1(
b0000 )
b0000 *
#2
b0001 $
0(
b0001 )
b0001 *
#3
b0001 #
b0000 $
b0000 *
#4
b0001 $
b0010 )
b0001 *
#5
b0000 #
b0000 $
1%
1&
1(
b0000 )
b1111 *
#6
b0001 $
0&
0(
b1111 )
b1110 *
#7
b0001 #
b0000 $
1&
b0001 )
b1111 *
#8
b0001 $
1(
b0000 )
b1110 *
#9
