{
    "DESIGN_NAME": "driver_core",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v", 
	    "dir::../../verilog/rtl/async_reg.v",
	    "dir::../../verilog/rtl/dot_driver.v",
	    "dir::../../verilog/rtl/driver_sequencer.v",
	    "dir::../../verilog/rtl/driver_core.v",
	    "dir::../../verilog/rtl/HBrigeDriver.v",
	    "dir::../../verilog/rtl/impulse.v"],
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": ["clock",
    	    "clock_a"],
    "CLOCK_NET": ["clock",
	    "clock_a"],
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 950 650",
    "SDC_FILE":"dir::./base.sdc",
    "BASE_SDC_FILE":"dir::./base.sdc",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.40,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "DIODE_INSERTION_STRATEGY": 4,
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "FP_CORE_UTIL": 60,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4
    }
}
