#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../cmucal.h"

enum clk_id {
	OSCCLK_RCO_APM = FIXED_RATE_TYPE,
	CLK_DLL_DCO,
	OSCCLK_APM,
	CLK_RCO_APM,
	CLK_RCO_I3C_PMIC,
	OSCCLK_AUD,
	IOCLK_AUDIOCDCLK0,
	IOCLK_AUDIOCDCLK1,
	IOCLK_AUDIOCDCLK2,
	IOCLK_AUDIOCDCLK3,
	IOCLK_AUDIOCDCLK4,
	TICK_USB,
	IOCLK_AUDIOCDCLK5,
	IOCLK_AUDIOCDCLK6,
	CLKIO_AUD_DSIF,
	OSCCLK_BUSC,
	OSCCLK_RCO_CHUB,
	CLK_RCO_CHUB,
	RTCCLK_CHUB,
	OSCCLK_CMGP,
	OSCCLK_RCO_CMGP,
	CLK_RCO_CMGP,
	OSCCLK_CMU,
	OSCCLK_CORE,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL1,
	OSCCLK_CSIS,
	OSCCLK_DNC,
	OSCCLK_DNS,
	OSCCLK_DPU,
	OSCCLK_DSP,
	OSCCLK_DSP1,
	OSCCLK_G2D,
	OSCCLK_G3D,
	OSCCLK_HSI,
	OSCCLK_IPP,
	OSCCLK_ITP,
	OSCCLK_MCSC,
	OSCCLK_MFC,
	OSCCLK_MIF,
	OSCCLK_NPU,
	OSCCLK_NPU1,
	OSCCLK_PERI,
	OSCCLK_S2D,
	I_SCLK_S2D,
	OSCCLK_SSP,
	OSCCLK_TNR,
	OSCCLK_USB,
	OSCCLK_VRA,
	OSCCLK_RCO_VTS,
	CLK_RCO_VTS,
	end_of_fixed_rate,
	num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE) & MASK_OF_ID,

	CLKCMU_OTP = FIXED_FACTOR_TYPE,
	CLKCMU_USB_USBDP_DEBUG,
	CLK_MIF_BUSD,
	CLK_MIF_BUSD_S2D,
	end_of_fixed_factor,
	num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE) & MASK_OF_ID,

	PLL_AUD = PLL_TYPE,
	PLL_SHARED1,
	PLL_SHARED0,
	PLL_G3D,
	PLL_MMC,
	PLL_CPUCL0,
	PLL_CPUCL1,
	PLL_MIF,
	PLL_MIF_S2D,
	end_of_pll,
	num_of_pll = (end_of_pll - PLL_TYPE) & MASK_OF_ID,

	MUX_CLKCMU_CMGP_BUS = MUX_TYPE,
	MUX_CLK_APM_BUS,
	MUX_CLKCMU_VTS_BUS,
	MUX_CLKCMU_CHUB_BUS,
	MUX_CLK_APM_I3C_PMIC,
	MUX_CLK_APM_DBGCORE_UART,
	MUX_CLKCMU_AP2GNSS,
	MUX_CLK_AUD_UAIF3,
	MUX_CLK_AUD_UAIF2,
	MUX_CLK_AUD_UAIF1,
	MUX_CLK_AUD_UAIF0,
	MUX_CLK_AUD_CPU,
	MUX_CLK_AUD_FM,
	MUX_CLK_AUD_UAIF4,
	MUX_CLK_AUD_UAIF5,
	MUX_CLK_AUD_UAIF6,
	MUX_CLK_AUD_DSIF,
	MUX_BUSC_CMUREF,
	MUX_CLK_CHUB_BUS,
	MUX_CLK_CHUB_TIMER_FCLK,
	MUX_CLK_CHUB_USI0,
	MUX_CLK_CHUB_USI1,
	MUX_CLK_CHUB_USI2,
	MUX_CLK_CHUB_I2C,
	MUX_CLK_I2C_CMGP,
	MUX_CLK_USI_CMGP0,
	MUX_CLK_USI_CMGP1,
	MUX_CLK_USI_CMGP2,
	MUX_CLK_USI_CMGP3,
	MUX_CLK_CMGP_ADC,
	MUX_CLK_CMGP_BUS,
	MUX_CLK_I3C_CMGP,
	MUX_CLKCMU_MFC_MFC,
	MUX_CLKCMU_CORE_BUS,
	MUX_CLKCMU_G2D_G2D,
	MUX_CLKCMU_DSP_BUS,
	MUX_CLKCMU_CPUCL0_SWITCH,
	MUX_CLKCMU_MIF_SWITCH,
	MUX_CLKCMU_IPP_BUS,
	MUX_CLKCMU_ITP_BUS,
	MUX_CLKCMU_AUD_CPU,
	MUX_CLKCMU_G2D_MSCL,
	MUX_CLKCMU_HPM,
	MUX_CLKCMU_CPUCL0_DBG_BUS,
	MUX_CLKCMU_CIS_CLK0,
	MUX_CLKCMU_CIS_CLK1,
	MUX_CLKCMU_CIS_CLK2,
	MUX_CLKCMU_HSI_UFS_EMBD,
	MUX_CMU_CMUREF,
	MUX_CLKCMU_PERI_BUS,
	MUX_CLKCMU_NPU_BUS,
	MUX_CLKCMU_APM_BUS,
	MUX_CLKCMU_HSI_BUS,
	MUX_CLKCMU_MFC_WFD,
	MUX_CLKCMU_MIF_BUSP,
	MUX_CLKCMU_PERI_IP,
	MUX_CLKCMU_DPU_BUS,
	MUX_CLKCMU_CPUCL1_SWITCH,
	MUX_CLKCMU_USB_BUS,
	MUX_CLKCMU_TNR_BUS,
	MUX_CLKCMU_PERI_MMC_CARD,
	MUX_CLKCMU_CMU_BOOST,
	MUX_CLKCMU_CORE_CCI,
	MUX_CLKCMU_CORE_G3D,
	MUX_CLKCMU_CSIS_BUS,
	MUX_CLKCMU_DNC_BUS,
	MUX_CLKCMU_MCSC_BUS,
	MUX_CLKCMU_DNC_BUSM,
	MUX_CLKCMU_MCSC_GDC,
	MUX_CLKCMU_CSIS_OIS_MCU,
	MUX_CLKCMU_SSP_BUS,
	MUX_CLKCMU_USB_DPGTC,
	MUX_CLKCMU_USB_USB31DRD,
	MUX_CLKCMU_USB_USBDP_DEBUG,
	MUX_CLKCMU_DNS_BUS,
	MUX_CLKCMU_G3D_SWITCH,
	MUX_CLKCMU_HSI_MMC_EMBD,
	MUX_CLKCMU_VRA_BUS,
	MUX_CLKCMU_CORE_SSS,
	MUX_CLKCMU_BUSC_BUS,
	MUX_CLKCMU_VRA_CLAHE,
	MUX_CLKCMU_CIS_CLK3,
	MUX_CLKCMU_CIS_CLK4,
	MUX_CORE_CMUREF,
	MUX_CLK_CORE_GIC,
	MUX_CLK_CPUCL0_PLL,
	MUX_CPUCL0_CMUREF,
	MUX_CLK_CPUCL1_PLL,
	MUX_CPUCL1_CMUREF,
	MUX_CLK_G3D_BUSD,
	MUX_MIF_CMUREF,
	CLKMUX_MIF_DDRPHY2X,
	MUX_CLK_S2D_CORE,
	CLKCMU_MIF_DDRPHY2X_S2D,
	MUX_CLK_VTS_BUS,
	APM_CMU_APM_CLKOUT0,
	AUD_CMU_AUD_CLKOUT0,
	BUSC_CMU_BUSC_CLKOUT0,
	CHUB_CMU_CHUB_CLKOUT0,
	CMGP_CMU_CMGP_CLKOUT0,
	CMU_CMU_TOP_CLKOUT0,
	CMU_CMU_TOP_CLKOUT1,
	CORE_CMU_CORE_CLKOUT0,
	CPUCL0_CMU_CPUCL0_CLKOUT0,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT0,
	CPUCL1_CMU_CPUCL1_CLKOUT0,
	CSIS_CMU_CSIS_CLKOUT0,
	DNC_CMU_DNC_CLKOUT0,
	DNS_CMU_DNS_CLKOUT0,
	DPU_CMU_DPU_CLKOUT0,
	DSP_CMU_DSP_CLKOUT0,
	G2D_CMU_G2D_CLKOUT0,
	G3D_CMU_G3D_CLKOUT0,
	HSI_CMU_HSI_CLKOUT0,
	IPP_CMU_IPP_CLKOUT0,
	ITP_CMU_ITP_CLKOUT0,
	MCSC_CMU_MCSC_CLKOUT0,
	MFC_CMU_MFC_CLKOUT0,
	MIF_CMU_MIF_CLKOUT0,
	NPU_CMU_NPU_CLKOUT0,
	PERI_CMU_PERI_CLKOUT0,
	SSP_CMU_SSP_CLKOUT0,
	TNR_CMU_TNR_CLKOUT0,
	USB_CMU_USB_CLKOUT0,
	VRA_CMU_VRA_CLKOUT0,
	VTS_CMU_VTS_CLKOUT0,
	MUX_CLKCMU_APM_BUS_USER = ((MASK_OF_ID & VTS_CMU_VTS_CLKOUT0) | USER_MUX_TYPE) + 1,
	MUX_DLL_USER,
	MUX_CLKMUX_APM_RCO_USER,
	MUX_CLKCMU_AUD_CPU_USER,
	MUX_CLKCMU_BUSC_BUS_USER,
	MUX_CLK_CHUB_BUS_USER,
	MUX_CLKCMU_CHUB_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CORE_BUS_USER,
	MUX_CLKCMU_CORE_CCI_USER,
	MUX_CLKCMU_CORE_G3D_USER,
	MUX_CLKCMU_CORE_SSS_USER,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	MUX_CLKCMU_CPUCL0_DBG_BUS_USER,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	MUX_CLKCMU_CSIS_BUS_USER,
	MUX_CLKCMU_CSIS_OIS_MCU_USER,
	MUX_CLKCMU_DNC_BUS_USER,
	MUX_CLKCMU_DNC_BUSM_USER,
	MUX_CLKCMU_DNS_BUS_USER,
	MUX_CLKCMU_DPU_BUS_USER,
	MUX_CLKCMU_DSP_BUS_USER,
	MUX_CLKCMU_DSP1_BUS_USER,
	MUX_CLKCMU_G2D_G2D_USER,
	MUX_CLKCMU_G2D_MSCL_USER,
	MUX_CLKCMU_G3D_SWITCH_USER,
	MUX_CLKCMU_G3D_BUS_USER,
	MUX_CLKCMU_HSI_BUS_USER,
	MUX_CLKCMU_HSI_UFS_EMBD_USER,
	MUX_CLKCMU_HSI_MMC_EMBD_USER,
	MUX_CLKCMU_IPP_BUS_USER,
	MUX_CLKCMU_ITP_BUS_USER,
	MUX_CLKCMU_MCSC_BUS_USER,
	MUX_CLKCMU_MCSC_GDC_USER,
	MUX_CLKCMU_MFC_MFC_USER,
	MUX_CLKCMU_MFC_WFD_USER,
	MUX_CLKCMU_MIF_BUSP_USER,
	MUX_CLKCMU_NPU_BUS_USER,
	MUX_CLKCMU_NPU1_BUS_USER,
	MUX_CLKCMU_PERI_BUS_USER,
	MUX_CLKCMU_PERI_USI00_USI_USER,
	MUX_CLKCMU_PERI_USI01_USI_USER,
	MUX_CLKCMU_PERI_USI02_USI_USER,
	MUX_CLKCMU_PERI_USI03_USI_USER,
	MUX_CLKCMU_PERI_USI04_USI_USER,
	MUX_CLKCMU_PERI_USI05_USI_USER,
	MUX_CLKCMU_PERI_USI_I2C_USER,
	MUX_CLKCMU_PERI_UART_DBG,
	MUX_CLKCMU_PERI_SPI_OIS_USER,
	MUX_CLKCMU_PERI_MMC_CARD_USER,
	MUX_CLKCMU_SSP_BUS_USER,
	MUX_CLKCMU_TNR_BUS_USER,
	MUX_CLKCMU_USB_BUS_USER,
	MUX_CLKCMU_USB_USB31DRD_USER,
	MUX_CLKCMU_USB_USBDP_DEBUG_USER,
	MUX_CLKCMU_USB_DPGTC_USER,
	MUX_CLKCMU_VRA_BUS_USER,
	MUX_CLKCMU_VRA_CLAHE_USER,
	MUX_CLKCMU_VTS_BUS_USER,
	MUX_CLKCMU_VTS_RCO_USER,
	MUX_HCHGEN_CLK_AUD_CPU,
	end_of_mux,
	num_of_mux = (end_of_mux - MUX_TYPE) & MASK_OF_ID,

	CLKCMU_VTS_BUS = DIV_TYPE,
	DIV_CLK_APM_BUS,
	CLKCMU_CMGP_BUS,
	CLKCMU_CHUB_BUS,
	DIV_CLK_APM_I3C_PMIC,
	DIV_CLK_APM_DBGCORE_UART,
	DIV_CLK_AUD_PLL,
	DIV_CLK_AUD_AUDIF,
	DIV_CLK_AUD_CPU_PCLKDBG,
	DIV_CLK_AUD_FM_SPDY,
	DIV_CLK_AUD_UAIF0,
	DIV_CLK_AUD_UAIF1,
	DIV_CLK_AUD_UAIF2,
	DIV_CLK_AUD_UAIF3,
	DIV_CLK_AUD_CPU_ACLK,
	DIV_CLK_AUD_BUS,
	DIV_CLK_AUD_BUSP,
	DIV_CLK_AUD_CNT,
	DIV_CLK_AUD_UAIF4,
	DIV_CLK_AUD_DSIF,
	DIV_CLK_AUD_FM,
	DIV_CLK_AUD_UAIF5,
	DIV_CLK_AUD_UAIF6,
	DIV_CLK_AUD_SCLK,
	DIV_CLK_AUD_MCLK,
	DIV_CLK_BUSC_BUSP,
	DIV_CLK_CHUB_BUS,
	DIV_CLK_CHUB_USI0,
	DIV_CLK_CHUB_USI1,
	DIV_CLK_CHUB_USI2,
	DIV_CLK_CHUB_I2C,
	DIV_CLK_I2C_CMGP,
	DIV_CLK_USI_CMGP1,
	DIV_CLK_USI_CMGP0,
	DIV_CLK_USI_CMGP2,
	DIV_CLK_USI_CMGP3,
	DIV_CLK_CMGP_ADC,
	DIV_CLK_CMGP_BUS,
	DIV_CLK_I3C_CMGP,
	CLKCMU_APM_BUS,
	PLL_SHARED0_DIV2,
	CLKCMU_G3D_SWITCH,
	CLKCMU_PERI_BUS,
	CLKCMU_DPU_BUS,
	PLL_SHARED1_DIV2,
	PLL_SHARED0_DIV4,
	CLKCMU_MFC_MFC,
	CLKCMU_G2D_G2D,
	CLKCMU_DSP_BUS,
	CLKCMU_CORE_BUS,
	CLKCMU_CPUCL0_SWITCH,
	CLKCMU_IPP_BUS,
	CLKCMU_ITP_BUS,
	CLKCMU_AUD_CPU,
	CLKCMU_G2D_MSCL,
	CLKCMU_HPM,
	CLKCMU_CPUCL0_DBG_BUS,
	CLKCMU_CIS_CLK0,
	CLKCMU_CIS_CLK1,
	CLKCMU_CIS_CLK2,
	CLKCMU_HSI_UFS_EMBD,
	PLL_SHARED1_DIV4,
	CLKCMU_NPU_BUS,
	CLKCMU_MFC_WFD,
	CLKCMU_MIF_BUSP,
	CLKCMU_PERI_IP,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV3,
	CLKCMU_CPUCL1_SWITCH,
	CLKCMU_USB_BUS,
	CLKCMU_TNR_BUS,
	CLKCMU_CMU_BOOST,
	CLKCMU_CORE_CCI,
	CLKCMU_CORE_G3D,
	CLKCMU_CSIS_BUS,
	CLKCMU_DNC_BUS,
	CLKCMU_MCSC_BUS,
	CLKCMU_DNC_BUSM,
	CLKCMU_HSI_BUS,
	CLKCMU_PERI_MMC_CARD,
	CLKCMU_MCSC_GDC,
	CLKCMU_CSIS_OIS_MCU,
	CLKCMU_SSP_BUS,
	CLKCMU_USB_DPGTC,
	CLKCMU_USB_USB31DRD,
	CLKCMU_DNS_BUS,
	CLKCMU_HSI_MMC_EMBD,
	CLKCMU_VRA_BUS,
	CLKCMU_CORE_SSS,
	CLKCMU_BUSC_BUS,
	CLKCMU_VRA_CLAHE,
	CLKCMU_CIS_CLK3,
	CLKCMU_CIS_CLK4,
	DIV_CLK_CORE_BUSP,
	DIV_CLK_CPUCL0_CMUREF,
	DIV_CLK_CLUSTER0_ACLK,
	DIV_CLK_CLUSTER0_ATCLK,
	DIV_CLK_CLUSTER0_PCLKDBG,
	DIV_CLK_CLUSTER0_PERIPHCLK,
	DIV_CLK_CPUCL0_DBG_PCLKDBG,
	DIV_CLK_CPUCL0_PCLK,
	DIV_CLK_CPUCL1_CMUREF,
	DIV_CLK_CSIS_BUSP,
	DIV_CLK_DNC_BUSP,
	DIV_CLK_DNS_BUSP,
	DIV_CLK_DPU_BUSP,
	DIV_CLK_DSP_BUSP,
	DIV_CLK_DSP1_BUSP,
	DIV_CLK_G2D_BUSP,
	DIV_CLK_G3D_BUSP,
	DIV_CLK_IPP_BUSP,
	DIV_CLK_ITP_BUSP,
	DIV_CLK_MCSC_BUSP,
	DIV_CLK_MFC_BUSP,
	DIV_CLK_NPU_BUSP,
	DIV_CLK_NPU1_BUSP,
	DIV_CLK_PERI_USI00_USI,
	DIV_CLK_PERI_USI01_USI,
	DIV_CLK_PERI_USI02_USI,
	DIV_CLK_PERI_USI03_USI,
	DIV_CLK_PERI_USI04_USI,
	DIV_CLK_PERI_USI05_USI,
	DIV_CLK_PERI_USI_I2C,
	DIV_CLK_PERI_UART_DBG,
	DIV_CLK_PERI_SPI_OIS,
	DIV_CLK_SSP_BUSP,
	DIV_CLK_TNR_BUSP,
	DIV_CLK_VRA_BUSP,
	DIV_CLK_VTS_DMIC_IF,
	DIV_CLK_VTS_DMIC_IF_DIV2,
	DIV_CLK_VTS_BUS,
	DIV_CLK_VTS_DMIC_IF_PAD,
	DIV_CLK_CPUCL0_CPU = ((MASK_OF_ID & DIV_CLK_VTS_DMIC_IF_PAD) | CONST_DIV_TYPE) + 1,
	DIV_CLK_CPUCL1_CPU,
	DIV_CLK_DNC_BUS,
	DIV_CLK_DSP_BUS,
	DIV_CLK_G3D_BUSD,
	DIV_CLK_NPU_BUS,
	end_of_div,
	num_of_div = (end_of_div - DIV_TYPE) & MASK_OF_ID,

	GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK = GATE_TYPE,
	GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	GATE_CLKCMU_VTS_BUS,
	GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK,
	GATE_CLKCMU_CMGP_BUS,
	GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_DBGCORE_UART_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	GATE_CLKCMU_CHUB_BUS,
	GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_VTS_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
	GOUT_BLK_APM_UID_RFMSPEEDY_APM_IPCLKPORT_PCLK,
	AP2GNSS_CLK,
	GOUT_BLK_APM_UID_SYSREG_VGPIO2AP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_VGPIO2APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_DBGCORE_UART_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_APBIF_CHUB_RTC_IPCLKPORT_PCLK,
	CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS1_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
	GOUT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S2,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK,
	GOUT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
	CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_AD_APB_PDMA_IPCLKPORT_PCLKM,
	GOUT_BLK_BUSC_UID_AD_APB_PDMA_IPCLKPORT_PCLKS,
	GOUT_BLK_BUSC_UID_XIU_P_BUSC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_ACEL_D_USB_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_PDMA_BUSC_IPCLKPORT_ACLK_PDMA0,
	GOUT_BLK_BUSC_UID_SPDMA_BUSC_IPCLKPORT_ACLK_PDMA1,
	GOUT_BLK_BUSC_UID_SYSMMU_AXI_D_BUSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK,
	GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_VGEN_PDMA_IPCLKPORT_CLK,
	GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_P_BUSC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK,
	GOUT_BLK_BUSC_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_APBIF_GPIO_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK,
	GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
	GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK,
	GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
	GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK,
	GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
	GOUT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI1_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI2_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2CP_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2WLBT_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I3C_CMGP_IPCLKPORT_I_SCLK,
	GOUT_BLK_CMGP_UID_I3C_CMGP_IPCLKPORT_I_PCLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I3C_IPCLKPORT_CLK,
	GATE_CLKCMU_APM_BUS,
	CLKCMU_MIF_SWITCH,
	GATE_CLKCMU_MFC_MFC,
	GATE_CLKCMU_G2D_G2D,
	GATE_CLKCMU_HSI_BUS,
	GATE_CLKCMU_PERI_MMC_CARD,
	GATE_CLKCMU_DPU_BUS,
	GATE_CLKCMU_G3D_SWITCH,
	GATE_CLKCMU_DSP_BUS,
	GATE_CLKCMU_PERI_BUS,
	GATE_CLKCMU_CORE_BUS,
	GATE_CLKCMU_CPUCL0_SWITCH,
	GATE_CLKCMU_IPP_BUS,
	GATE_CLKCMU_ITP_BUS,
	GATE_CLKCMU_AUD_CPU,
	GATE_CLKCMU_G2D_MSCL,
	GATE_CLKCMU_HPM,
	GATE_CLKCMU_CPUCL0_DBG_BUS,
	GATE_CLKCMU_CIS_CLK0,
	GATE_CLKCMU_CIS_CLK1,
	GATE_CLKCMU_CIS_CLK2,
	GATE_CLKCMU_HSI_UFS_EMBD,
	GATE_CLKCMU_NPU_BUS,
	GATE_CLKCMU_MFC_WFD,
	GATE_CLKCMU_MIF_BUSP,
	GATE_CLKCMU_PERI_IP,
	GATE_CLKCMU_CPUCL1_SWITCH,
	GATE_CLKCMU_USB_BUS,
	GATE_CLKCMU_TNR_BUS,
	GATE_CLKCMU_CORE_CCI,
	GATE_CLKCMU_CORE_G3D,
	GATE_CLKCMU_CSIS_BUS,
	GATE_CLKCMU_DNC_BUS,
	GATE_CLKCMU_MCSC_BUS,
	GATE_CLKCMU_DNC_BUSM,
	GATE_CLKCMU_MCSC_GDC,
	CLKCMU_G3D_BUS,
	GATE_CLKCMU_CSIS_OIS_MCU,
	GATE_CLKCMU_SSP_BUS,
	GATE_CLKCMU_USB_DPGTC,
	GATE_CLKCMU_USB_USB31DRD,
	GATE_CLKCMU_USB_USBDP_DEBUG,
	AP2CP_SHARED0_CLK,
	AP2CP_SHARED1_CLK,
	GATE_CLKCMU_DNS_BUS,
	GATE_CLKCMU_HSI_MMC_EMBD,
	GATE_CLKCMU_VRA_BUS,
	GATE_CLKCMU_CORE_SSS,
	AP2CP_SHARED2_CLK,
	AP2CP_SHARED3_CLK,
	AP2CP_HISPEEDY_CLK,
	GATE_CLKCMU_BUSC_BUS,
	GATE_CLKCMU_VRA_CLAHE,
	GATE_CLKCMU_CIS_CLK3,
	GATE_CLKCMU_CIS_CLK4,
	CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A,
	GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACEL_D_HSI_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE,
	GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_G3D_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKS,
	GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKS,
	GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKS,
	GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_GCLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_CCLK,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_P_CORE,
	GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_USB_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_GIC_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CP_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_HSI_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_VGEN_LITE_SIREX_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_NPU0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_SYSMMU_ACEL_D_DIT_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_XIU_D1_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CP_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK,
	GOUT_BLK_CORE_UID_PUF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_AD_APB_PUF_IPCLKPORT_PCLKS,
	GOUT_BLK_CORE_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK,
	GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SYSMMU_AXI_D_CORE1_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_LHM_AXI_D2_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_BUSC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MCW_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACEL_D0_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACEL_D1_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_XIU_G_BDU_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_DEBUG_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHS_DBG_INT_G_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_DBG_INT_G_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_BUSIF_HPMCPUCL0_IPCLKPORT_PCLK,
	GATE_CLK_CPUCL0_CPU,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK,
	GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	GATE_CLK_CPUCL1_CPU,
	CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK,
	CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK,
	CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP,
	GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1,
	GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1,
	GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM,
	GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2,
	GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
	GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM,
	GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERI_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
	CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK,
	CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK,
	GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK,
	GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH,
	GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID,
	GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW,
	GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
	GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM,
	GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSPCNPUC_200_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DSPCNPUC_800_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU0_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU1_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM,
	CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM,
	GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK,
	GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_LHM_AXI_P_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK,
	GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK,
	CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
	GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S2,
	CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK,
	GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
	GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH,
	GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK,
	GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK,
	GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
	GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK,
	CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK,
	CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM,
	GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_M2M_IPCLKPORT_ACLK,
	GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_LHS_ACEL_D0_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_LHS_ACEL_D1_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_SYSMMU_D0_G3D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G3D_UID_SYSMMU_D1_G3D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKS,
	GOUT_BLK_G3D_UID_AS_APB_SYSMMU_D0_G3D_IPCLKPORT_PCLKM,
	GOUT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK,
	GOUT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK,
	GOUT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK,
	CLK_BLK_GNSS_UID_GNSS_CMU_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_VGEN_LITE_HSI_IPCLKPORT_CLK,
	GOUT_BLK_HSI_UID_HSI_CMU_HSI_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_GPIO_HSI_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_LHS_ACEL_D_HSI_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI_UID_LHM_AXI_P_HSI_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI_UID_XIU_D_HSI_IPCLKPORT_ACLK,
	GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK,
	GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_BUS_IPCLKPORT_CLK,
	GOUT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
	GOUT_BLK_HSI_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
	GOUT_BLK_HSI_UID_XHB_HSI_IPCLKPORT_CLK,
	GOUT_BLK_HSI_UID_S2MPU_D_HSI_IPCLKPORT_CLK_S2,
	GOUT_BLK_HSI_UID_MMC_EMBD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI_UID_MMC_EMBD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK,
	CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT,
	GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM,
	GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1,
	GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2,
	GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_XIU_D_IPP_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS,
	GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK,
	CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK,
	CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK,
	CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM,
	GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK,
	CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM,
	GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK,
	CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_MFCD0_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_MFCD1_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM,
	GOUT_BLK_MFC_UID_PPMU_WFD_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_VGEN_MFC_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_PPMU_WFD_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI,
	GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI,
	GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_SYSMMU_MFCD0_IPCLKPORT_CLK_S2,
	GOUT_BLK_MFC_UID_SYSMMU_MFCD1_IPCLKPORT_CLK_S2,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
	CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PPMPU,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDRPHY_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PPMPU_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CP_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK,
	CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK,
	CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT0_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT1_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK,
	GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK,
	GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK,
	CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI_I2C_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI01_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI02_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI03_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI04_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI05_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_DBG_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_XIU_P_PERI_IPCLKPORT_ACLK,
	GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_TMU_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	GOUT_BLK_PERI_UID_PWM_IPCLKPORT_I_PCLK_S0,
	GOUT_BLK_PERI_UID_BC_EMUL_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_UART_DBG_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_UART_DBG_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI01_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI01_USI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI01_I2C_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI02_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI02_I2C_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI03_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI03_USI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI03_I2C_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI04_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI04_USI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI04_I2C_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI05_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI05_USI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI05_I2C_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_USI05_I2C_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_USI02_USI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	GOUT_BLK_PERI_UID_LHM_AXI_P_CSISPERI_IPCLKPORT_I_CLK,
	GOUT_BLK_PERI_UID_SPI_OIS_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_SPI_OIS_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_I2C_OIS_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_I2C_OIS_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_OIS_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_GPIO_MMCCARD_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_VGEN_LITE_PERI_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_S2MPU_D_PERI_IPCLKPORT_CLK_S2,
	GOUT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_PERI_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_ACLK,
	GOUT_BLK_PERI_UID_PPMU_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_LHS_ACEL_D_PERI_IPCLKPORT_I_CLK,
	CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK,
	GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK,
	GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK,
	GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_SSP_UID_SYSREG_SSPCTRL_IPCLKPORT_PCLK,
	GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM,
	GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK,
	GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_USB_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40,
	GOUT_BLK_USB_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
	GOUT_BLK_USB_UID_PPMU_USB_IPCLKPORT_ACLK,
	GOUT_BLK_USB_UID_LHS_ACEL_D_USB_IPCLKPORT_I_CLK,
	GOUT_BLK_USB_UID_RSTNSYNC_CLK_USB_BUS_IPCLKPORT_CLK,
	GOUT_BLK_USB_UID_VGEN_LITE_USB_IPCLKPORT_CLK,
	GOUT_BLK_USB_UID_DP_LINK_IPCLKPORT_I_PCLK,
	GOUT_BLK_USB_UID_D_TZPC_USB_IPCLKPORT_PCLK,
	GOUT_BLK_USB_UID_LHM_AXI_P_USB_IPCLKPORT_I_CLK,
	GOUT_BLK_USB_UID_PPMU_USB_IPCLKPORT_PCLK,
	GOUT_BLK_USB_UID_S2MPU_D_USB_IPCLKPORT_CLK_S2,
	GOUT_BLK_USB_UID_SYSREG_USB_IPCLKPORT_PCLK,
	GOUT_BLK_USB_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL,
	GOUT_BLK_USB_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK,
	GOUT_BLK_USB_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK,
	GOUT_BLK_USB_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY,
	CLK_BLK_USB_UID_USB_CMU_USB_IPCLKPORT_PCLK,
	GOUT_BLK_USB_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL,
	GOUT_BLK_USB_UID_US_D_USB_IPCLKPORT_ACLK,
	GOUT_BLK_USB_UID_XIU_D_USB_IPCLKPORT_ACLK,
	CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK,
	GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK,
	GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK,
	GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1,
	GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2,
	GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK,
	GOUT_BLK_VRA_UID_VRA_IPCLKPORT_CLK,
	GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_AD_APB_VRA_IPCLKPORT_PCLKM,
	GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM,
	GOUT_BLK_VRA_UID_AD_AXI_D0_CLAHE_IPCLKPORT_ACLKM,
	GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_CLAHE_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
	CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK,
	CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK,
	GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
	GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK,
	GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_CLK,
	GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_DMIC_IF_DIV2_CLK,
	GOUT_BLK_VTS_UID_DMIC_IF_3RD_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_3RD_PAD_CLK,
	end_of_gate,
	num_of_gate = (end_of_gate - GATE_TYPE) & MASK_OF_ID,

};
#endif
