
CMSIS_4.5_test_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052bc  080002ac  080002ac  000102ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08005568  08005568  00015568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005724  08005724  00015724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800572c  0800572c  0001572c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005730  08005730  00015730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  24000000  08005734  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000b0  24000010  08005744  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240000c0  08005744  000200c0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017cfd  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000295d  00000000  00000000  00037d3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b28  00000000  00000000  0003a698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000a30  00000000  00000000  0003b1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002f064  00000000  00000000  0003bbf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000e427  00000000  00000000  0006ac54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013443e  00000000  00000000  0007907b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000c3  00000000  00000000  001ad4b9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002c0c  00000000  00000000  001ad57c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loc    00000d31  00000000  00000000  001b0188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002ac <__do_global_dtors_aux>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	4c05      	ldr	r4, [pc, #20]	; (80002c4 <__do_global_dtors_aux+0x18>)
 80002b0:	7823      	ldrb	r3, [r4, #0]
 80002b2:	b933      	cbnz	r3, 80002c2 <__do_global_dtors_aux+0x16>
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <__do_global_dtors_aux+0x1c>)
 80002b6:	b113      	cbz	r3, 80002be <__do_global_dtors_aux+0x12>
 80002b8:	4804      	ldr	r0, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x20>)
 80002ba:	f3af 8000 	nop.w
 80002be:	2301      	movs	r3, #1
 80002c0:	7023      	strb	r3, [r4, #0]
 80002c2:	bd10      	pop	{r4, pc}
 80002c4:	24000010 	.word	0x24000010
 80002c8:	00000000 	.word	0x00000000
 80002cc:	08005550 	.word	0x08005550

080002d0 <frame_dummy>:
 80002d0:	b508      	push	{r3, lr}
 80002d2:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <frame_dummy+0x10>)
 80002d4:	b11b      	cbz	r3, 80002de <frame_dummy+0xe>
 80002d6:	4903      	ldr	r1, [pc, #12]	; (80002e4 <frame_dummy+0x14>)
 80002d8:	4803      	ldr	r0, [pc, #12]	; (80002e8 <frame_dummy+0x18>)
 80002da:	f3af 8000 	nop.w
 80002de:	bd08      	pop	{r3, pc}
 80002e0:	00000000 	.word	0x00000000
 80002e4:	24000014 	.word	0x24000014
 80002e8:	08005550 	.word	0x08005550

080002ec <__aeabi_uldivmod>:
 80002ec:	b953      	cbnz	r3, 8000304 <__aeabi_uldivmod+0x18>
 80002ee:	b94a      	cbnz	r2, 8000304 <__aeabi_uldivmod+0x18>
 80002f0:	2900      	cmp	r1, #0
 80002f2:	bf08      	it	eq
 80002f4:	2800      	cmpeq	r0, #0
 80002f6:	bf1c      	itt	ne
 80002f8:	f04f 31ff 	movne.w	r1, #4294967295
 80002fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000300:	f000 b96e 	b.w	80005e0 <__aeabi_idiv0>
 8000304:	f1ad 0c08 	sub.w	ip, sp, #8
 8000308:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800030c:	f000 f806 	bl	800031c <__udivmoddi4>
 8000310:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000314:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000318:	b004      	add	sp, #16
 800031a:	4770      	bx	lr

0800031c <__udivmoddi4>:
 800031c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000320:	9d08      	ldr	r5, [sp, #32]
 8000322:	4604      	mov	r4, r0
 8000324:	468c      	mov	ip, r1
 8000326:	2b00      	cmp	r3, #0
 8000328:	f040 8083 	bne.w	8000432 <__udivmoddi4+0x116>
 800032c:	428a      	cmp	r2, r1
 800032e:	4617      	mov	r7, r2
 8000330:	d947      	bls.n	80003c2 <__udivmoddi4+0xa6>
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	b142      	cbz	r2, 800034a <__udivmoddi4+0x2e>
 8000338:	f1c2 0020 	rsb	r0, r2, #32
 800033c:	fa24 f000 	lsr.w	r0, r4, r0
 8000340:	4091      	lsls	r1, r2
 8000342:	4097      	lsls	r7, r2
 8000344:	ea40 0c01 	orr.w	ip, r0, r1
 8000348:	4094      	lsls	r4, r2
 800034a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800034e:	0c23      	lsrs	r3, r4, #16
 8000350:	fbbc f6f8 	udiv	r6, ip, r8
 8000354:	fa1f fe87 	uxth.w	lr, r7
 8000358:	fb08 c116 	mls	r1, r8, r6, ip
 800035c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000360:	fb06 f10e 	mul.w	r1, r6, lr
 8000364:	4299      	cmp	r1, r3
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x60>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f106 30ff 	add.w	r0, r6, #4294967295
 800036e:	f080 8119 	bcs.w	80005a4 <__udivmoddi4+0x288>
 8000372:	4299      	cmp	r1, r3
 8000374:	f240 8116 	bls.w	80005a4 <__udivmoddi4+0x288>
 8000378:	3e02      	subs	r6, #2
 800037a:	443b      	add	r3, r7
 800037c:	1a5b      	subs	r3, r3, r1
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb3 f0f8 	udiv	r0, r3, r8
 8000384:	fb08 3310 	mls	r3, r8, r0, r3
 8000388:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800038c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000390:	45a6      	cmp	lr, r4
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x8c>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 33ff 	add.w	r3, r0, #4294967295
 800039a:	f080 8105 	bcs.w	80005a8 <__udivmoddi4+0x28c>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8102 	bls.w	80005a8 <__udivmoddi4+0x28c>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ac:	eba4 040e 	sub.w	r4, r4, lr
 80003b0:	2600      	movs	r6, #0
 80003b2:	b11d      	cbz	r5, 80003bc <__udivmoddi4+0xa0>
 80003b4:	40d4      	lsrs	r4, r2
 80003b6:	2300      	movs	r3, #0
 80003b8:	e9c5 4300 	strd	r4, r3, [r5]
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xaa>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f282 	clz	r2, r2
 80003ca:	2a00      	cmp	r2, #0
 80003cc:	d150      	bne.n	8000470 <__udivmoddi4+0x154>
 80003ce:	1bcb      	subs	r3, r1, r7
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	fa1f f887 	uxth.w	r8, r7
 80003d8:	2601      	movs	r6, #1
 80003da:	fbb3 fcfe 	udiv	ip, r3, lr
 80003de:	0c21      	lsrs	r1, r4, #16
 80003e0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003e8:	fb08 f30c 	mul.w	r3, r8, ip
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d907      	bls.n	8000400 <__udivmoddi4+0xe4>
 80003f0:	1879      	adds	r1, r7, r1
 80003f2:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003f6:	d202      	bcs.n	80003fe <__udivmoddi4+0xe2>
 80003f8:	428b      	cmp	r3, r1
 80003fa:	f200 80e9 	bhi.w	80005d0 <__udivmoddi4+0x2b4>
 80003fe:	4684      	mov	ip, r0
 8000400:	1ac9      	subs	r1, r1, r3
 8000402:	b2a3      	uxth	r3, r4
 8000404:	fbb1 f0fe 	udiv	r0, r1, lr
 8000408:	fb0e 1110 	mls	r1, lr, r0, r1
 800040c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000410:	fb08 f800 	mul.w	r8, r8, r0
 8000414:	45a0      	cmp	r8, r4
 8000416:	d907      	bls.n	8000428 <__udivmoddi4+0x10c>
 8000418:	193c      	adds	r4, r7, r4
 800041a:	f100 33ff 	add.w	r3, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x10a>
 8000420:	45a0      	cmp	r8, r4
 8000422:	f200 80d9 	bhi.w	80005d8 <__udivmoddi4+0x2bc>
 8000426:	4618      	mov	r0, r3
 8000428:	eba4 0408 	sub.w	r4, r4, r8
 800042c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000430:	e7bf      	b.n	80003b2 <__udivmoddi4+0x96>
 8000432:	428b      	cmp	r3, r1
 8000434:	d909      	bls.n	800044a <__udivmoddi4+0x12e>
 8000436:	2d00      	cmp	r5, #0
 8000438:	f000 80b1 	beq.w	800059e <__udivmoddi4+0x282>
 800043c:	2600      	movs	r6, #0
 800043e:	e9c5 0100 	strd	r0, r1, [r5]
 8000442:	4630      	mov	r0, r6
 8000444:	4631      	mov	r1, r6
 8000446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044a:	fab3 f683 	clz	r6, r3
 800044e:	2e00      	cmp	r6, #0
 8000450:	d14a      	bne.n	80004e8 <__udivmoddi4+0x1cc>
 8000452:	428b      	cmp	r3, r1
 8000454:	d302      	bcc.n	800045c <__udivmoddi4+0x140>
 8000456:	4282      	cmp	r2, r0
 8000458:	f200 80b8 	bhi.w	80005cc <__udivmoddi4+0x2b0>
 800045c:	1a84      	subs	r4, r0, r2
 800045e:	eb61 0103 	sbc.w	r1, r1, r3
 8000462:	2001      	movs	r0, #1
 8000464:	468c      	mov	ip, r1
 8000466:	2d00      	cmp	r5, #0
 8000468:	d0a8      	beq.n	80003bc <__udivmoddi4+0xa0>
 800046a:	e9c5 4c00 	strd	r4, ip, [r5]
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0xa0>
 8000470:	f1c2 0320 	rsb	r3, r2, #32
 8000474:	fa20 f603 	lsr.w	r6, r0, r3
 8000478:	4097      	lsls	r7, r2
 800047a:	fa01 f002 	lsl.w	r0, r1, r2
 800047e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000482:	40d9      	lsrs	r1, r3
 8000484:	4330      	orrs	r0, r6
 8000486:	0c03      	lsrs	r3, r0, #16
 8000488:	fbb1 f6fe 	udiv	r6, r1, lr
 800048c:	fa1f f887 	uxth.w	r8, r7
 8000490:	fb0e 1116 	mls	r1, lr, r6, r1
 8000494:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000498:	fb06 f108 	mul.w	r1, r6, r8
 800049c:	4299      	cmp	r1, r3
 800049e:	fa04 f402 	lsl.w	r4, r4, r2
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x19c>
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	f106 3cff 	add.w	ip, r6, #4294967295
 80004aa:	f080 808d 	bcs.w	80005c8 <__udivmoddi4+0x2ac>
 80004ae:	4299      	cmp	r1, r3
 80004b0:	f240 808a 	bls.w	80005c8 <__udivmoddi4+0x2ac>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	443b      	add	r3, r7
 80004b8:	1a5b      	subs	r3, r3, r1
 80004ba:	b281      	uxth	r1, r0
 80004bc:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c0:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c8:	fb00 f308 	mul.w	r3, r0, r8
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d907      	bls.n	80004e0 <__udivmoddi4+0x1c4>
 80004d0:	1879      	adds	r1, r7, r1
 80004d2:	f100 3cff 	add.w	ip, r0, #4294967295
 80004d6:	d273      	bcs.n	80005c0 <__udivmoddi4+0x2a4>
 80004d8:	428b      	cmp	r3, r1
 80004da:	d971      	bls.n	80005c0 <__udivmoddi4+0x2a4>
 80004dc:	3802      	subs	r0, #2
 80004de:	4439      	add	r1, r7
 80004e0:	1acb      	subs	r3, r1, r3
 80004e2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004e6:	e778      	b.n	80003da <__udivmoddi4+0xbe>
 80004e8:	f1c6 0c20 	rsb	ip, r6, #32
 80004ec:	fa03 f406 	lsl.w	r4, r3, r6
 80004f0:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f4:	431c      	orrs	r4, r3
 80004f6:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fa:	fa01 f306 	lsl.w	r3, r1, r6
 80004fe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000502:	fa21 f10c 	lsr.w	r1, r1, ip
 8000506:	431f      	orrs	r7, r3
 8000508:	0c3b      	lsrs	r3, r7, #16
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fa1f f884 	uxth.w	r8, r4
 8000512:	fb0e 1119 	mls	r1, lr, r9, r1
 8000516:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051a:	fb09 fa08 	mul.w	sl, r9, r8
 800051e:	458a      	cmp	sl, r1
 8000520:	fa02 f206 	lsl.w	r2, r2, r6
 8000524:	fa00 f306 	lsl.w	r3, r0, r6
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x220>
 800052a:	1861      	adds	r1, r4, r1
 800052c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000530:	d248      	bcs.n	80005c4 <__udivmoddi4+0x2a8>
 8000532:	458a      	cmp	sl, r1
 8000534:	d946      	bls.n	80005c4 <__udivmoddi4+0x2a8>
 8000536:	f1a9 0902 	sub.w	r9, r9, #2
 800053a:	4421      	add	r1, r4
 800053c:	eba1 010a 	sub.w	r1, r1, sl
 8000540:	b2bf      	uxth	r7, r7
 8000542:	fbb1 f0fe 	udiv	r0, r1, lr
 8000546:	fb0e 1110 	mls	r1, lr, r0, r1
 800054a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800054e:	fb00 f808 	mul.w	r8, r0, r8
 8000552:	45b8      	cmp	r8, r7
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x24a>
 8000556:	19e7      	adds	r7, r4, r7
 8000558:	f100 31ff 	add.w	r1, r0, #4294967295
 800055c:	d22e      	bcs.n	80005bc <__udivmoddi4+0x2a0>
 800055e:	45b8      	cmp	r8, r7
 8000560:	d92c      	bls.n	80005bc <__udivmoddi4+0x2a0>
 8000562:	3802      	subs	r0, #2
 8000564:	4427      	add	r7, r4
 8000566:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056a:	eba7 0708 	sub.w	r7, r7, r8
 800056e:	fba0 8902 	umull	r8, r9, r0, r2
 8000572:	454f      	cmp	r7, r9
 8000574:	46c6      	mov	lr, r8
 8000576:	4649      	mov	r1, r9
 8000578:	d31a      	bcc.n	80005b0 <__udivmoddi4+0x294>
 800057a:	d017      	beq.n	80005ac <__udivmoddi4+0x290>
 800057c:	b15d      	cbz	r5, 8000596 <__udivmoddi4+0x27a>
 800057e:	ebb3 020e 	subs.w	r2, r3, lr
 8000582:	eb67 0701 	sbc.w	r7, r7, r1
 8000586:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058a:	40f2      	lsrs	r2, r6
 800058c:	ea4c 0202 	orr.w	r2, ip, r2
 8000590:	40f7      	lsrs	r7, r6
 8000592:	e9c5 2700 	strd	r2, r7, [r5]
 8000596:	2600      	movs	r6, #0
 8000598:	4631      	mov	r1, r6
 800059a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800059e:	462e      	mov	r6, r5
 80005a0:	4628      	mov	r0, r5
 80005a2:	e70b      	b.n	80003bc <__udivmoddi4+0xa0>
 80005a4:	4606      	mov	r6, r0
 80005a6:	e6e9      	b.n	800037c <__udivmoddi4+0x60>
 80005a8:	4618      	mov	r0, r3
 80005aa:	e6fd      	b.n	80003a8 <__udivmoddi4+0x8c>
 80005ac:	4543      	cmp	r3, r8
 80005ae:	d2e5      	bcs.n	800057c <__udivmoddi4+0x260>
 80005b0:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b4:	eb69 0104 	sbc.w	r1, r9, r4
 80005b8:	3801      	subs	r0, #1
 80005ba:	e7df      	b.n	800057c <__udivmoddi4+0x260>
 80005bc:	4608      	mov	r0, r1
 80005be:	e7d2      	b.n	8000566 <__udivmoddi4+0x24a>
 80005c0:	4660      	mov	r0, ip
 80005c2:	e78d      	b.n	80004e0 <__udivmoddi4+0x1c4>
 80005c4:	4681      	mov	r9, r0
 80005c6:	e7b9      	b.n	800053c <__udivmoddi4+0x220>
 80005c8:	4666      	mov	r6, ip
 80005ca:	e775      	b.n	80004b8 <__udivmoddi4+0x19c>
 80005cc:	4630      	mov	r0, r6
 80005ce:	e74a      	b.n	8000466 <__udivmoddi4+0x14a>
 80005d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d4:	4439      	add	r1, r7
 80005d6:	e713      	b.n	8000400 <__udivmoddi4+0xe4>
 80005d8:	3802      	subs	r0, #2
 80005da:	443c      	add	r4, r7
 80005dc:	e724      	b.n	8000428 <__udivmoddi4+0x10c>
 80005de:	bf00      	nop

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <mat_f32_check_equal>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

arm_status mat_f32_check_equal(arm_matrix_instance_f32 matrixA, arm_matrix_instance_f32 matrixB) {
 80005e4:	b490      	push	{r4, r7}
 80005e6:	b088      	sub	sp, #32
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	f107 0408 	add.w	r4, r7, #8
 80005ee:	e884 0003 	stmia.w	r4, {r0, r1}
 80005f2:	4639      	mov	r1, r7
 80005f4:	e881 000c 	stmia.w	r1, {r2, r3}
	 * Returns ARM_MATH_TEST_FAILURE if matrices aren't equal
	 *
	 * */

	// Check if the rows and cols match up in number
	int test_nRows = (matrixA.numRows == matrixB.numRows);
 80005f8:	893a      	ldrh	r2, [r7, #8]
 80005fa:	883b      	ldrh	r3, [r7, #0]
 80005fc:	429a      	cmp	r2, r3
 80005fe:	bf0c      	ite	eq
 8000600:	2301      	moveq	r3, #1
 8000602:	2300      	movne	r3, #0
 8000604:	b2db      	uxtb	r3, r3
 8000606:	61bb      	str	r3, [r7, #24]
	int test_nCols = (matrixA.numCols == matrixB.numCols);
 8000608:	897a      	ldrh	r2, [r7, #10]
 800060a:	887b      	ldrh	r3, [r7, #2]
 800060c:	429a      	cmp	r2, r3
 800060e:	bf0c      	ite	eq
 8000610:	2301      	moveq	r3, #1
 8000612:	2300      	movne	r3, #0
 8000614:	b2db      	uxtb	r3, r3
 8000616:	617b      	str	r3, [r7, #20]

	// If there's a mismatch, then return ARM_MATH_SIZE_MISMATCH immediately
	if (test_nRows * test_nCols == 0) {
 8000618:	69bb      	ldr	r3, [r7, #24]
 800061a:	697a      	ldr	r2, [r7, #20]
 800061c:	fb02 f303 	mul.w	r3, r2, r3
 8000620:	2b00      	cmp	r3, #0
 8000622:	d102      	bne.n	800062a <mat_f32_check_equal+0x46>
		return ARM_MATH_SIZE_MISMATCH;
 8000624:	f06f 0302 	mvn.w	r3, #2
 8000628:	e021      	b.n	800066e <mat_f32_check_equal+0x8a>
	}

	// Since rows and cols match, we need to check every entry
	for (int i = 0; i < (matrixA.numRows) * (matrixA.numCols); i++) {
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]
 800062e:	e016      	b.n	800065e <mat_f32_check_equal+0x7a>
		if (matrixA.pData[i] != matrixB.pData[i]) {
 8000630:	68fa      	ldr	r2, [r7, #12]
 8000632:	69fb      	ldr	r3, [r7, #28]
 8000634:	009b      	lsls	r3, r3, #2
 8000636:	4413      	add	r3, r2
 8000638:	ed93 7a00 	vldr	s14, [r3]
 800063c:	687a      	ldr	r2, [r7, #4]
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	4413      	add	r3, r2
 8000644:	edd3 7a00 	vldr	s15, [r3]
 8000648:	eeb4 7a67 	vcmp.f32	s14, s15
 800064c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000650:	d002      	beq.n	8000658 <mat_f32_check_equal+0x74>
			return ARM_MATH_TEST_FAILURE;
 8000652:	f06f 0305 	mvn.w	r3, #5
 8000656:	e00a      	b.n	800066e <mat_f32_check_equal+0x8a>
	for (int i = 0; i < (matrixA.numRows) * (matrixA.numCols); i++) {
 8000658:	69fb      	ldr	r3, [r7, #28]
 800065a:	3301      	adds	r3, #1
 800065c:	61fb      	str	r3, [r7, #28]
 800065e:	893b      	ldrh	r3, [r7, #8]
 8000660:	897a      	ldrh	r2, [r7, #10]
 8000662:	fb02 f303 	mul.w	r3, r2, r3
 8000666:	69fa      	ldr	r2, [r7, #28]
 8000668:	429a      	cmp	r2, r3
 800066a:	dbe1      	blt.n	8000630 <mat_f32_check_equal+0x4c>
		}
	}

	// If it's fine, then return ARM_MATH_SUCCESS
	return ARM_MATH_SUCCESS;
 800066c:	2300      	movs	r3, #0
}
 800066e:	4618      	mov	r0, r3
 8000670:	3720      	adds	r7, #32
 8000672:	46bd      	mov	sp, r7
 8000674:	bc90      	pop	{r4, r7}
 8000676:	4770      	bx	lr

08000678 <vec_f32_demean>:
	status = mat_f32_check_equal(matrixAT, matrixTrue);

	return status;
}

void vec_f32_demean(float32_t dataVector[WINDOW_SIZE]/*, float32_t demeanedVector[WINDOW_SIZE]*/) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
/*
 *
 * */
	// Initialise variables
	float32_t meanValue = 0; // Stores mean of the dataVector input
 8000680:	f04f 0300 	mov.w	r3, #0
 8000684:	60fb      	str	r3, [r7, #12]

	// first, get the mean of this 1 x WINDOW_SIZE vector and store in meanValue
	arm_mean_f32(dataVector, (uint32_t) WINDOW_SIZE, &meanValue);
 8000686:	f107 030c 	add.w	r3, r7, #12
 800068a:	461a      	mov	r2, r3
 800068c:	2104      	movs	r1, #4
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	f004 fd56 	bl	8005140 <arm_mean_f32>

	// Now offset the input vector by the mean value
	arm_offset_f32(dataVector, -meanValue, dataVector, (uint32_t) WINDOW_SIZE);
 8000694:	edd7 7a03 	vldr	s15, [r7, #12]
 8000698:	eef1 7a67 	vneg.f32	s15, s15
 800069c:	2204      	movs	r2, #4
 800069e:	6879      	ldr	r1, [r7, #4]
 80006a0:	eeb0 0a67 	vmov.f32	s0, s15
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f004 fee3 	bl	8005470 <arm_offset_f32>

}
 80006aa:	bf00      	nop
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <create_data_matrix_f32>:

arm_status create_data_matrix_f32(arm_matrix_instance_f32* uninitialised_matrix, int numOfArrays, ...) {
 80006b2:	b40e      	push	{r1, r2, r3}
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b093      	sub	sp, #76	; 0x4c
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	 * 		(eg: n = 4 matches column 3: Column 3 has the 4th data entry for XAccel, YAccel, ZAccel, Altitude, Pressure, Temp)
	 *
	 * Eg: create_data_matrix_f32(dummy_matrix, 3, XAccelVector[WINDOW_SIZE], YAccelVector[WINDOW_SIZE], ZAccelVector[WINDOW_SIZE]);
	 * */
	// if numOfArrays != NUM_OF_VARIABLES, then return size mismatch immediately
	if (numOfArrays != NUM_OF_VARIABLES) {
 80006bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80006be:	2b03      	cmp	r3, #3
 80006c0:	d002      	beq.n	80006c8 <create_data_matrix_f32+0x16>
		return ARM_MATH_SIZE_MISMATCH;
 80006c2:	f06f 0302 	mvn.w	r3, #2
 80006c6:	e034      	b.n	8000732 <create_data_matrix_f32+0x80>
	va_list valist;
//	int outputVector_size = WINDOW_SIZE * numOfArrays;
	float32_t outputVector[TOTAL_SIZE];

	// Start accessing the arguments
	va_start(valist, numOfArrays);
 80006c8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80006cc:	63bb      	str	r3, [r7, #56]	; 0x38

	// Since all arguments from here should be float32_t arrays, declare a dummy array to store it
	float32_t* argument = NULL;
 80006ce:	2300      	movs	r3, #0
 80006d0:	63fb      	str	r3, [r7, #60]	; 0x3c

	for (int i = 0; i < numOfArrays; i++) {
 80006d2:	2300      	movs	r3, #0
 80006d4:	647b      	str	r3, [r7, #68]	; 0x44
 80006d6:	e01f      	b.n	8000718 <create_data_matrix_f32+0x66>
		// Get next argument
		argument = va_arg(valist, float32_t*);
 80006d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80006da:	1d1a      	adds	r2, r3, #4
 80006dc:	63ba      	str	r2, [r7, #56]	; 0x38
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	63fb      	str	r3, [r7, #60]	; 0x3c
//		if ((sizeof(argument))/(sizeof(float32_t)) != WINDOW_SIZE) {
//			return ARM_MATH_SIZE_MISMATCH;
//		}

		// Add it to the output array
		for (int j = 0; j < WINDOW_SIZE; j++) {
 80006e2:	2300      	movs	r3, #0
 80006e4:	643b      	str	r3, [r7, #64]	; 0x40
 80006e6:	e011      	b.n	800070c <create_data_matrix_f32+0x5a>
			outputVector[i * WINDOW_SIZE + j] = argument[j];
 80006e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80006ee:	441a      	add	r2, r3
 80006f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80006f2:	0099      	lsls	r1, r3, #2
 80006f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80006f6:	440b      	add	r3, r1
 80006f8:	6812      	ldr	r2, [r2, #0]
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000700:	440b      	add	r3, r1
 8000702:	3b40      	subs	r3, #64	; 0x40
 8000704:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < WINDOW_SIZE; j++) {
 8000706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000708:	3301      	adds	r3, #1
 800070a:	643b      	str	r3, [r7, #64]	; 0x40
 800070c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800070e:	2b03      	cmp	r3, #3
 8000710:	ddea      	ble.n	80006e8 <create_data_matrix_f32+0x36>
	for (int i = 0; i < numOfArrays; i++) {
 8000712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000714:	3301      	adds	r3, #1
 8000716:	647b      	str	r3, [r7, #68]	; 0x44
 8000718:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800071a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800071c:	429a      	cmp	r2, r3
 800071e:	dbdb      	blt.n	80006d8 <create_data_matrix_f32+0x26>
	// Stop accessing arguments
	va_end(valist);

	// Output vector now has everything we need
	// Properly initialise the matrix so that it has everything it needs
	arm_mat_init_f32(uninitialised_matrix, numOfArrays, (uint16_t) WINDOW_SIZE, outputVector);
 8000720:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000722:	b299      	uxth	r1, r3
 8000724:	f107 0308 	add.w	r3, r7, #8
 8000728:	2204      	movs	r2, #4
 800072a:	6878      	ldr	r0, [r7, #4]
 800072c:	f004 fe9c 	bl	8005468 <arm_mat_init_f32>

	// Seems like the function works; return ARM_MATH_SUCCESS
	return ARM_MATH_SUCCESS;
 8000730:	2300      	movs	r3, #0
}
 8000732:	4618      	mov	r0, r3
 8000734:	374c      	adds	r7, #76	; 0x4c
 8000736:	46bd      	mov	sp, r7
 8000738:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800073c:	b003      	add	sp, #12
 800073e:	4770      	bx	lr

08000740 <create_covariance_matrix_f32>:

arm_status create_covariance_matrix_f32(arm_matrix_instance_f32* dataMatrix, int N, arm_matrix_instance_f32* covarianceMatrix) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b08c      	sub	sp, #48	; 0x30
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]

	// Initialise status variable
	arm_status status;

	// Initialise a new matrix to store the transpose of dataMatrix
	arm_matrix_instance_f32* dataMatrixT = dataMatrix - ((TOTAL_SIZE+1) * sizeof(arm_matrix_instance_f32));
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 8000752:	61bb      	str	r3, [r7, #24]
//	uint16_t dataMatrixT_size = (dataMatrix.numRows) * (dataMatrix.numCols);
//	float32_t pData_dataMatrixT[TOTAL_SIZE];
	float32_t* pData_dataMatrixT = dataMatrix->pData - ((TOTAL_SIZE+1) * sizeof(float32_t));
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	3bd0      	subs	r3, #208	; 0xd0
 800075a:	62fb      	str	r3, [r7, #44]	; 0x2c
	arm_mat_init_f32(dataMatrixT, dataMatrix->numCols, dataMatrix->numRows, pData_dataMatrixT);
 800075c:	69b8      	ldr	r0, [r7, #24]
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	8859      	ldrh	r1, [r3, #2]
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	881a      	ldrh	r2, [r3, #0]
 8000766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000768:	f004 fe7e 	bl	8005468 <arm_mat_init_f32>

	// Initialise a new matrix to store the result of dataMatrix * dataMatrixT
	arm_matrix_instance_f32* tempMatrix = (dataMatrixT) - ((TOTAL_SIZE+1) * sizeof(arm_matrix_instance_f32));
 800076c:	69bb      	ldr	r3, [r7, #24]
 800076e:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 8000772:	617b      	str	r3, [r7, #20]
//	uint16_t tempMatrix_size = (dataMatrix.numRows) * (dataMatrix.numRows); // Due to the order of multiplication
//	float32_t pData_tempMatrix[SQUARE_SIZE];
	float32_t* pData_tempMatrix = (dataMatrixT->pData) - ((TOTAL_SIZE+1) * sizeof(float32_t));
 8000774:	69bb      	ldr	r3, [r7, #24]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	3bd0      	subs	r3, #208	; 0xd0
 800077a:	62bb      	str	r3, [r7, #40]	; 0x28
	arm_mat_init_f32(tempMatrix, (dataMatrix->numRows), (dataMatrix->numRows), pData_tempMatrix);
 800077c:	6978      	ldr	r0, [r7, #20]
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	8819      	ldrh	r1, [r3, #0]
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	881a      	ldrh	r2, [r3, #0]
 8000786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000788:	f004 fe6e 	bl	8005468 <arm_mat_init_f32>

	// Properly initialise the covariance matrix
//	uint16_t covarianceMatrix_size = (dataMatrix.numRows) * (dataMatrix.numRows);
//	float32_t pData_covarianceMatrix[SQUARE_SIZE];
	float32_t* pData_covarianceMatrix = (tempMatrix->pData) - ((TOTAL_SIZE+1) * sizeof(float32_t));
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	685b      	ldr	r3, [r3, #4]
 8000790:	3bd0      	subs	r3, #208	; 0xd0
 8000792:	627b      	str	r3, [r7, #36]	; 0x24
	arm_mat_init_f32(covarianceMatrix, dataMatrix->numRows, dataMatrix->numRows, pData_covarianceMatrix);
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	8819      	ldrh	r1, [r3, #0]
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	881a      	ldrh	r2, [r3, #0]
 800079c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800079e:	6878      	ldr	r0, [r7, #4]
 80007a0:	f004 fe62 	bl	8005468 <arm_mat_init_f32>

	// Transpose dataMatrix and store in dataMatrixT
	status = arm_mat_trans_f32(dataMatrix, &dataMatrixT);
 80007a4:	f107 0318 	add.w	r3, r7, #24
 80007a8:	4619      	mov	r1, r3
 80007aa:	68f8      	ldr	r0, [r7, #12]
 80007ac:	f004 fcfe 	bl	80051ac <arm_mat_trans_f32>
 80007b0:	4603      	mov	r3, r0
 80007b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if (status != ARM_MATH_SUCCESS) {
 80007b6:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d002      	beq.n	80007c4 <create_covariance_matrix_f32+0x84>
		return status;
 80007be:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80007c2:	e031      	b.n	8000828 <create_covariance_matrix_f32+0xe8>
	}

	// Now do dataMatrix * dataMatrixT and store into tempMatrix
	status = arm_mat_mult_f32(dataMatrix, &dataMatrixT, &tempMatrix);
 80007c4:	f107 0214 	add.w	r2, r7, #20
 80007c8:	f107 0318 	add.w	r3, r7, #24
 80007cc:	4619      	mov	r1, r3
 80007ce:	68f8      	ldr	r0, [r7, #12]
 80007d0:	f004 fda0 	bl	8005314 <arm_mat_mult_f32>
 80007d4:	4603      	mov	r3, r0
 80007d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if (status != ARM_MATH_SUCCESS) {
 80007da:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d002      	beq.n	80007e8 <create_covariance_matrix_f32+0xa8>
		return status;
 80007e2:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80007e6:	e01f      	b.n	8000828 <create_covariance_matrix_f32+0xe8>
	}

	// Finally, scale each result by 1/(N-1) = 1/((uint16_t) WINDOW_SIZE - 1) (Bessel's correction
	float32_t scaleFactor = ((float32_t) 1)/(N-1);
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	3b01      	subs	r3, #1
 80007ec:	ee07 3a90 	vmov	s15, r3
 80007f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80007f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007fc:	edc7 7a07 	vstr	s15, [r7, #28]
	status = arm_mat_scale_f32(&tempMatrix, scaleFactor, covarianceMatrix);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	6879      	ldr	r1, [r7, #4]
 8000806:	ed97 0a07 	vldr	s0, [r7, #28]
 800080a:	4618      	mov	r0, r3
 800080c:	f004 fd3c 	bl	8005288 <arm_mat_scale_f32>
 8000810:	4603      	mov	r3, r0
 8000812:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if (status != ARM_MATH_SUCCESS) {
 8000816:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800081a:	2b00      	cmp	r3, #0
 800081c:	d002      	beq.n	8000824 <create_covariance_matrix_f32+0xe4>
		return status;
 800081e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8000822:	e001      	b.n	8000828 <create_covariance_matrix_f32+0xe8>
	}

	return status;
 8000824:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
}
 8000828:	4618      	mov	r0, r3
 800082a:	3730      	adds	r7, #48	; 0x30
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}

08000830 <create_covariance_matrix_f32_test_3_arrays>:

	return status;

}

arm_status create_covariance_matrix_f32_test_3_arrays(float32_t array1[WINDOW_SIZE], float32_t array2[WINDOW_SIZE], float32_t array3[WINDOW_SIZE], float32_t arrayTrue[9]) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b090      	sub	sp, #64	; 0x40
 8000834:	af02      	add	r7, sp, #8
 8000836:	60f8      	str	r0, [r7, #12]
 8000838:	60b9      	str	r1, [r7, #8]
 800083a:	607a      	str	r2, [r7, #4]
 800083c:	603b      	str	r3, [r7, #0]
	 *	Return ARM_MATH_TEST_FAILURE if the test fails
	 *
	 * */

	// Initialise general variables
	uint16_t numOfRows = 3;
 800083e:	2303      	movs	r3, #3
 8000840:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t numOfCols = 4;
 8000842:	2304      	movs	r3, #4
 8000844:	86bb      	strh	r3, [r7, #52]	; 0x34
//	float32_t demeanedArray2[WINDOW_SIZE];
//	float32_t demeanedArray3[WINDOW_SIZE];

	// Create the true covariance matrix (size of arrayTrue should be numOfRows^2)
	arm_matrix_instance_f32 covarianceMatrixTrue;
	arm_mat_init_f32(&covarianceMatrixTrue, numOfRows, numOfRows, arrayTrue);
 8000846:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8000848:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 800084a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	f004 fe0a 	bl	8005468 <arm_mat_init_f32>

	// Initialise variables for data_matrix creation step
	arm_matrix_instance_f32 dataMatrix;

	int size_arm_mat_instance_f32 = sizeof(dataMatrix);
 8000854:	2308      	movs	r3, #8
 8000856:	633b      	str	r3, [r7, #48]	; 0x30
	// Demean the data and store in appropriate vectors
//	vec_f32_demean(array1, demeanedArray1);
//	vec_f32_demean(array2, demeanedArray2);
//	vec_f32_demean(array3, demeanedArray3);

	vec_f32_demean(array1);
 8000858:	68f8      	ldr	r0, [r7, #12]
 800085a:	f7ff ff0d 	bl	8000678 <vec_f32_demean>
	vec_f32_demean(array2);
 800085e:	68b8      	ldr	r0, [r7, #8]
 8000860:	f7ff ff0a 	bl	8000678 <vec_f32_demean>
	vec_f32_demean(array3);
 8000864:	6878      	ldr	r0, [r7, #4]
 8000866:	f7ff ff07 	bl	8000678 <vec_f32_demean>

	// Use demeanedArrays to make a data_matrix
//	status = create_data_matrix_f32(&dataMatrix, numOfRows, demeanedArray1, demeanedArray2, demeanedArray3);

	status = create_data_matrix_f32(&dataMatrix, numOfRows, array1, array2, array3);
 800086a:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 800086c:	f107 001c 	add.w	r0, r7, #28
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	68fa      	ldr	r2, [r7, #12]
 8000878:	f7ff ff1b 	bl	80006b2 <create_data_matrix_f32>
 800087c:	4603      	mov	r3, r0
 800087e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	size_arm_mat_instance_f32 = sizeof(dataMatrix);
 8000882:	2308      	movs	r3, #8
 8000884:	633b      	str	r3, [r7, #48]	; 0x30

	if (status != ARM_MATH_SUCCESS) {
 8000886:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800088a:	2b00      	cmp	r3, #0
 800088c:	d002      	beq.n	8000894 <create_covariance_matrix_f32_test_3_arrays+0x64>
		return status;
 800088e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000892:	e01e      	b.n	80008d2 <create_covariance_matrix_f32_test_3_arrays+0xa2>
	}



	// Use dataMatrix to make covariance matrix
	status = create_covariance_matrix_f32(&dataMatrix, numOfCols, &covarianceMatrix);
 8000894:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8000896:	f107 0214 	add.w	r2, r7, #20
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ff4e 	bl	8000740 <create_covariance_matrix_f32>
 80008a4:	4603      	mov	r3, r0
 80008a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (status != ARM_MATH_SUCCESS) {
 80008aa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d002      	beq.n	80008b8 <create_covariance_matrix_f32_test_3_arrays+0x88>
		return status;
 80008b2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80008b6:	e00c      	b.n	80008d2 <create_covariance_matrix_f32_test_3_arrays+0xa2>
	}



	// Check that this covarianceMatrix matches the true matrix
	status = mat_f32_check_equal(covarianceMatrix, covarianceMatrixTrue);
 80008b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008bc:	cb0c      	ldmia	r3, {r2, r3}
 80008be:	f107 0114 	add.w	r1, r7, #20
 80008c2:	c903      	ldmia	r1, {r0, r1}
 80008c4:	f7ff fe8e 	bl	80005e4 <mat_f32_check_equal>
 80008c8:	4603      	mov	r3, r0
 80008ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	return status;
 80008ce:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3738      	adds	r7, #56	; 0x38
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
	...

080008dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008dc:	b5b0      	push	{r4, r5, r7, lr}
 80008de:	b0ee      	sub	sp, #440	; 0x1b8
 80008e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008e2:	f000 fc31 	bl	8001148 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008e6:	f000 f8ed 	bl	8000ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008ea:	f000 f9ad 	bl	8000c48 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80008ee:	f000 f957 	bl	8000ba0 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 80008f2:	f000 f9a1 	bl	8000c38 <MX_USB_OTG_HS_USB_Init>
  arm_matrix_instance_f32 matrixB; //B

  arm_matrix_instance_f32 matrixTrue_mat_mult_f32; // True result to compare against
  arm_matrix_instance_f32 matrixTrue_mat_trans_f32;

  uint16_t nRowsA = 3;
 80008f6:	2303      	movs	r3, #3
 80008f8:	f8a7 31b6 	strh.w	r3, [r7, #438]	; 0x1b6
  uint16_t nColsA = 3;
 80008fc:	2303      	movs	r3, #3
 80008fe:	f8a7 31b4 	strh.w	r3, [r7, #436]	; 0x1b4
  float32_t pDataA[] = {1,2,3,4,5,6,7,8,9};
 8000902:	4b65      	ldr	r3, [pc, #404]	; (8000a98 <main+0x1bc>)
 8000904:	f507 74b0 	add.w	r4, r7, #352	; 0x160
 8000908:	461d      	mov	r5, r3
 800090a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800090c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800090e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000910:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000912:	682b      	ldr	r3, [r5, #0]
 8000914:	6023      	str	r3, [r4, #0]

  uint16_t nRowsB = 3;
 8000916:	2303      	movs	r3, #3
 8000918:	f8a7 31b2 	strh.w	r3, [r7, #434]	; 0x1b2
  uint16_t nColsB = 3;
 800091c:	2303      	movs	r3, #3
 800091e:	f8a7 31b0 	strh.w	r3, [r7, #432]	; 0x1b0
  float32_t pDataB[] = {8,1,3,5,2,4,8,1,5};
 8000922:	4b5e      	ldr	r3, [pc, #376]	; (8000a9c <main+0x1c0>)
 8000924:	f507 749e 	add.w	r4, r7, #316	; 0x13c
 8000928:	461d      	mov	r5, r3
 800092a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800092c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800092e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000930:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000932:	682b      	ldr	r3, [r5, #0]
 8000934:	6023      	str	r3, [r4, #0]

  float32_t pDataC[] = {9,8,7,6,5,4,3,2,1};
 8000936:	4b5a      	ldr	r3, [pc, #360]	; (8000aa0 <main+0x1c4>)
 8000938:	f507 748c 	add.w	r4, r7, #280	; 0x118
 800093c:	461d      	mov	r5, r3
 800093e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000940:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000942:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000944:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000946:	682b      	ldr	r3, [r5, #0]
 8000948:	6023      	str	r3, [r4, #0]
  float32_t pDataTrue_create_data_matrix_f32_test_3_arrays[] = {1,2,3,4,5,6,7,8,9,8,1,3,5,2,4,8,1,5,9,8,7,6,5,4,3,2,1};
 800094a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800094e:	4a55      	ldr	r2, [pc, #340]	; (8000aa4 <main+0x1c8>)
 8000950:	4618      	mov	r0, r3
 8000952:	4611      	mov	r1, r2
 8000954:	236c      	movs	r3, #108	; 0x6c
 8000956:	461a      	mov	r2, r3
 8000958:	f004 fde4 	bl	8005524 <memcpy>

  float32_t pDataX[] = {1,2,3,4};
 800095c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000960:	4a51      	ldr	r2, [pc, #324]	; (8000aa8 <main+0x1cc>)
 8000962:	461c      	mov	r4, r3
 8000964:	4613      	mov	r3, r2
 8000966:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000968:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  float32_t pDataY[] = {4,9,6,1};
 800096c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000970:	4a4e      	ldr	r2, [pc, #312]	; (8000aac <main+0x1d0>)
 8000972:	461c      	mov	r4, r3
 8000974:	4613      	mov	r3, r2
 8000976:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000978:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  float32_t pDataZ[] = {9,2,4,6};
 800097c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000980:	4a4b      	ldr	r2, [pc, #300]	; (8000ab0 <main+0x1d4>)
 8000982:	461c      	mov	r4, r3
 8000984:	4613      	mov	r3, r2
 8000986:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000988:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint16_t nRowsTrue_mat_mult_f32 = nRowsA;
 800098c:	f8b7 31b6 	ldrh.w	r3, [r7, #438]	; 0x1b6
 8000990:	f8a7 31ae 	strh.w	r3, [r7, #430]	; 0x1ae
  uint16_t nColsTrue_mat_mult_f32 = nColsB;
 8000994:	f8b7 31b0 	ldrh.w	r3, [r7, #432]	; 0x1b0
 8000998:	f8a7 31ac 	strh.w	r3, [r7, #428]	; 0x1ac
  float32_t pDataTrue_mat_mult_f32[] = {18,5,11,44,11,25,70,17,39};
 800099c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80009a0:	4a44      	ldr	r2, [pc, #272]	; (8000ab4 <main+0x1d8>)
 80009a2:	461c      	mov	r4, r3
 80009a4:	4615      	mov	r5, r2
 80009a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009ae:	682b      	ldr	r3, [r5, #0]
 80009b0:	6023      	str	r3, [r4, #0]
//  float32_t pDataTrue_covariance_f32[] = {
//		  19,8,	6,4,-3,-5,-5,-16,-16,8,14.3333333333333,8.66666666666667,3,4,-1.66666666666667,-10,-3.66666666666667,-12,6,8.66666666666667,5.33333333333333,2,2,-1.33333333333333,-6,-3.33333333333333,-8,4,3,2,1,0,-1,-2,-3,-4,-3,4,2,0,3,1,-3,4.00000000000000,0,-5,-1.66666666666667,-1.33333333333333,-1,1,1.33333333333333,1,4.33333333333333,4,-5,-10,-6,-2,-3,1,7,2.00000000000000,8,-16,-3.66666666666667,-3.33333333333333,-3,4.00000000000000,4.33333333333333,2.00000000000000,14.3333333333333,12,-16,-12,-8,-4,0,4,8,12,16
//  };
  float32_t pDataTrue_covariance_f32[] = {16.3333,-2.3333,1.1667,5.333,-2.3333,16.3333,5.8333,-9.3333,1.1667,5.8333,2.3333,-2.8333,5.3333,-9.3333,-2.8333,6.3333};
 80009b2:	f107 0318 	add.w	r3, r7, #24
 80009b6:	4a40      	ldr	r2, [pc, #256]	; (8000ab8 <main+0x1dc>)
 80009b8:	461c      	mov	r4, r3
 80009ba:	4615      	mov	r5, r2
 80009bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80009cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint16_t nRowsTrue_mat_trans_f32 = 2;
 80009d0:	2302      	movs	r3, #2
 80009d2:	f8a7 31aa 	strh.w	r3, [r7, #426]	; 0x1aa
  uint16_t nColsTrue_mat_trans_f32 = 2;
 80009d6:	2302      	movs	r3, #2
 80009d8:	f8a7 31a8 	strh.w	r3, [r7, #424]	; 0x1a8
  float32_t pDataTrue_mat_trans_f32[] = {8,5,1,2,3,4};
 80009dc:	463b      	mov	r3, r7
 80009de:	4a37      	ldr	r2, [pc, #220]	; (8000abc <main+0x1e0>)
 80009e0:	461c      	mov	r4, r3
 80009e2:	4615      	mov	r5, r2
 80009e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009e8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80009ec:	e884 0003 	stmia.w	r4, {r0, r1}

  arm_mat_init_f32(&matrixA, nRowsA, nColsA, pDataA);
 80009f0:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 80009f4:	f8b7 21b4 	ldrh.w	r2, [r7, #436]	; 0x1b4
 80009f8:	f8b7 11b6 	ldrh.w	r1, [r7, #438]	; 0x1b6
 80009fc:	f507 70ce 	add.w	r0, r7, #412	; 0x19c
 8000a00:	f004 fd32 	bl	8005468 <arm_mat_init_f32>
  arm_mat_init_f32(&matrixB, nRowsB, nColsB, pDataB);
 8000a04:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8000a08:	f8b7 21b0 	ldrh.w	r2, [r7, #432]	; 0x1b0
 8000a0c:	f8b7 11b2 	ldrh.w	r1, [r7, #434]	; 0x1b2
 8000a10:	f507 70ca 	add.w	r0, r7, #404	; 0x194
 8000a14:	f004 fd28 	bl	8005468 <arm_mat_init_f32>
  arm_mat_init_f32(&matrixTrue_mat_mult_f32, nRowsTrue_mat_mult_f32, nColsTrue_mat_mult_f32, pDataTrue_mat_mult_f32);
 8000a18:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000a1c:	f8b7 21ac 	ldrh.w	r2, [r7, #428]	; 0x1ac
 8000a20:	f8b7 11ae 	ldrh.w	r1, [r7, #430]	; 0x1ae
 8000a24:	f507 70c6 	add.w	r0, r7, #396	; 0x18c
 8000a28:	f004 fd1e 	bl	8005468 <arm_mat_init_f32>
  arm_mat_init_f32(&matrixTrue_mat_trans_f32, nRowsTrue_mat_trans_f32, nColsTrue_mat_trans_f32, pDataTrue_mat_trans_f32);
 8000a2c:	463b      	mov	r3, r7
 8000a2e:	f8b7 21a8 	ldrh.w	r2, [r7, #424]	; 0x1a8
 8000a32:	f8b7 11aa 	ldrh.w	r1, [r7, #426]	; 0x1aa
 8000a36:	f507 70c2 	add.w	r0, r7, #388	; 0x184
 8000a3a:	f004 fd15 	bl	8005468 <arm_mat_init_f32>

  // Call the relevant test
//  arm_status test_result = mat_mult_f32_test(matrixA, matrixB, matrixTrue_mat_mult_f32);
//  arm_status test_result = mat_trans_f32_test(matrixB, matrixTrue_mat_trans_f32);
//  arm_status test_result = create_data_matrix_f32_test_3_arrays(pDataA, pDataB, pDataC, pDataTrue_create_data_matrix_f32_test_3_arrays);
  arm_status test_result = create_covariance_matrix_f32_test_3_arrays(pDataX, pDataY, pDataZ, pDataTrue_covariance_f32);
 8000a3e:	f107 0318 	add.w	r3, r7, #24
 8000a42:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8000a46:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8000a4a:	f107 009c 	add.w	r0, r7, #156	; 0x9c
 8000a4e:	f7ff feef 	bl	8000830 <create_covariance_matrix_f32_test_3_arrays>
 8000a52:	4603      	mov	r3, r0
 8000a54:	f887 31a7 	strb.w	r3, [r7, #423]	; 0x1a7
  // Depending on the test result, blink LED's appropriately
  if (test_result == ARM_MATH_SIZE_MISMATCH) {
 8000a58:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 8000a5c:	f113 0f03 	cmn.w	r3, #3
 8000a60:	d101      	bne.n	8000a66 <main+0x18a>
	  Error_Handler();
 8000a62:	f000 fa0b 	bl	8000e7c <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (test_result == ARM_MATH_SUCCESS) {
 8000a66:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d104      	bne.n	8000a78 <main+0x19c>
		  HAL_GPIO_TogglePin(Green_LED_GPIO_Port, Green_LED_Pin);
 8000a6e:	2101      	movs	r1, #1
 8000a70:	4813      	ldr	r0, [pc, #76]	; (8000ac0 <main+0x1e4>)
 8000a72:	f000 fecc 	bl	800180e <HAL_GPIO_TogglePin>
 8000a76:	e009      	b.n	8000a8c <main+0x1b0>
	  }
	  else if (test_result == ARM_MATH_TEST_FAILURE) {
 8000a78:	f997 31a7 	ldrsb.w	r3, [r7, #423]	; 0x1a7
 8000a7c:	f113 0f06 	cmn.w	r3, #6
 8000a80:	d104      	bne.n	8000a8c <main+0x1b0>
		  HAL_GPIO_TogglePin(Red_LED_GPIO_Port, Red_LED_Pin);
 8000a82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a86:	480e      	ldr	r0, [pc, #56]	; (8000ac0 <main+0x1e4>)
 8000a88:	f000 fec1 	bl	800180e <HAL_GPIO_TogglePin>
	  }
	  HAL_Delay(1000);
 8000a8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a90:	f000 fbec 	bl	800126c <HAL_Delay>
	  if (test_result == ARM_MATH_SUCCESS) {
 8000a94:	e7e7      	b.n	8000a66 <main+0x18a>
 8000a96:	bf00      	nop
 8000a98:	08005568 	.word	0x08005568
 8000a9c:	0800558c 	.word	0x0800558c
 8000aa0:	080055b0 	.word	0x080055b0
 8000aa4:	080055d4 	.word	0x080055d4
 8000aa8:	08005640 	.word	0x08005640
 8000aac:	08005650 	.word	0x08005650
 8000ab0:	08005660 	.word	0x08005660
 8000ab4:	08005670 	.word	0x08005670
 8000ab8:	08005694 	.word	0x08005694
 8000abc:	080056d4 	.word	0x080056d4
 8000ac0:	58020400 	.word	0x58020400

08000ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b09c      	sub	sp, #112	; 0x70
 8000ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ace:	224c      	movs	r2, #76	; 0x4c
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f004 fd34 	bl	8005540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	2220      	movs	r2, #32
 8000adc:	2100      	movs	r1, #0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f004 fd2e 	bl	8005540 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ae4:	2004      	movs	r0, #4
 8000ae6:	f000 fead 	bl	8001844 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000aea:	2300      	movs	r3, #0
 8000aec:	603b      	str	r3, [r7, #0]
 8000aee:	4b2b      	ldr	r3, [pc, #172]	; (8000b9c <SystemClock_Config+0xd8>)
 8000af0:	699b      	ldr	r3, [r3, #24]
 8000af2:	4a2a      	ldr	r2, [pc, #168]	; (8000b9c <SystemClock_Config+0xd8>)
 8000af4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000af8:	6193      	str	r3, [r2, #24]
 8000afa:	4b28      	ldr	r3, [pc, #160]	; (8000b9c <SystemClock_Config+0xd8>)
 8000afc:	699b      	ldr	r3, [r3, #24]
 8000afe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b02:	603b      	str	r3, [r7, #0]
 8000b04:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b06:	bf00      	nop
 8000b08:	4b24      	ldr	r3, [pc, #144]	; (8000b9c <SystemClock_Config+0xd8>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b14:	d1f8      	bne.n	8000b08 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000b16:	2321      	movs	r3, #33	; 0x21
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b1a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000b1e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b20:	2301      	movs	r3, #1
 8000b22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b24:	2302      	movs	r3, #2
 8000b26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000b30:	2318      	movs	r3, #24
 8000b32:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b34:	2302      	movs	r3, #2
 8000b36:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b38:	2304      	movs	r3, #4
 8000b3a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b40:	230c      	movs	r3, #12
 8000b42:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b50:	4618      	mov	r0, r3
 8000b52:	f000 fed1 	bl	80018f8 <HAL_RCC_OscConfig>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000b5c:	f000 f98e 	bl	8000e7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b60:	233f      	movs	r3, #63	; 0x3f
 8000b62:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b64:	2303      	movs	r3, #3
 8000b66:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	2102      	movs	r1, #2
 8000b84:	4618      	mov	r0, r3
 8000b86:	f001 fabb 	bl	8002100 <HAL_RCC_ClockConfig>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000b90:	f000 f974 	bl	8000e7c <Error_Handler>
  }
}
 8000b94:	bf00      	nop
 8000b96:	3770      	adds	r7, #112	; 0x70
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	58024800 	.word	0x58024800

08000ba0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ba4:	4b22      	ldr	r3, [pc, #136]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000ba6:	4a23      	ldr	r2, [pc, #140]	; (8000c34 <MX_USART3_UART_Init+0x94>)
 8000ba8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000baa:	4b21      	ldr	r3, [pc, #132]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bb0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bb2:	4b1f      	ldr	r3, [pc, #124]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000bb8:	4b1d      	ldr	r3, [pc, #116]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000bbe:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bc4:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bc6:	220c      	movs	r2, #12
 8000bc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bca:	4b19      	ldr	r3, [pc, #100]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd0:	4b17      	ldr	r3, [pc, #92]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bd6:	4b16      	ldr	r3, [pc, #88]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bdc:	4b14      	ldr	r3, [pc, #80]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000be2:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000be8:	4811      	ldr	r0, [pc, #68]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bea:	f003 f943 	bl	8003e74 <HAL_UART_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000bf4:	f000 f942 	bl	8000e7c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	480d      	ldr	r0, [pc, #52]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000bfc:	f004 f9d6 	bl	8004fac <HAL_UARTEx_SetTxFifoThreshold>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c06:	f000 f939 	bl	8000e7c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4808      	ldr	r0, [pc, #32]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000c0e:	f004 fa0b 	bl	8005028 <HAL_UARTEx_SetRxFifoThreshold>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c18:	f000 f930 	bl	8000e7c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c1c:	4804      	ldr	r0, [pc, #16]	; (8000c30 <MX_USART3_UART_Init+0x90>)
 8000c1e:	f004 f98c 	bl	8004f3a <HAL_UARTEx_DisableFifoMode>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c28:	f000 f928 	bl	8000e7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	2400002c 	.word	0x2400002c
 8000c34:	40004800 	.word	0x40004800

08000c38 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	; 0x38
 8000c4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	60da      	str	r2, [r3, #12]
 8000c5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c5e:	4b80      	ldr	r3, [pc, #512]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000c60:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c64:	4a7e      	ldr	r2, [pc, #504]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000c66:	f043 0304 	orr.w	r3, r3, #4
 8000c6a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c6e:	4b7c      	ldr	r3, [pc, #496]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000c70:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	623b      	str	r3, [r7, #32]
 8000c7a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c7c:	4b78      	ldr	r3, [pc, #480]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000c7e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c82:	4a77      	ldr	r2, [pc, #476]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000c84:	f043 0320 	orr.w	r3, r3, #32
 8000c88:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c8c:	4b74      	ldr	r3, [pc, #464]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000c8e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c92:	f003 0320 	and.w	r3, r3, #32
 8000c96:	61fb      	str	r3, [r7, #28]
 8000c98:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c9a:	4b71      	ldr	r3, [pc, #452]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000c9c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ca0:	4a6f      	ldr	r2, [pc, #444]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000ca2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ca6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000caa:	4b6d      	ldr	r3, [pc, #436]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000cac:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cb4:	61bb      	str	r3, [r7, #24]
 8000cb6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb8:	4b69      	ldr	r3, [pc, #420]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000cba:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cbe:	4a68      	ldr	r2, [pc, #416]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000cc0:	f043 0302 	orr.w	r3, r3, #2
 8000cc4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000cc8:	4b65      	ldr	r3, [pc, #404]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000cca:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cce:	f003 0302 	and.w	r3, r3, #2
 8000cd2:	617b      	str	r3, [r7, #20]
 8000cd4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd6:	4b62      	ldr	r3, [pc, #392]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000cd8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cdc:	4a60      	ldr	r2, [pc, #384]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000cde:	f043 0308 	orr.w	r3, r3, #8
 8000ce2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ce6:	4b5e      	ldr	r3, [pc, #376]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000ce8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cec:	f003 0308 	and.w	r3, r3, #8
 8000cf0:	613b      	str	r3, [r7, #16]
 8000cf2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cf4:	4b5a      	ldr	r3, [pc, #360]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000cf6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000cfa:	4a59      	ldr	r2, [pc, #356]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d00:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d04:	4b56      	ldr	r3, [pc, #344]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000d06:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d12:	4b53      	ldr	r3, [pc, #332]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000d14:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d18:	4a51      	ldr	r2, [pc, #324]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d22:	4b4f      	ldr	r3, [pc, #316]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000d24:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d28:	f003 0301 	and.w	r3, r3, #1
 8000d2c:	60bb      	str	r3, [r7, #8]
 8000d2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d30:	4b4b      	ldr	r3, [pc, #300]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000d32:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d36:	4a4a      	ldr	r2, [pc, #296]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000d38:	f043 0310 	orr.w	r3, r3, #16
 8000d3c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000d40:	4b47      	ldr	r3, [pc, #284]	; (8000e60 <MX_GPIO_Init+0x218>)
 8000d42:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000d46:	f003 0310 	and.w	r3, r3, #16
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d54:	4843      	ldr	r0, [pc, #268]	; (8000e64 <MX_GPIO_Init+0x21c>)
 8000d56:	f000 fd41 	bl	80017dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Green_LED_Pin|Red_LED_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f244 0101 	movw	r1, #16385	; 0x4001
 8000d60:	4841      	ldr	r0, [pc, #260]	; (8000e68 <MX_GPIO_Init+0x220>)
 8000d62:	f000 fd3b 	bl	80017dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Yellow_LED_GPIO_Port, Yellow_LED_Pin, GPIO_PIN_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2102      	movs	r1, #2
 8000d6a:	4840      	ldr	r0, [pc, #256]	; (8000e6c <MX_GPIO_Init+0x224>)
 8000d6c:	f000 fd36 	bl	80017dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d76:	2300      	movs	r3, #0
 8000d78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d82:	4619      	mov	r1, r3
 8000d84:	483a      	ldr	r0, [pc, #232]	; (8000e70 <MX_GPIO_Init+0x228>)
 8000d86:	f000 fb79 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000d8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d90:	2301      	movs	r3, #1
 8000d92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000d9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da0:	4619      	mov	r1, r3
 8000da2:	4830      	ldr	r0, [pc, #192]	; (8000e64 <MX_GPIO_Init+0x21c>)
 8000da4:	f000 fb6a 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pins : Green_LED_Pin Red_LED_Pin */
  GPIO_InitStruct.Pin = Green_LED_Pin|Red_LED_Pin;
 8000da8:	f244 0301 	movw	r3, #16385	; 0x4001
 8000dac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dae:	2301      	movs	r3, #1
 8000db0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db6:	2300      	movs	r3, #0
 8000db8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4829      	ldr	r0, [pc, #164]	; (8000e68 <MX_GPIO_Init+0x220>)
 8000dc2:	f000 fb5b 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000dc6:	2380      	movs	r3, #128	; 0x80
 8000dc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000dce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000dd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4826      	ldr	r0, [pc, #152]	; (8000e74 <MX_GPIO_Init+0x22c>)
 8000ddc:	f000 fb4e 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000de0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000de4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df2:	4619      	mov	r1, r3
 8000df4:	4820      	ldr	r0, [pc, #128]	; (8000e78 <MX_GPIO_Init+0x230>)
 8000df6:	f000 fb41 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000dfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	2302      	movs	r3, #2
 8000e02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000e0c:	230a      	movs	r3, #10
 8000e0e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000e10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e14:	4619      	mov	r1, r3
 8000e16:	4818      	ldr	r0, [pc, #96]	; (8000e78 <MX_GPIO_Init+0x230>)
 8000e18:	f000 fb30 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_N_Pin USB_FS_P_Pin */
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000e1c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e22:	2302      	movs	r3, #2
 8000e24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e32:	4619      	mov	r1, r3
 8000e34:	4810      	ldr	r0, [pc, #64]	; (8000e78 <MX_GPIO_Init+0x230>)
 8000e36:	f000 fb21 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pin : Yellow_LED_Pin */
  GPIO_InitStruct.Pin = Yellow_LED_Pin;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2300      	movs	r3, #0
 8000e48:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Yellow_LED_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4806      	ldr	r0, [pc, #24]	; (8000e6c <MX_GPIO_Init+0x224>)
 8000e52:	f000 fb13 	bl	800147c <HAL_GPIO_Init>

}
 8000e56:	bf00      	nop
 8000e58:	3738      	adds	r7, #56	; 0x38
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	58024400 	.word	0x58024400
 8000e64:	58021400 	.word	0x58021400
 8000e68:	58020400 	.word	0x58020400
 8000e6c:	58021000 	.word	0x58021000
 8000e70:	58020800 	.word	0x58020800
 8000e74:	58021800 	.word	0x58021800
 8000e78:	58020000 	.word	0x58020000

08000e7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e80:	b672      	cpsid	i
}
 8000e82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(Red_LED_GPIO_Port, Red_LED_Pin, GPIO_PIN_SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e8a:	4807      	ldr	r0, [pc, #28]	; (8000ea8 <Error_Handler+0x2c>)
 8000e8c:	f000 fca6 	bl	80017dc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Green_LED_GPIO_Port, Green_LED_Pin, GPIO_PIN_SET);
 8000e90:	2201      	movs	r2, #1
 8000e92:	2101      	movs	r1, #1
 8000e94:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <Error_Handler+0x2c>)
 8000e96:	f000 fca1 	bl	80017dc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Yellow_LED_GPIO_Port, Yellow_LED_Pin, GPIO_PIN_SET);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	4803      	ldr	r0, [pc, #12]	; (8000eac <Error_Handler+0x30>)
 8000ea0:	f000 fc9c 	bl	80017dc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Red_LED_GPIO_Port, Red_LED_Pin, GPIO_PIN_SET);
 8000ea4:	e7ee      	b.n	8000e84 <Error_Handler+0x8>
 8000ea6:	bf00      	nop
 8000ea8:	58020400 	.word	0x58020400
 8000eac:	58021000 	.word	0x58021000

08000eb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb6:	4b0a      	ldr	r3, [pc, #40]	; (8000ee0 <HAL_MspInit+0x30>)
 8000eb8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000ebc:	4a08      	ldr	r2, [pc, #32]	; (8000ee0 <HAL_MspInit+0x30>)
 8000ebe:	f043 0302 	orr.w	r3, r3, #2
 8000ec2:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <HAL_MspInit+0x30>)
 8000ec8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000ecc:	f003 0302 	and.w	r3, r3, #2
 8000ed0:	607b      	str	r3, [r7, #4]
 8000ed2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	58024400 	.word	0x58024400

08000ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b0b8      	sub	sp, #224	; 0xe0
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	22b8      	movs	r2, #184	; 0xb8
 8000f02:	2100      	movs	r1, #0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f004 fb1b 	bl	8005540 <memset>
  if(huart->Instance==USART3)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a25      	ldr	r2, [pc, #148]	; (8000fa4 <HAL_UART_MspInit+0xc0>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d142      	bne.n	8000f9a <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f14:	2302      	movs	r3, #2
 8000f16:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 fc78 	bl	8002818 <HAL_RCCEx_PeriphCLKConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f2e:	f7ff ffa5 	bl	8000e7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f32:	4b1d      	ldr	r3, [pc, #116]	; (8000fa8 <HAL_UART_MspInit+0xc4>)
 8000f34:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000f38:	4a1b      	ldr	r2, [pc, #108]	; (8000fa8 <HAL_UART_MspInit+0xc4>)
 8000f3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f3e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000f42:	4b19      	ldr	r3, [pc, #100]	; (8000fa8 <HAL_UART_MspInit+0xc4>)
 8000f44:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000f48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f4c:	613b      	str	r3, [r7, #16]
 8000f4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f50:	4b15      	ldr	r3, [pc, #84]	; (8000fa8 <HAL_UART_MspInit+0xc4>)
 8000f52:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f56:	4a14      	ldr	r2, [pc, #80]	; (8000fa8 <HAL_UART_MspInit+0xc4>)
 8000f58:	f043 0308 	orr.w	r3, r3, #8
 8000f5c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <HAL_UART_MspInit+0xc4>)
 8000f62:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f66:	f003 0308 	and.w	r3, r3, #8
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000f6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f72:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f76:	2302      	movs	r3, #2
 8000f78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f82:	2300      	movs	r3, #0
 8000f84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f88:	2307      	movs	r3, #7
 8000f8a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f8e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f92:	4619      	mov	r1, r3
 8000f94:	4805      	ldr	r0, [pc, #20]	; (8000fac <HAL_UART_MspInit+0xc8>)
 8000f96:	f000 fa71 	bl	800147c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f9a:	bf00      	nop
 8000f9c:	37e0      	adds	r7, #224	; 0xe0
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40004800 	.word	0x40004800
 8000fa8:	58024400 	.word	0x58024400
 8000fac:	58020c00 	.word	0x58020c00

08000fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fb4:	e7fe      	b.n	8000fb4 <NMI_Handler+0x4>

08000fb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fba:	e7fe      	b.n	8000fba <HardFault_Handler+0x4>

08000fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <MemManage_Handler+0x4>

08000fc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <BusFault_Handler+0x4>

08000fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <UsageFault_Handler+0x4>

08000fce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr

08000fea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fea:	b480      	push	{r7}
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr

08000ff8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ffc:	f000 f916 	bl	800122c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}

08001004 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001008:	4b32      	ldr	r3, [pc, #200]	; (80010d4 <SystemInit+0xd0>)
 800100a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800100e:	4a31      	ldr	r2, [pc, #196]	; (80010d4 <SystemInit+0xd0>)
 8001010:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001014:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001018:	4b2f      	ldr	r3, [pc, #188]	; (80010d8 <SystemInit+0xd4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 030f 	and.w	r3, r3, #15
 8001020:	2b02      	cmp	r3, #2
 8001022:	d807      	bhi.n	8001034 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001024:	4b2c      	ldr	r3, [pc, #176]	; (80010d8 <SystemInit+0xd4>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f023 030f 	bic.w	r3, r3, #15
 800102c:	4a2a      	ldr	r2, [pc, #168]	; (80010d8 <SystemInit+0xd4>)
 800102e:	f043 0303 	orr.w	r3, r3, #3
 8001032:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001034:	4b29      	ldr	r3, [pc, #164]	; (80010dc <SystemInit+0xd8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a28      	ldr	r2, [pc, #160]	; (80010dc <SystemInit+0xd8>)
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001040:	4b26      	ldr	r3, [pc, #152]	; (80010dc <SystemInit+0xd8>)
 8001042:	2200      	movs	r2, #0
 8001044:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001046:	4b25      	ldr	r3, [pc, #148]	; (80010dc <SystemInit+0xd8>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	4924      	ldr	r1, [pc, #144]	; (80010dc <SystemInit+0xd8>)
 800104c:	4b24      	ldr	r3, [pc, #144]	; (80010e0 <SystemInit+0xdc>)
 800104e:	4013      	ands	r3, r2
 8001050:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001052:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <SystemInit+0xd4>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 030c 	and.w	r3, r3, #12
 800105a:	2b00      	cmp	r3, #0
 800105c:	d007      	beq.n	800106e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800105e:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <SystemInit+0xd4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f023 030f 	bic.w	r3, r3, #15
 8001066:	4a1c      	ldr	r2, [pc, #112]	; (80010d8 <SystemInit+0xd4>)
 8001068:	f043 0303 	orr.w	r3, r3, #3
 800106c:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800106e:	4b1b      	ldr	r3, [pc, #108]	; (80010dc <SystemInit+0xd8>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001074:	4b19      	ldr	r3, [pc, #100]	; (80010dc <SystemInit+0xd8>)
 8001076:	2200      	movs	r2, #0
 8001078:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 800107a:	4b18      	ldr	r3, [pc, #96]	; (80010dc <SystemInit+0xd8>)
 800107c:	2200      	movs	r2, #0
 800107e:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001080:	4b16      	ldr	r3, [pc, #88]	; (80010dc <SystemInit+0xd8>)
 8001082:	4a18      	ldr	r2, [pc, #96]	; (80010e4 <SystemInit+0xe0>)
 8001084:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <SystemInit+0xd8>)
 8001088:	4a17      	ldr	r2, [pc, #92]	; (80010e8 <SystemInit+0xe4>)
 800108a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800108c:	4b13      	ldr	r3, [pc, #76]	; (80010dc <SystemInit+0xd8>)
 800108e:	4a17      	ldr	r2, [pc, #92]	; (80010ec <SystemInit+0xe8>)
 8001090:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001092:	4b12      	ldr	r3, [pc, #72]	; (80010dc <SystemInit+0xd8>)
 8001094:	2200      	movs	r2, #0
 8001096:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001098:	4b10      	ldr	r3, [pc, #64]	; (80010dc <SystemInit+0xd8>)
 800109a:	4a14      	ldr	r2, [pc, #80]	; (80010ec <SystemInit+0xe8>)
 800109c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800109e:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <SystemInit+0xd8>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010a4:	4b0d      	ldr	r3, [pc, #52]	; (80010dc <SystemInit+0xd8>)
 80010a6:	4a11      	ldr	r2, [pc, #68]	; (80010ec <SystemInit+0xe8>)
 80010a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80010aa:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <SystemInit+0xd8>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <SystemInit+0xd8>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a09      	ldr	r2, [pc, #36]	; (80010dc <SystemInit+0xd8>)
 80010b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80010bc:	4b07      	ldr	r3, [pc, #28]	; (80010dc <SystemInit+0xd8>)
 80010be:	2200      	movs	r2, #0
 80010c0:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <SystemInit+0xec>)
 80010c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80010c8:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 80010ca:	bf00      	nop
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00
 80010d8:	52002000 	.word	0x52002000
 80010dc:	58024400 	.word	0x58024400
 80010e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80010e4:	02020200 	.word	0x02020200
 80010e8:	01ff0000 	.word	0x01ff0000
 80010ec:	01010280 	.word	0x01010280
 80010f0:	52004000 	.word	0x52004000

080010f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80010f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800112c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010f8:	f7ff ff84 	bl	8001004 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010fc:	480c      	ldr	r0, [pc, #48]	; (8001130 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010fe:	490d      	ldr	r1, [pc, #52]	; (8001134 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001100:	4a0d      	ldr	r2, [pc, #52]	; (8001138 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001104:	e002      	b.n	800110c <LoopCopyDataInit>

08001106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110a:	3304      	adds	r3, #4

0800110c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 800110c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800110e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001110:	d3f9      	bcc.n	8001106 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001112:	4a0a      	ldr	r2, [pc, #40]	; (800113c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001114:	4c0a      	ldr	r4, [pc, #40]	; (8001140 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001118:	e001      	b.n	800111e <LoopFillZerobss>

0800111a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800111c:	3204      	adds	r2, #4

0800111e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800111e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001120:	d3fb      	bcc.n	800111a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001122:	f004 f9db 	bl	80054dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001126:	f7ff fbd9 	bl	80008dc <main>
  bx  lr
 800112a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800112c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001130:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001134:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001138:	08005734 	.word	0x08005734
  ldr r2, =_sbss
 800113c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001140:	240000c0 	.word	0x240000c0

08001144 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001144:	e7fe      	b.n	8001144 <ADC_IRQHandler>
	...

08001148 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800114e:	2003      	movs	r0, #3
 8001150:	f000 f962 	bl	8001418 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001154:	f001 f98a 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8001158:	4602      	mov	r2, r0
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <HAL_Init+0x68>)
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	0a1b      	lsrs	r3, r3, #8
 8001160:	f003 030f 	and.w	r3, r3, #15
 8001164:	4913      	ldr	r1, [pc, #76]	; (80011b4 <HAL_Init+0x6c>)
 8001166:	5ccb      	ldrb	r3, [r1, r3]
 8001168:	f003 031f 	and.w	r3, r3, #31
 800116c:	fa22 f303 	lsr.w	r3, r2, r3
 8001170:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <HAL_Init+0x68>)
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	4a0e      	ldr	r2, [pc, #56]	; (80011b4 <HAL_Init+0x6c>)
 800117c:	5cd3      	ldrb	r3, [r2, r3]
 800117e:	f003 031f 	and.w	r3, r3, #31
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	fa22 f303 	lsr.w	r3, r2, r3
 8001188:	4a0b      	ldr	r2, [pc, #44]	; (80011b8 <HAL_Init+0x70>)
 800118a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800118c:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <HAL_Init+0x74>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001192:	2000      	movs	r0, #0
 8001194:	f000 f814 	bl	80011c0 <HAL_InitTick>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e002      	b.n	80011a8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80011a2:	f7ff fe85 	bl	8000eb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011a6:	2300      	movs	r3, #0
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	58024400 	.word	0x58024400
 80011b4:	080056ec 	.word	0x080056ec
 80011b8:	24000004 	.word	0x24000004
 80011bc:	24000000 	.word	0x24000000

080011c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011c8:	4b15      	ldr	r3, [pc, #84]	; (8001220 <HAL_InitTick+0x60>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d101      	bne.n	80011d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e021      	b.n	8001218 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011d4:	4b13      	ldr	r3, [pc, #76]	; (8001224 <HAL_InitTick+0x64>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b11      	ldr	r3, [pc, #68]	; (8001220 <HAL_InitTick+0x60>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 f939 	bl	8001462 <HAL_SYSTICK_Config>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e00e      	b.n	8001218 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b0f      	cmp	r3, #15
 80011fe:	d80a      	bhi.n	8001216 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001200:	2200      	movs	r2, #0
 8001202:	6879      	ldr	r1, [r7, #4]
 8001204:	f04f 30ff 	mov.w	r0, #4294967295
 8001208:	f000 f911 	bl	800142e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800120c:	4a06      	ldr	r2, [pc, #24]	; (8001228 <HAL_InitTick+0x68>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001212:	2300      	movs	r3, #0
 8001214:	e000      	b.n	8001218 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
}
 8001218:	4618      	mov	r0, r3
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	2400000c 	.word	0x2400000c
 8001224:	24000000 	.word	0x24000000
 8001228:	24000008 	.word	0x24000008

0800122c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001230:	4b06      	ldr	r3, [pc, #24]	; (800124c <HAL_IncTick+0x20>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	4b06      	ldr	r3, [pc, #24]	; (8001250 <HAL_IncTick+0x24>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4a04      	ldr	r2, [pc, #16]	; (8001250 <HAL_IncTick+0x24>)
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	2400000c 	.word	0x2400000c
 8001250:	240000bc 	.word	0x240000bc

08001254 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  return uwTick;
 8001258:	4b03      	ldr	r3, [pc, #12]	; (8001268 <HAL_GetTick+0x14>)
 800125a:	681b      	ldr	r3, [r3, #0]
}
 800125c:	4618      	mov	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	240000bc 	.word	0x240000bc

0800126c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001274:	f7ff ffee 	bl	8001254 <HAL_GetTick>
 8001278:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001284:	d005      	beq.n	8001292 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001286:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <HAL_Delay+0x44>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	461a      	mov	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4413      	add	r3, r2
 8001290:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001292:	bf00      	nop
 8001294:	f7ff ffde 	bl	8001254 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	68fa      	ldr	r2, [r7, #12]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d8f7      	bhi.n	8001294 <HAL_Delay+0x28>
  {
  }
}
 80012a4:	bf00      	nop
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	2400000c 	.word	0x2400000c

080012b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <__NVIC_SetPriorityGrouping+0x40>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012d0:	4013      	ands	r3, r2
 80012d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <__NVIC_SetPriorityGrouping+0x44>)
 80012de:	4313      	orrs	r3, r2
 80012e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012e2:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <__NVIC_SetPriorityGrouping+0x40>)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	60d3      	str	r3, [r2, #12]
}
 80012e8:	bf00      	nop
 80012ea:	3714      	adds	r7, #20
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	e000ed00 	.word	0xe000ed00
 80012f8:	05fa0000 	.word	0x05fa0000

080012fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001300:	4b04      	ldr	r3, [pc, #16]	; (8001314 <__NVIC_GetPriorityGrouping+0x18>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	f003 0307 	and.w	r3, r3, #7
}
 800130a:	4618      	mov	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	6039      	str	r1, [r7, #0]
 8001322:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001324:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001328:	2b00      	cmp	r3, #0
 800132a:	db0a      	blt.n	8001342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	b2da      	uxtb	r2, r3
 8001330:	490c      	ldr	r1, [pc, #48]	; (8001364 <__NVIC_SetPriority+0x4c>)
 8001332:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001336:	0112      	lsls	r2, r2, #4
 8001338:	b2d2      	uxtb	r2, r2
 800133a:	440b      	add	r3, r1
 800133c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001340:	e00a      	b.n	8001358 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	b2da      	uxtb	r2, r3
 8001346:	4908      	ldr	r1, [pc, #32]	; (8001368 <__NVIC_SetPriority+0x50>)
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	f003 030f 	and.w	r3, r3, #15
 800134e:	3b04      	subs	r3, #4
 8001350:	0112      	lsls	r2, r2, #4
 8001352:	b2d2      	uxtb	r2, r2
 8001354:	440b      	add	r3, r1
 8001356:	761a      	strb	r2, [r3, #24]
}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	e000e100 	.word	0xe000e100
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800136c:	b480      	push	{r7}
 800136e:	b089      	sub	sp, #36	; 0x24
 8001370:	af00      	add	r7, sp, #0
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	60b9      	str	r1, [r7, #8]
 8001376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f003 0307 	and.w	r3, r3, #7
 800137e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	f1c3 0307 	rsb	r3, r3, #7
 8001386:	2b04      	cmp	r3, #4
 8001388:	bf28      	it	cs
 800138a:	2304      	movcs	r3, #4
 800138c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	3304      	adds	r3, #4
 8001392:	2b06      	cmp	r3, #6
 8001394:	d902      	bls.n	800139c <NVIC_EncodePriority+0x30>
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	3b03      	subs	r3, #3
 800139a:	e000      	b.n	800139e <NVIC_EncodePriority+0x32>
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a0:	f04f 32ff 	mov.w	r2, #4294967295
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	fa02 f303 	lsl.w	r3, r2, r3
 80013aa:	43da      	mvns	r2, r3
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	401a      	ands	r2, r3
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013b4:	f04f 31ff 	mov.w	r1, #4294967295
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	fa01 f303 	lsl.w	r3, r1, r3
 80013be:	43d9      	mvns	r1, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c4:	4313      	orrs	r3, r2
         );
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3724      	adds	r7, #36	; 0x24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
	...

080013d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3b01      	subs	r3, #1
 80013e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013e4:	d301      	bcc.n	80013ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013e6:	2301      	movs	r3, #1
 80013e8:	e00f      	b.n	800140a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ea:	4a0a      	ldr	r2, [pc, #40]	; (8001414 <SysTick_Config+0x40>)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3b01      	subs	r3, #1
 80013f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013f2:	210f      	movs	r1, #15
 80013f4:	f04f 30ff 	mov.w	r0, #4294967295
 80013f8:	f7ff ff8e 	bl	8001318 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013fc:	4b05      	ldr	r3, [pc, #20]	; (8001414 <SysTick_Config+0x40>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001402:	4b04      	ldr	r3, [pc, #16]	; (8001414 <SysTick_Config+0x40>)
 8001404:	2207      	movs	r2, #7
 8001406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	e000e010 	.word	0xe000e010

08001418 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ff47 	bl	80012b4 <__NVIC_SetPriorityGrouping>
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b086      	sub	sp, #24
 8001432:	af00      	add	r7, sp, #0
 8001434:	4603      	mov	r3, r0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800143c:	f7ff ff5e 	bl	80012fc <__NVIC_GetPriorityGrouping>
 8001440:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	68b9      	ldr	r1, [r7, #8]
 8001446:	6978      	ldr	r0, [r7, #20]
 8001448:	f7ff ff90 	bl	800136c <NVIC_EncodePriority>
 800144c:	4602      	mov	r2, r0
 800144e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001452:	4611      	mov	r1, r2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff5f 	bl	8001318 <__NVIC_SetPriority>
}
 800145a:	bf00      	nop
 800145c:	3718      	adds	r7, #24
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f7ff ffb2 	bl	80013d4 <SysTick_Config>
 8001470:	4603      	mov	r3, r0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800147c:	b480      	push	{r7}
 800147e:	b089      	sub	sp, #36	; 0x24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001486:	2300      	movs	r3, #0
 8001488:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800148a:	4b89      	ldr	r3, [pc, #548]	; (80016b0 <HAL_GPIO_Init+0x234>)
 800148c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800148e:	e194      	b.n	80017ba <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	2101      	movs	r1, #1
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	fa01 f303 	lsl.w	r3, r1, r3
 800149c:	4013      	ands	r3, r2
 800149e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f000 8186 	beq.w	80017b4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f003 0303 	and.w	r3, r3, #3
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d005      	beq.n	80014c0 <HAL_GPIO_Init+0x44>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f003 0303 	and.w	r3, r3, #3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d130      	bne.n	8001522 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	2203      	movs	r2, #3
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	43db      	mvns	r3, r3
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4013      	ands	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	68da      	ldr	r2, [r3, #12]
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014f6:	2201      	movs	r2, #1
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43db      	mvns	r3, r3
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	4013      	ands	r3, r2
 8001504:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	091b      	lsrs	r3, r3, #4
 800150c:	f003 0201 	and.w	r2, r3, #1
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	4313      	orrs	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f003 0303 	and.w	r3, r3, #3
 800152a:	2b03      	cmp	r3, #3
 800152c:	d017      	beq.n	800155e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	68db      	ldr	r3, [r3, #12]
 8001532:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	2203      	movs	r2, #3
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4013      	ands	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	689a      	ldr	r2, [r3, #8]
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	4313      	orrs	r3, r2
 8001556:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	69ba      	ldr	r2, [r7, #24]
 800155c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f003 0303 	and.w	r3, r3, #3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d123      	bne.n	80015b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	08da      	lsrs	r2, r3, #3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3208      	adds	r2, #8
 8001572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001576:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	220f      	movs	r2, #15
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43db      	mvns	r3, r3
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	4013      	ands	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	691a      	ldr	r2, [r3, #16]
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	f003 0307 	and.w	r3, r3, #7
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	08da      	lsrs	r2, r3, #3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3208      	adds	r2, #8
 80015ac:	69b9      	ldr	r1, [r7, #24]
 80015ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	2203      	movs	r2, #3
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43db      	mvns	r3, r3
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	4013      	ands	r3, r2
 80015c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f003 0203 	and.w	r2, r3, #3
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	4313      	orrs	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	69ba      	ldr	r2, [r7, #24]
 80015e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	f000 80e0 	beq.w	80017b4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f4:	4b2f      	ldr	r3, [pc, #188]	; (80016b4 <HAL_GPIO_Init+0x238>)
 80015f6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80015fa:	4a2e      	ldr	r2, [pc, #184]	; (80016b4 <HAL_GPIO_Init+0x238>)
 80015fc:	f043 0302 	orr.w	r3, r3, #2
 8001600:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8001604:	4b2b      	ldr	r3, [pc, #172]	; (80016b4 <HAL_GPIO_Init+0x238>)
 8001606:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001612:	4a29      	ldr	r2, [pc, #164]	; (80016b8 <HAL_GPIO_Init+0x23c>)
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	089b      	lsrs	r3, r3, #2
 8001618:	3302      	adds	r3, #2
 800161a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f003 0303 	and.w	r3, r3, #3
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	220f      	movs	r2, #15
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	43db      	mvns	r3, r3
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	4013      	ands	r3, r2
 8001634:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a20      	ldr	r2, [pc, #128]	; (80016bc <HAL_GPIO_Init+0x240>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d052      	beq.n	80016e4 <HAL_GPIO_Init+0x268>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a1f      	ldr	r2, [pc, #124]	; (80016c0 <HAL_GPIO_Init+0x244>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d031      	beq.n	80016aa <HAL_GPIO_Init+0x22e>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a1e      	ldr	r2, [pc, #120]	; (80016c4 <HAL_GPIO_Init+0x248>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d02b      	beq.n	80016a6 <HAL_GPIO_Init+0x22a>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a1d      	ldr	r2, [pc, #116]	; (80016c8 <HAL_GPIO_Init+0x24c>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d025      	beq.n	80016a2 <HAL_GPIO_Init+0x226>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a1c      	ldr	r2, [pc, #112]	; (80016cc <HAL_GPIO_Init+0x250>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d01f      	beq.n	800169e <HAL_GPIO_Init+0x222>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a1b      	ldr	r2, [pc, #108]	; (80016d0 <HAL_GPIO_Init+0x254>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d019      	beq.n	800169a <HAL_GPIO_Init+0x21e>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a1a      	ldr	r2, [pc, #104]	; (80016d4 <HAL_GPIO_Init+0x258>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d013      	beq.n	8001696 <HAL_GPIO_Init+0x21a>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a19      	ldr	r2, [pc, #100]	; (80016d8 <HAL_GPIO_Init+0x25c>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d00d      	beq.n	8001692 <HAL_GPIO_Init+0x216>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a18      	ldr	r2, [pc, #96]	; (80016dc <HAL_GPIO_Init+0x260>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d007      	beq.n	800168e <HAL_GPIO_Init+0x212>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a17      	ldr	r2, [pc, #92]	; (80016e0 <HAL_GPIO_Init+0x264>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d101      	bne.n	800168a <HAL_GPIO_Init+0x20e>
 8001686:	2309      	movs	r3, #9
 8001688:	e02d      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 800168a:	230a      	movs	r3, #10
 800168c:	e02b      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 800168e:	2308      	movs	r3, #8
 8001690:	e029      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 8001692:	2307      	movs	r3, #7
 8001694:	e027      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 8001696:	2306      	movs	r3, #6
 8001698:	e025      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 800169a:	2305      	movs	r3, #5
 800169c:	e023      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 800169e:	2304      	movs	r3, #4
 80016a0:	e021      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 80016a2:	2303      	movs	r3, #3
 80016a4:	e01f      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 80016a6:	2302      	movs	r3, #2
 80016a8:	e01d      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 80016aa:	2301      	movs	r3, #1
 80016ac:	e01b      	b.n	80016e6 <HAL_GPIO_Init+0x26a>
 80016ae:	bf00      	nop
 80016b0:	58000080 	.word	0x58000080
 80016b4:	58024400 	.word	0x58024400
 80016b8:	58000400 	.word	0x58000400
 80016bc:	58020000 	.word	0x58020000
 80016c0:	58020400 	.word	0x58020400
 80016c4:	58020800 	.word	0x58020800
 80016c8:	58020c00 	.word	0x58020c00
 80016cc:	58021000 	.word	0x58021000
 80016d0:	58021400 	.word	0x58021400
 80016d4:	58021800 	.word	0x58021800
 80016d8:	58021c00 	.word	0x58021c00
 80016dc:	58022000 	.word	0x58022000
 80016e0:	58022400 	.word	0x58022400
 80016e4:	2300      	movs	r3, #0
 80016e6:	69fa      	ldr	r2, [r7, #28]
 80016e8:	f002 0203 	and.w	r2, r2, #3
 80016ec:	0092      	lsls	r2, r2, #2
 80016ee:	4093      	lsls	r3, r2
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016f6:	4938      	ldr	r1, [pc, #224]	; (80017d8 <HAL_GPIO_Init+0x35c>)
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	089b      	lsrs	r3, r3, #2
 80016fc:	3302      	adds	r3, #2
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001704:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	43db      	mvns	r3, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4013      	ands	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	4313      	orrs	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800172a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001732:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	43db      	mvns	r3, r3
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	4013      	ands	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d003      	beq.n	8001758 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	4313      	orrs	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001758:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	43db      	mvns	r3, r3
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d003      	beq.n	8001784 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	4313      	orrs	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	43db      	mvns	r3, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4013      	ands	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	3301      	adds	r3, #1
 80017b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	fa22 f303 	lsr.w	r3, r2, r3
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f47f ae63 	bne.w	8001490 <HAL_GPIO_Init+0x14>
  }
}
 80017ca:	bf00      	nop
 80017cc:	bf00      	nop
 80017ce:	3724      	adds	r7, #36	; 0x24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	58000400 	.word	0x58000400

080017dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	460b      	mov	r3, r1
 80017e6:	807b      	strh	r3, [r7, #2]
 80017e8:	4613      	mov	r3, r2
 80017ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017ec:	787b      	ldrb	r3, [r7, #1]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017f2:	887a      	ldrh	r2, [r7, #2]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80017f8:	e003      	b.n	8001802 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80017fa:	887b      	ldrh	r3, [r7, #2]
 80017fc:	041a      	lsls	r2, r3, #16
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	619a      	str	r2, [r3, #24]
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800180e:	b480      	push	{r7}
 8001810:	b085      	sub	sp, #20
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	460b      	mov	r3, r1
 8001818:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001820:	887a      	ldrh	r2, [r7, #2]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4013      	ands	r3, r2
 8001826:	041a      	lsls	r2, r3, #16
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	43d9      	mvns	r1, r3
 800182c:	887b      	ldrh	r3, [r7, #2]
 800182e:	400b      	ands	r3, r1
 8001830:	431a      	orrs	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	619a      	str	r2, [r3, #24]
}
 8001836:	bf00      	nop
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
	...

08001844 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800184c:	4b29      	ldr	r3, [pc, #164]	; (80018f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	2b06      	cmp	r3, #6
 8001856:	d00a      	beq.n	800186e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001858:	4b26      	ldr	r3, [pc, #152]	; (80018f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	429a      	cmp	r2, r3
 8001864:	d001      	beq.n	800186a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e040      	b.n	80018ec <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800186a:	2300      	movs	r3, #0
 800186c:	e03e      	b.n	80018ec <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800186e:	4b21      	ldr	r3, [pc, #132]	; (80018f4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001876:	491f      	ldr	r1, [pc, #124]	; (80018f4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4313      	orrs	r3, r2
 800187c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800187e:	f7ff fce9 	bl	8001254 <HAL_GetTick>
 8001882:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001884:	e009      	b.n	800189a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001886:	f7ff fce5 	bl	8001254 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001894:	d901      	bls.n	800189a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e028      	b.n	80018ec <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800189a:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <HAL_PWREx_ConfigSupply+0xb0>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018a6:	d1ee      	bne.n	8001886 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2b1e      	cmp	r3, #30
 80018ac:	d008      	beq.n	80018c0 <HAL_PWREx_ConfigSupply+0x7c>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b2e      	cmp	r3, #46	; 0x2e
 80018b2:	d005      	beq.n	80018c0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b1d      	cmp	r3, #29
 80018b8:	d002      	beq.n	80018c0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b2d      	cmp	r3, #45	; 0x2d
 80018be:	d114      	bne.n	80018ea <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80018c0:	f7ff fcc8 	bl	8001254 <HAL_GetTick>
 80018c4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80018c6:	e009      	b.n	80018dc <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80018c8:	f7ff fcc4 	bl	8001254 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80018d6:	d901      	bls.n	80018dc <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e007      	b.n	80018ec <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <HAL_PWREx_ConfigSupply+0xb0>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018e8:	d1ee      	bne.n	80018c8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	58024800 	.word	0x58024800

080018f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08c      	sub	sp, #48	; 0x30
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e3f3      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	2b00      	cmp	r3, #0
 8001914:	f000 80b3 	beq.w	8001a7e <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001918:	4b9e      	ldr	r3, [pc, #632]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001920:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001922:	4b9c      	ldr	r3, [pc, #624]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001926:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800192a:	2b10      	cmp	r3, #16
 800192c:	d007      	beq.n	800193e <HAL_RCC_OscConfig+0x46>
 800192e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001930:	2b18      	cmp	r3, #24
 8001932:	d112      	bne.n	800195a <HAL_RCC_OscConfig+0x62>
 8001934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001936:	f003 0303 	and.w	r3, r3, #3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d10d      	bne.n	800195a <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800193e:	4b95      	ldr	r3, [pc, #596]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	f000 8098 	beq.w	8001a7c <HAL_RCC_OscConfig+0x184>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	f040 8093 	bne.w	8001a7c <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e3cb      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001962:	d106      	bne.n	8001972 <HAL_RCC_OscConfig+0x7a>
 8001964:	4b8b      	ldr	r3, [pc, #556]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a8a      	ldr	r2, [pc, #552]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 800196a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800196e:	6013      	str	r3, [r2, #0]
 8001970:	e058      	b.n	8001a24 <HAL_RCC_OscConfig+0x12c>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d112      	bne.n	80019a0 <HAL_RCC_OscConfig+0xa8>
 800197a:	4b86      	ldr	r3, [pc, #536]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a85      	ldr	r2, [pc, #532]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001980:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001984:	6013      	str	r3, [r2, #0]
 8001986:	4b83      	ldr	r3, [pc, #524]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a82      	ldr	r2, [pc, #520]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 800198c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	4b80      	ldr	r3, [pc, #512]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a7f      	ldr	r2, [pc, #508]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001998:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e041      	b.n	8001a24 <HAL_RCC_OscConfig+0x12c>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019a8:	d112      	bne.n	80019d0 <HAL_RCC_OscConfig+0xd8>
 80019aa:	4b7a      	ldr	r3, [pc, #488]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a79      	ldr	r2, [pc, #484]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	4b77      	ldr	r3, [pc, #476]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a76      	ldr	r2, [pc, #472]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019bc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	4b74      	ldr	r3, [pc, #464]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a73      	ldr	r2, [pc, #460]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019cc:	6013      	str	r3, [r2, #0]
 80019ce:	e029      	b.n	8001a24 <HAL_RCC_OscConfig+0x12c>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80019d8:	d112      	bne.n	8001a00 <HAL_RCC_OscConfig+0x108>
 80019da:	4b6e      	ldr	r3, [pc, #440]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a6d      	ldr	r2, [pc, #436]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019e4:	6013      	str	r3, [r2, #0]
 80019e6:	4b6b      	ldr	r3, [pc, #428]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a6a      	ldr	r2, [pc, #424]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80019f0:	6013      	str	r3, [r2, #0]
 80019f2:	4b68      	ldr	r3, [pc, #416]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a67      	ldr	r2, [pc, #412]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 80019f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	e011      	b.n	8001a24 <HAL_RCC_OscConfig+0x12c>
 8001a00:	4b64      	ldr	r3, [pc, #400]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a63      	ldr	r2, [pc, #396]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a0a:	6013      	str	r3, [r2, #0]
 8001a0c:	4b61      	ldr	r3, [pc, #388]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a60      	ldr	r2, [pc, #384]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	4b5e      	ldr	r3, [pc, #376]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a5d      	ldr	r2, [pc, #372]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a1e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d013      	beq.n	8001a54 <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2c:	f7ff fc12 	bl	8001254 <HAL_GetTick>
 8001a30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a34:	f7ff fc0e 	bl	8001254 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b64      	cmp	r3, #100	; 0x64
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e355      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a46:	4b53      	ldr	r3, [pc, #332]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d0f0      	beq.n	8001a34 <HAL_RCC_OscConfig+0x13c>
 8001a52:	e014      	b.n	8001a7e <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a54:	f7ff fbfe 	bl	8001254 <HAL_GetTick>
 8001a58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a5c:	f7ff fbfa 	bl	8001254 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b64      	cmp	r3, #100	; 0x64
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e341      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001a6e:	4b49      	ldr	r3, [pc, #292]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f0      	bne.n	8001a5c <HAL_RCC_OscConfig+0x164>
 8001a7a:	e000      	b.n	8001a7e <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f000 808c 	beq.w	8001ba4 <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a8c:	4b41      	ldr	r3, [pc, #260]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a8e:	691b      	ldr	r3, [r3, #16]
 8001a90:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a94:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a96:	4b3f      	ldr	r3, [pc, #252]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001a9c:	6a3b      	ldr	r3, [r7, #32]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d007      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x1ba>
 8001aa2:	6a3b      	ldr	r3, [r7, #32]
 8001aa4:	2b18      	cmp	r3, #24
 8001aa6:	d137      	bne.n	8001b18 <HAL_RCC_OscConfig+0x220>
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f003 0303 	and.w	r3, r3, #3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d132      	bne.n	8001b18 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ab2:	4b38      	ldr	r3, [pc, #224]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d005      	beq.n	8001aca <HAL_RCC_OscConfig+0x1d2>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e313      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001aca:	4b32      	ldr	r3, [pc, #200]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f023 0219 	bic.w	r2, r3, #25
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	492f      	ldr	r1, [pc, #188]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001adc:	f7ff fbba 	bl	8001254 <HAL_GetTick>
 8001ae0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ae4:	f7ff fbb6 	bl	8001254 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e2fd      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001af6:	4b27      	ldr	r3, [pc, #156]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0304 	and.w	r3, r3, #4
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d0f0      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b02:	4b24      	ldr	r3, [pc, #144]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	061b      	lsls	r3, r3, #24
 8001b10:	4920      	ldr	r1, [pc, #128]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b12:	4313      	orrs	r3, r2
 8001b14:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b16:	e045      	b.n	8001ba4 <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d026      	beq.n	8001b6e <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001b20:	4b1c      	ldr	r3, [pc, #112]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f023 0219 	bic.w	r2, r3, #25
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	4919      	ldr	r1, [pc, #100]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b32:	f7ff fb8f 	bl	8001254 <HAL_GetTick>
 8001b36:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b3a:	f7ff fb8b 	bl	8001254 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e2d2      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b4c:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d0f0      	beq.n	8001b3a <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b58:	4b0e      	ldr	r3, [pc, #56]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	061b      	lsls	r3, r3, #24
 8001b66:	490b      	ldr	r1, [pc, #44]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	604b      	str	r3, [r1, #4]
 8001b6c:	e01a      	b.n	8001ba4 <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b6e:	4b09      	ldr	r3, [pc, #36]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a08      	ldr	r2, [pc, #32]	; (8001b94 <HAL_RCC_OscConfig+0x29c>)
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7a:	f7ff fb6b 	bl	8001254 <HAL_GetTick>
 8001b7e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b80:	e00a      	b.n	8001b98 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b82:	f7ff fb67 	bl	8001254 <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d903      	bls.n	8001b98 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e2ae      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
 8001b94:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b98:	4b99      	ldr	r3, [pc, #612]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1ee      	bne.n	8001b82 <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0310 	and.w	r3, r3, #16
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d06a      	beq.n	8001c86 <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bb0:	4b93      	ldr	r3, [pc, #588]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001bb2:	691b      	ldr	r3, [r3, #16]
 8001bb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001bb8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001bba:	4b91      	ldr	r3, [pc, #580]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bbe:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	2b08      	cmp	r3, #8
 8001bc4:	d007      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x2de>
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	2b18      	cmp	r3, #24
 8001bca:	d11b      	bne.n	8001c04 <HAL_RCC_OscConfig+0x30c>
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	f003 0303 	and.w	r3, r3, #3
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d116      	bne.n	8001c04 <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001bd6:	4b8a      	ldr	r3, [pc, #552]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d005      	beq.n	8001bee <HAL_RCC_OscConfig+0x2f6>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	2b80      	cmp	r3, #128	; 0x80
 8001be8:	d001      	beq.n	8001bee <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e281      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bee:	4b84      	ldr	r3, [pc, #528]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a1b      	ldr	r3, [r3, #32]
 8001bfa:	061b      	lsls	r3, r3, #24
 8001bfc:	4980      	ldr	r1, [pc, #512]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c02:	e040      	b.n	8001c86 <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	69db      	ldr	r3, [r3, #28]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d023      	beq.n	8001c54 <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001c0c:	4b7c      	ldr	r3, [pc, #496]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a7b      	ldr	r2, [pc, #492]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c18:	f7ff fb1c 	bl	8001254 <HAL_GetTick>
 8001c1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001c20:	f7ff fb18 	bl	8001254 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e25f      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c32:	4b73      	ldr	r3, [pc, #460]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f0      	beq.n	8001c20 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c3e:	4b70      	ldr	r3, [pc, #448]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	061b      	lsls	r3, r3, #24
 8001c4c:	496c      	ldr	r1, [pc, #432]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	60cb      	str	r3, [r1, #12]
 8001c52:	e018      	b.n	8001c86 <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c54:	4b6a      	ldr	r3, [pc, #424]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a69      	ldr	r2, [pc, #420]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7ff faf8 	bl	8001254 <HAL_GetTick>
 8001c64:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001c68:	f7ff faf4 	bl	8001254 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e23b      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c7a:	4b61      	ldr	r3, [pc, #388]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0308 	and.w	r3, r3, #8
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d036      	beq.n	8001d00 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d019      	beq.n	8001cce <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c9a:	4b59      	ldr	r3, [pc, #356]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001c9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c9e:	4a58      	ldr	r2, [pc, #352]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca6:	f7ff fad5 	bl	8001254 <HAL_GetTick>
 8001caa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cae:	f7ff fad1 	bl	8001254 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e218      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cc0:	4b4f      	ldr	r3, [pc, #316]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001cc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cc4:	f003 0302 	and.w	r3, r3, #2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0f0      	beq.n	8001cae <HAL_RCC_OscConfig+0x3b6>
 8001ccc:	e018      	b.n	8001d00 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cce:	4b4c      	ldr	r3, [pc, #304]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001cd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cd2:	4a4b      	ldr	r2, [pc, #300]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001cd4:	f023 0301 	bic.w	r3, r3, #1
 8001cd8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cda:	f7ff fabb 	bl	8001254 <HAL_GetTick>
 8001cde:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ce2:	f7ff fab7 	bl	8001254 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e1fe      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cf4:	4b42      	ldr	r3, [pc, #264]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001cf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1f0      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0320 	and.w	r3, r3, #32
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d036      	beq.n	8001d7a <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d019      	beq.n	8001d48 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d14:	4b3a      	ldr	r3, [pc, #232]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a39      	ldr	r2, [pc, #228]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001d1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d1e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d20:	f7ff fa98 	bl	8001254 <HAL_GetTick>
 8001d24:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001d28:	f7ff fa94 	bl	8001254 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e1db      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d3a:	4b31      	ldr	r3, [pc, #196]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d0f0      	beq.n	8001d28 <HAL_RCC_OscConfig+0x430>
 8001d46:	e018      	b.n	8001d7a <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d48:	4b2d      	ldr	r3, [pc, #180]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a2c      	ldr	r2, [pc, #176]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001d4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d52:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d54:	f7ff fa7e 	bl	8001254 <HAL_GetTick>
 8001d58:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001d5c:	f7ff fa7a 	bl	8001254 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e1c1      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d6e:	4b24      	ldr	r3, [pc, #144]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0304 	and.w	r3, r3, #4
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f000 80af 	beq.w	8001ee6 <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d88:	4b1e      	ldr	r3, [pc, #120]	; (8001e04 <HAL_RCC_OscConfig+0x50c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a1d      	ldr	r2, [pc, #116]	; (8001e04 <HAL_RCC_OscConfig+0x50c>)
 8001d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d94:	f7ff fa5e 	bl	8001254 <HAL_GetTick>
 8001d98:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001d9c:	f7ff fa5a 	bl	8001254 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b64      	cmp	r3, #100	; 0x64
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e1a1      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001dae:	4b15      	ldr	r3, [pc, #84]	; (8001e04 <HAL_RCC_OscConfig+0x50c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d0f0      	beq.n	8001d9c <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d106      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x4d8>
 8001dc2:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dc6:	4a0e      	ldr	r2, [pc, #56]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6713      	str	r3, [r2, #112]	; 0x70
 8001dce:	e05b      	b.n	8001e88 <HAL_RCC_OscConfig+0x590>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d117      	bne.n	8001e08 <HAL_RCC_OscConfig+0x510>
 8001dd8:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ddc:	4a08      	ldr	r2, [pc, #32]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001dde:	f023 0301 	bic.w	r3, r3, #1
 8001de2:	6713      	str	r3, [r2, #112]	; 0x70
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de8:	4a05      	ldr	r2, [pc, #20]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001dea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001dee:	6713      	str	r3, [r2, #112]	; 0x70
 8001df0:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df4:	4a02      	ldr	r2, [pc, #8]	; (8001e00 <HAL_RCC_OscConfig+0x508>)
 8001df6:	f023 0304 	bic.w	r3, r3, #4
 8001dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8001dfc:	e044      	b.n	8001e88 <HAL_RCC_OscConfig+0x590>
 8001dfe:	bf00      	nop
 8001e00:	58024400 	.word	0x58024400
 8001e04:	58024800 	.word	0x58024800
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	2b05      	cmp	r3, #5
 8001e0e:	d112      	bne.n	8001e36 <HAL_RCC_OscConfig+0x53e>
 8001e10:	4b95      	ldr	r3, [pc, #596]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e14:	4a94      	ldr	r2, [pc, #592]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e16:	f043 0304 	orr.w	r3, r3, #4
 8001e1a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e1c:	4b92      	ldr	r3, [pc, #584]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e20:	4a91      	ldr	r2, [pc, #580]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e26:	6713      	str	r3, [r2, #112]	; 0x70
 8001e28:	4b8f      	ldr	r3, [pc, #572]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e2c:	4a8e      	ldr	r2, [pc, #568]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6713      	str	r3, [r2, #112]	; 0x70
 8001e34:	e028      	b.n	8001e88 <HAL_RCC_OscConfig+0x590>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b85      	cmp	r3, #133	; 0x85
 8001e3c:	d112      	bne.n	8001e64 <HAL_RCC_OscConfig+0x56c>
 8001e3e:	4b8a      	ldr	r3, [pc, #552]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e42:	4a89      	ldr	r2, [pc, #548]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6713      	str	r3, [r2, #112]	; 0x70
 8001e4a:	4b87      	ldr	r3, [pc, #540]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e4e:	4a86      	ldr	r2, [pc, #536]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e54:	6713      	str	r3, [r2, #112]	; 0x70
 8001e56:	4b84      	ldr	r3, [pc, #528]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e5a:	4a83      	ldr	r2, [pc, #524]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	6713      	str	r3, [r2, #112]	; 0x70
 8001e62:	e011      	b.n	8001e88 <HAL_RCC_OscConfig+0x590>
 8001e64:	4b80      	ldr	r3, [pc, #512]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e68:	4a7f      	ldr	r2, [pc, #508]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e6a:	f023 0301 	bic.w	r3, r3, #1
 8001e6e:	6713      	str	r3, [r2, #112]	; 0x70
 8001e70:	4b7d      	ldr	r3, [pc, #500]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e74:	4a7c      	ldr	r2, [pc, #496]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e76:	f023 0304 	bic.w	r3, r3, #4
 8001e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e7c:	4b7a      	ldr	r3, [pc, #488]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e80:	4a79      	ldr	r2, [pc, #484]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001e82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d015      	beq.n	8001ebc <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e90:	f7ff f9e0 	bl	8001254 <HAL_GetTick>
 8001e94:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e96:	e00a      	b.n	8001eae <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e98:	f7ff f9dc 	bl	8001254 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e121      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001eae:	4b6e      	ldr	r3, [pc, #440]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0ee      	beq.n	8001e98 <HAL_RCC_OscConfig+0x5a0>
 8001eba:	e014      	b.n	8001ee6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ebc:	f7ff f9ca 	bl	8001254 <HAL_GetTick>
 8001ec0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ec2:	e00a      	b.n	8001eda <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ec4:	f7ff f9c6 	bl	8001254 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e10b      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001eda:	4b63      	ldr	r3, [pc, #396]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1ee      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f000 8100 	beq.w	80020f0 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001ef0:	4b5d      	ldr	r3, [pc, #372]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001ef8:	2b18      	cmp	r3, #24
 8001efa:	f000 80bb 	beq.w	8002074 <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	f040 8095 	bne.w	8002032 <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f08:	4b57      	ldr	r3, [pc, #348]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a56      	ldr	r2, [pc, #344]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f14:	f7ff f99e 	bl	8001254 <HAL_GetTick>
 8001f18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f1c:	f7ff f99a 	bl	8001254 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e0e1      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f2e:	4b4e      	ldr	r3, [pc, #312]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f3a:	4b4b      	ldr	r3, [pc, #300]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f3e:	4b4b      	ldr	r3, [pc, #300]	; (800206c <HAL_RCC_OscConfig+0x774>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001f4a:	0112      	lsls	r2, r2, #4
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	4946      	ldr	r1, [pc, #280]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	628b      	str	r3, [r1, #40]	; 0x28
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f62:	3b01      	subs	r3, #1
 8001f64:	025b      	lsls	r3, r3, #9
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	041b      	lsls	r3, r3, #16
 8001f72:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001f76:	431a      	orrs	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	061b      	lsls	r3, r3, #24
 8001f80:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001f84:	4938      	ldr	r1, [pc, #224]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001f8a:	4b37      	ldr	r3, [pc, #220]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8e:	4a36      	ldr	r2, [pc, #216]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f90:	f023 0301 	bic.w	r3, r3, #1
 8001f94:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f96:	4b34      	ldr	r3, [pc, #208]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001f98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f9a:	4b35      	ldr	r3, [pc, #212]	; (8002070 <HAL_RCC_OscConfig+0x778>)
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001fa2:	00d2      	lsls	r2, r2, #3
 8001fa4:	4930      	ldr	r1, [pc, #192]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001faa:	4b2f      	ldr	r3, [pc, #188]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fae:	f023 020c 	bic.w	r2, r3, #12
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	492c      	ldr	r1, [pc, #176]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001fbc:	4b2a      	ldr	r3, [pc, #168]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc0:	f023 0202 	bic.w	r2, r3, #2
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc8:	4927      	ldr	r1, [pc, #156]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001fce:	4b26      	ldr	r3, [pc, #152]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd2:	4a25      	ldr	r2, [pc, #148]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fd8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001fda:	4b23      	ldr	r3, [pc, #140]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fde:	4a22      	ldr	r2, [pc, #136]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fe4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001fe6:	4b20      	ldr	r3, [pc, #128]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fea:	4a1f      	ldr	r2, [pc, #124]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ff0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001ff2:	4b1d      	ldr	r3, [pc, #116]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ff6:	4a1c      	ldr	r2, [pc, #112]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ffe:	4b1a      	ldr	r3, [pc, #104]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a19      	ldr	r2, [pc, #100]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8002004:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002008:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800200a:	f7ff f923 	bl	8001254 <HAL_GetTick>
 800200e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002010:	e008      	b.n	8002024 <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002012:	f7ff f91f 	bl	8001254 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e066      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002024:	4b10      	ldr	r3, [pc, #64]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d0f0      	beq.n	8002012 <HAL_RCC_OscConfig+0x71a>
 8002030:	e05e      	b.n	80020f0 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002032:	4b0d      	ldr	r3, [pc, #52]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a0c      	ldr	r2, [pc, #48]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 8002038:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800203c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203e:	f7ff f909 	bl	8001254 <HAL_GetTick>
 8002042:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002046:	f7ff f905 	bl	8001254 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e04c      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002058:	4b03      	ldr	r3, [pc, #12]	; (8002068 <HAL_RCC_OscConfig+0x770>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1f0      	bne.n	8002046 <HAL_RCC_OscConfig+0x74e>
 8002064:	e044      	b.n	80020f0 <HAL_RCC_OscConfig+0x7f8>
 8002066:	bf00      	nop
 8002068:	58024400 	.word	0x58024400
 800206c:	fffffc0c 	.word	0xfffffc0c
 8002070:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002074:	4b21      	ldr	r3, [pc, #132]	; (80020fc <HAL_RCC_OscConfig+0x804>)
 8002076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002078:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800207a:	4b20      	ldr	r3, [pc, #128]	; (80020fc <HAL_RCC_OscConfig+0x804>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002084:	2b01      	cmp	r3, #1
 8002086:	d031      	beq.n	80020ec <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	f003 0203 	and.w	r2, r3, #3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002092:	429a      	cmp	r2, r3
 8002094:	d12a      	bne.n	80020ec <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	091b      	lsrs	r3, r3, #4
 800209a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d122      	bne.n	80020ec <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d11a      	bne.n	80020ec <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	0a5b      	lsrs	r3, r3, #9
 80020ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020c2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d111      	bne.n	80020ec <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	0c1b      	lsrs	r3, r3, #16
 80020cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d108      	bne.n	80020ec <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	0e1b      	lsrs	r3, r3, #24
 80020de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d001      	beq.n	80020f0 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e000      	b.n	80020f2 <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3730      	adds	r7, #48	; 0x30
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	58024400 	.word	0x58024400

08002100 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e19c      	b.n	800244e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002114:	4b8a      	ldr	r3, [pc, #552]	; (8002340 <HAL_RCC_ClockConfig+0x240>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 030f 	and.w	r3, r3, #15
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	429a      	cmp	r2, r3
 8002120:	d910      	bls.n	8002144 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002122:	4b87      	ldr	r3, [pc, #540]	; (8002340 <HAL_RCC_ClockConfig+0x240>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 020f 	bic.w	r2, r3, #15
 800212a:	4985      	ldr	r1, [pc, #532]	; (8002340 <HAL_RCC_ClockConfig+0x240>)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002132:	4b83      	ldr	r3, [pc, #524]	; (8002340 <HAL_RCC_ClockConfig+0x240>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d001      	beq.n	8002144 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e184      	b.n	800244e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0304 	and.w	r3, r3, #4
 800214c:	2b00      	cmp	r3, #0
 800214e:	d010      	beq.n	8002172 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	691a      	ldr	r2, [r3, #16]
 8002154:	4b7b      	ldr	r3, [pc, #492]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800215c:	429a      	cmp	r2, r3
 800215e:	d908      	bls.n	8002172 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002160:	4b78      	ldr	r3, [pc, #480]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	691b      	ldr	r3, [r3, #16]
 800216c:	4975      	ldr	r1, [pc, #468]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 800216e:	4313      	orrs	r3, r2
 8002170:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0308 	and.w	r3, r3, #8
 800217a:	2b00      	cmp	r3, #0
 800217c:	d010      	beq.n	80021a0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	695a      	ldr	r2, [r3, #20]
 8002182:	4b70      	ldr	r3, [pc, #448]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800218a:	429a      	cmp	r2, r3
 800218c:	d908      	bls.n	80021a0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800218e:	4b6d      	ldr	r3, [pc, #436]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	496a      	ldr	r1, [pc, #424]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 800219c:	4313      	orrs	r3, r2
 800219e:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0310 	and.w	r3, r3, #16
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d010      	beq.n	80021ce <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	699a      	ldr	r2, [r3, #24]
 80021b0:	4b64      	ldr	r3, [pc, #400]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80021b2:	69db      	ldr	r3, [r3, #28]
 80021b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d908      	bls.n	80021ce <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80021bc:	4b61      	ldr	r3, [pc, #388]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80021be:	69db      	ldr	r3, [r3, #28]
 80021c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	495e      	ldr	r1, [pc, #376]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0320 	and.w	r3, r3, #32
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d010      	beq.n	80021fc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69da      	ldr	r2, [r3, #28]
 80021de:	4b59      	ldr	r3, [pc, #356]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80021e0:	6a1b      	ldr	r3, [r3, #32]
 80021e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d908      	bls.n	80021fc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80021ea:	4b56      	ldr	r3, [pc, #344]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	4953      	ldr	r1, [pc, #332]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d010      	beq.n	800222a <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68da      	ldr	r2, [r3, #12]
 800220c:	4b4d      	ldr	r3, [pc, #308]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	f003 030f 	and.w	r3, r3, #15
 8002214:	429a      	cmp	r2, r3
 8002216:	d908      	bls.n	800222a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002218:	4b4a      	ldr	r3, [pc, #296]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	f023 020f 	bic.w	r2, r3, #15
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	4947      	ldr	r1, [pc, #284]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002226:	4313      	orrs	r3, r2
 8002228:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	2b00      	cmp	r3, #0
 8002234:	d055      	beq.n	80022e2 <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002236:	4b43      	ldr	r3, [pc, #268]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	4940      	ldr	r1, [pc, #256]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002244:	4313      	orrs	r3, r2
 8002246:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	2b02      	cmp	r3, #2
 800224e:	d107      	bne.n	8002260 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002250:	4b3c      	ldr	r3, [pc, #240]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d121      	bne.n	80022a0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e0f6      	b.n	800244e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	2b03      	cmp	r3, #3
 8002266:	d107      	bne.n	8002278 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002268:	4b36      	ldr	r3, [pc, #216]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d115      	bne.n	80022a0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e0ea      	b.n	800244e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d107      	bne.n	8002290 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002280:	4b30      	ldr	r3, [pc, #192]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002288:	2b00      	cmp	r3, #0
 800228a:	d109      	bne.n	80022a0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0de      	b.n	800244e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002290:	4b2c      	ldr	r3, [pc, #176]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e0d6      	b.n	800244e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022a0:	4b28      	ldr	r3, [pc, #160]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	f023 0207 	bic.w	r2, r3, #7
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	4925      	ldr	r1, [pc, #148]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b2:	f7fe ffcf 	bl	8001254 <HAL_GetTick>
 80022b6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b8:	e00a      	b.n	80022d0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ba:	f7fe ffcb 	bl	8001254 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e0be      	b.n	800244e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d0:	4b1c      	ldr	r3, [pc, #112]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	429a      	cmp	r2, r3
 80022e0:	d1eb      	bne.n	80022ba <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d010      	beq.n	8002310 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	68da      	ldr	r2, [r3, #12]
 80022f2:	4b14      	ldr	r3, [pc, #80]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	f003 030f 	and.w	r3, r3, #15
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d208      	bcs.n	8002310 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022fe:	4b11      	ldr	r3, [pc, #68]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	f023 020f 	bic.w	r2, r3, #15
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	490e      	ldr	r1, [pc, #56]	; (8002344 <HAL_RCC_ClockConfig+0x244>)
 800230c:	4313      	orrs	r3, r2
 800230e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002310:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <HAL_RCC_ClockConfig+0x240>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 030f 	and.w	r3, r3, #15
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d214      	bcs.n	8002348 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800231e:	4b08      	ldr	r3, [pc, #32]	; (8002340 <HAL_RCC_ClockConfig+0x240>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f023 020f 	bic.w	r2, r3, #15
 8002326:	4906      	ldr	r1, [pc, #24]	; (8002340 <HAL_RCC_ClockConfig+0x240>)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	4313      	orrs	r3, r2
 800232c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800232e:	4b04      	ldr	r3, [pc, #16]	; (8002340 <HAL_RCC_ClockConfig+0x240>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 030f 	and.w	r3, r3, #15
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	429a      	cmp	r2, r3
 800233a:	d005      	beq.n	8002348 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e086      	b.n	800244e <HAL_RCC_ClockConfig+0x34e>
 8002340:	52002000 	.word	0x52002000
 8002344:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b00      	cmp	r3, #0
 8002352:	d010      	beq.n	8002376 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	691a      	ldr	r2, [r3, #16]
 8002358:	4b3f      	ldr	r3, [pc, #252]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002360:	429a      	cmp	r2, r3
 8002362:	d208      	bcs.n	8002376 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002364:	4b3c      	ldr	r3, [pc, #240]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	4939      	ldr	r1, [pc, #228]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 8002372:	4313      	orrs	r3, r2
 8002374:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b00      	cmp	r3, #0
 8002380:	d010      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695a      	ldr	r2, [r3, #20]
 8002386:	4b34      	ldr	r3, [pc, #208]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800238e:	429a      	cmp	r2, r3
 8002390:	d208      	bcs.n	80023a4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002392:	4b31      	ldr	r3, [pc, #196]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	492e      	ldr	r1, [pc, #184]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0310 	and.w	r3, r3, #16
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d010      	beq.n	80023d2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	699a      	ldr	r2, [r3, #24]
 80023b4:	4b28      	ldr	r3, [pc, #160]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80023bc:	429a      	cmp	r2, r3
 80023be:	d208      	bcs.n	80023d2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80023c0:	4b25      	ldr	r3, [pc, #148]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 80023c2:	69db      	ldr	r3, [r3, #28]
 80023c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	4922      	ldr	r1, [pc, #136]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0320 	and.w	r3, r3, #32
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d010      	beq.n	8002400 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69da      	ldr	r2, [r3, #28]
 80023e2:	4b1d      	ldr	r3, [pc, #116]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d208      	bcs.n	8002400 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80023ee:	4b1a      	ldr	r3, [pc, #104]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 80023f0:	6a1b      	ldr	r3, [r3, #32]
 80023f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4917      	ldr	r1, [pc, #92]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8002400:	f000 f834 	bl	800246c <HAL_RCC_GetSysClockFreq>
 8002404:	4602      	mov	r2, r0
 8002406:	4b14      	ldr	r3, [pc, #80]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	0a1b      	lsrs	r3, r3, #8
 800240c:	f003 030f 	and.w	r3, r3, #15
 8002410:	4912      	ldr	r1, [pc, #72]	; (800245c <HAL_RCC_ClockConfig+0x35c>)
 8002412:	5ccb      	ldrb	r3, [r1, r3]
 8002414:	f003 031f 	and.w	r3, r3, #31
 8002418:	fa22 f303 	lsr.w	r3, r2, r3
 800241c:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800241e:	4b0e      	ldr	r3, [pc, #56]	; (8002458 <HAL_RCC_ClockConfig+0x358>)
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	f003 030f 	and.w	r3, r3, #15
 8002426:	4a0d      	ldr	r2, [pc, #52]	; (800245c <HAL_RCC_ClockConfig+0x35c>)
 8002428:	5cd3      	ldrb	r3, [r2, r3]
 800242a:	f003 031f 	and.w	r3, r3, #31
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	fa22 f303 	lsr.w	r3, r2, r3
 8002434:	4a0a      	ldr	r2, [pc, #40]	; (8002460 <HAL_RCC_ClockConfig+0x360>)
 8002436:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002438:	4a0a      	ldr	r2, [pc, #40]	; (8002464 <HAL_RCC_ClockConfig+0x364>)
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800243e:	4b0a      	ldr	r3, [pc, #40]	; (8002468 <HAL_RCC_ClockConfig+0x368>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe febc 	bl	80011c0 <HAL_InitTick>
 8002448:	4603      	mov	r3, r0
 800244a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800244c:	7bfb      	ldrb	r3, [r7, #15]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	58024400 	.word	0x58024400
 800245c:	080056ec 	.word	0x080056ec
 8002460:	24000004 	.word	0x24000004
 8002464:	24000000 	.word	0x24000000
 8002468:	24000008 	.word	0x24000008

0800246c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800246c:	b480      	push	{r7}
 800246e:	b089      	sub	sp, #36	; 0x24
 8002470:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002472:	4bb3      	ldr	r3, [pc, #716]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800247a:	2b18      	cmp	r3, #24
 800247c:	f200 8155 	bhi.w	800272a <HAL_RCC_GetSysClockFreq+0x2be>
 8002480:	a201      	add	r2, pc, #4	; (adr r2, 8002488 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002486:	bf00      	nop
 8002488:	080024ed 	.word	0x080024ed
 800248c:	0800272b 	.word	0x0800272b
 8002490:	0800272b 	.word	0x0800272b
 8002494:	0800272b 	.word	0x0800272b
 8002498:	0800272b 	.word	0x0800272b
 800249c:	0800272b 	.word	0x0800272b
 80024a0:	0800272b 	.word	0x0800272b
 80024a4:	0800272b 	.word	0x0800272b
 80024a8:	08002513 	.word	0x08002513
 80024ac:	0800272b 	.word	0x0800272b
 80024b0:	0800272b 	.word	0x0800272b
 80024b4:	0800272b 	.word	0x0800272b
 80024b8:	0800272b 	.word	0x0800272b
 80024bc:	0800272b 	.word	0x0800272b
 80024c0:	0800272b 	.word	0x0800272b
 80024c4:	0800272b 	.word	0x0800272b
 80024c8:	08002519 	.word	0x08002519
 80024cc:	0800272b 	.word	0x0800272b
 80024d0:	0800272b 	.word	0x0800272b
 80024d4:	0800272b 	.word	0x0800272b
 80024d8:	0800272b 	.word	0x0800272b
 80024dc:	0800272b 	.word	0x0800272b
 80024e0:	0800272b 	.word	0x0800272b
 80024e4:	0800272b 	.word	0x0800272b
 80024e8:	0800251f 	.word	0x0800251f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024ec:	4b94      	ldr	r3, [pc, #592]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0320 	and.w	r3, r3, #32
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d009      	beq.n	800250c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80024f8:	4b91      	ldr	r3, [pc, #580]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	08db      	lsrs	r3, r3, #3
 80024fe:	f003 0303 	and.w	r3, r3, #3
 8002502:	4a90      	ldr	r2, [pc, #576]	; (8002744 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002504:	fa22 f303 	lsr.w	r3, r2, r3
 8002508:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800250a:	e111      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800250c:	4b8d      	ldr	r3, [pc, #564]	; (8002744 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800250e:	61bb      	str	r3, [r7, #24]
    break;
 8002510:	e10e      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002512:	4b8d      	ldr	r3, [pc, #564]	; (8002748 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002514:	61bb      	str	r3, [r7, #24]
    break;
 8002516:	e10b      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002518:	4b8c      	ldr	r3, [pc, #560]	; (800274c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800251a:	61bb      	str	r3, [r7, #24]
    break;
 800251c:	e108      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800251e:	4b88      	ldr	r3, [pc, #544]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002528:	4b85      	ldr	r3, [pc, #532]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800252a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252c:	091b      	lsrs	r3, r3, #4
 800252e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002532:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002534:	4b82      	ldr	r3, [pc, #520]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800253e:	4b80      	ldr	r3, [pc, #512]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002542:	08db      	lsrs	r3, r3, #3
 8002544:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	fb02 f303 	mul.w	r3, r2, r3
 800254e:	ee07 3a90 	vmov	s15, r3
 8002552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002556:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 80e1 	beq.w	8002724 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	2b02      	cmp	r3, #2
 8002566:	f000 8083 	beq.w	8002670 <HAL_RCC_GetSysClockFreq+0x204>
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	2b02      	cmp	r3, #2
 800256e:	f200 80a1 	bhi.w	80026b4 <HAL_RCC_GetSysClockFreq+0x248>
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x114>
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d056      	beq.n	800262c <HAL_RCC_GetSysClockFreq+0x1c0>
 800257e:	e099      	b.n	80026b4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002580:	4b6f      	ldr	r3, [pc, #444]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0320 	and.w	r3, r3, #32
 8002588:	2b00      	cmp	r3, #0
 800258a:	d02d      	beq.n	80025e8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800258c:	4b6c      	ldr	r3, [pc, #432]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	08db      	lsrs	r3, r3, #3
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	4a6b      	ldr	r2, [pc, #428]	; (8002744 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002598:	fa22 f303 	lsr.w	r3, r2, r3
 800259c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	ee07 3a90 	vmov	s15, r3
 80025a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	ee07 3a90 	vmov	s15, r3
 80025ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025b6:	4b62      	ldr	r3, [pc, #392]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025be:	ee07 3a90 	vmov	s15, r3
 80025c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80025ca:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002750 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80025da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80025e6:	e087      	b.n	80026f8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	ee07 3a90 	vmov	s15, r3
 80025ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025f2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002754 <HAL_RCC_GetSysClockFreq+0x2e8>
 80025f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025fa:	4b51      	ldr	r3, [pc, #324]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002602:	ee07 3a90 	vmov	s15, r3
 8002606:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800260a:	ed97 6a02 	vldr	s12, [r7, #8]
 800260e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002750 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002612:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002616:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800261a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800261e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002626:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800262a:	e065      	b.n	80026f8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	ee07 3a90 	vmov	s15, r3
 8002632:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002636:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002758 <HAL_RCC_GetSysClockFreq+0x2ec>
 800263a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800263e:	4b40      	ldr	r3, [pc, #256]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002646:	ee07 3a90 	vmov	s15, r3
 800264a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800264e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002652:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002750 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002656:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800265a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800265e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002662:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800266e:	e043      	b.n	80026f8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	ee07 3a90 	vmov	s15, r3
 8002676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800267a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800275c <HAL_RCC_GetSysClockFreq+0x2f0>
 800267e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002682:	4b2f      	ldr	r3, [pc, #188]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800268a:	ee07 3a90 	vmov	s15, r3
 800268e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002692:	ed97 6a02 	vldr	s12, [r7, #8]
 8002696:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002750 <HAL_RCC_GetSysClockFreq+0x2e4>
 800269a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800269e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80026a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80026b2:	e021      	b.n	80026f8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	ee07 3a90 	vmov	s15, r3
 80026ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026be:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002758 <HAL_RCC_GetSysClockFreq+0x2ec>
 80026c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026c6:	4b1e      	ldr	r3, [pc, #120]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ce:	ee07 3a90 	vmov	s15, r3
 80026d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80026da:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002750 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80026ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80026f6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80026f8:	4b11      	ldr	r3, [pc, #68]	; (8002740 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fc:	0a5b      	lsrs	r3, r3, #9
 80026fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002702:	3301      	adds	r3, #1
 8002704:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	ee07 3a90 	vmov	s15, r3
 800270c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002710:	edd7 6a07 	vldr	s13, [r7, #28]
 8002714:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002718:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800271c:	ee17 3a90 	vmov	r3, s15
 8002720:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8002722:	e005      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	61bb      	str	r3, [r7, #24]
    break;
 8002728:	e002      	b.n	8002730 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800272a:	4b07      	ldr	r3, [pc, #28]	; (8002748 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800272c:	61bb      	str	r3, [r7, #24]
    break;
 800272e:	bf00      	nop
  }

  return sysclockfreq;
 8002730:	69bb      	ldr	r3, [r7, #24]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3724      	adds	r7, #36	; 0x24
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	58024400 	.word	0x58024400
 8002744:	03d09000 	.word	0x03d09000
 8002748:	003d0900 	.word	0x003d0900
 800274c:	007a1200 	.word	0x007a1200
 8002750:	46000000 	.word	0x46000000
 8002754:	4c742400 	.word	0x4c742400
 8002758:	4a742400 	.word	0x4a742400
 800275c:	4af42400 	.word	0x4af42400

08002760 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8002766:	f7ff fe81 	bl	800246c <HAL_RCC_GetSysClockFreq>
 800276a:	4602      	mov	r2, r0
 800276c:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <HAL_RCC_GetHCLKFreq+0x50>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	0a1b      	lsrs	r3, r3, #8
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	490f      	ldr	r1, [pc, #60]	; (80027b4 <HAL_RCC_GetHCLKFreq+0x54>)
 8002778:	5ccb      	ldrb	r3, [r1, r3]
 800277a:	f003 031f 	and.w	r3, r3, #31
 800277e:	fa22 f303 	lsr.w	r3, r2, r3
 8002782:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002784:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <HAL_RCC_GetHCLKFreq+0x50>)
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	f003 030f 	and.w	r3, r3, #15
 800278c:	4a09      	ldr	r2, [pc, #36]	; (80027b4 <HAL_RCC_GetHCLKFreq+0x54>)
 800278e:	5cd3      	ldrb	r3, [r2, r3]
 8002790:	f003 031f 	and.w	r3, r3, #31
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	fa22 f303 	lsr.w	r3, r2, r3
 800279a:	4a07      	ldr	r2, [pc, #28]	; (80027b8 <HAL_RCC_GetHCLKFreq+0x58>)
 800279c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800279e:	4a07      	ldr	r2, [pc, #28]	; (80027bc <HAL_RCC_GetHCLKFreq+0x5c>)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80027a4:	4b04      	ldr	r3, [pc, #16]	; (80027b8 <HAL_RCC_GetHCLKFreq+0x58>)
 80027a6:	681b      	ldr	r3, [r3, #0]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	58024400 	.word	0x58024400
 80027b4:	080056ec 	.word	0x080056ec
 80027b8:	24000004 	.word	0x24000004
 80027bc:	24000000 	.word	0x24000000

080027c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80027c4:	f7ff ffcc 	bl	8002760 <HAL_RCC_GetHCLKFreq>
 80027c8:	4602      	mov	r2, r0
 80027ca:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	091b      	lsrs	r3, r3, #4
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	4904      	ldr	r1, [pc, #16]	; (80027e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027d6:	5ccb      	ldrb	r3, [r1, r3]
 80027d8:	f003 031f 	and.w	r3, r3, #31
 80027dc:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	58024400 	.word	0x58024400
 80027e8:	080056ec 	.word	0x080056ec

080027ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80027f0:	f7ff ffb6 	bl	8002760 <HAL_RCC_GetHCLKFreq>
 80027f4:	4602      	mov	r2, r0
 80027f6:	4b06      	ldr	r3, [pc, #24]	; (8002810 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	0a1b      	lsrs	r3, r3, #8
 80027fc:	f003 0307 	and.w	r3, r3, #7
 8002800:	4904      	ldr	r1, [pc, #16]	; (8002814 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002802:	5ccb      	ldrb	r3, [r1, r3]
 8002804:	f003 031f 	and.w	r3, r3, #31
 8002808:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800280c:	4618      	mov	r0, r3
 800280e:	bd80      	pop	{r7, pc}
 8002810:	58024400 	.word	0x58024400
 8002814:	080056ec 	.word	0x080056ec

08002818 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002820:	2300      	movs	r3, #0
 8002822:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002824:	2300      	movs	r3, #0
 8002826:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d03f      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002838:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800283c:	d02a      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800283e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002842:	d824      	bhi.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002844:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002848:	d018      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800284a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800284e:	d81e      	bhi.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002854:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002858:	d007      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800285a:	e018      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800285c:	4ba6      	ldr	r3, [pc, #664]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800285e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002860:	4aa5      	ldr	r2, [pc, #660]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002862:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002866:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002868:	e015      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3304      	adds	r3, #4
 800286e:	2102      	movs	r1, #2
 8002870:	4618      	mov	r0, r3
 8002872:	f001 f99b 	bl	8003bac <RCCEx_PLL2_Config>
 8002876:	4603      	mov	r3, r0
 8002878:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800287a:	e00c      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3324      	adds	r3, #36	; 0x24
 8002880:	2102      	movs	r1, #2
 8002882:	4618      	mov	r0, r3
 8002884:	f001 fa44 	bl	8003d10 <RCCEx_PLL3_Config>
 8002888:	4603      	mov	r3, r0
 800288a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800288c:	e003      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	75fb      	strb	r3, [r7, #23]
      break;
 8002892:	e000      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002894:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002896:	7dfb      	ldrb	r3, [r7, #23]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d109      	bne.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800289c:	4b96      	ldr	r3, [pc, #600]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800289e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028a8:	4993      	ldr	r1, [pc, #588]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	650b      	str	r3, [r1, #80]	; 0x50
 80028ae:	e001      	b.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028b0:	7dfb      	ldrb	r3, [r7, #23]
 80028b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d03d      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d826      	bhi.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80028c8:	a201      	add	r2, pc, #4	; (adr r2, 80028d0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80028ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ce:	bf00      	nop
 80028d0:	080028e5 	.word	0x080028e5
 80028d4:	080028f3 	.word	0x080028f3
 80028d8:	08002905 	.word	0x08002905
 80028dc:	0800291d 	.word	0x0800291d
 80028e0:	0800291d 	.word	0x0800291d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028e4:	4b84      	ldr	r3, [pc, #528]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80028e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e8:	4a83      	ldr	r2, [pc, #524]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80028ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80028f0:	e015      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3304      	adds	r3, #4
 80028f6:	2100      	movs	r1, #0
 80028f8:	4618      	mov	r0, r3
 80028fa:	f001 f957 	bl	8003bac <RCCEx_PLL2_Config>
 80028fe:	4603      	mov	r3, r0
 8002900:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002902:	e00c      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3324      	adds	r3, #36	; 0x24
 8002908:	2100      	movs	r1, #0
 800290a:	4618      	mov	r0, r3
 800290c:	f001 fa00 	bl	8003d10 <RCCEx_PLL3_Config>
 8002910:	4603      	mov	r3, r0
 8002912:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002914:	e003      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	75fb      	strb	r3, [r7, #23]
      break;
 800291a:	e000      	b.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800291c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800291e:	7dfb      	ldrb	r3, [r7, #23]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d109      	bne.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002924:	4b74      	ldr	r3, [pc, #464]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002926:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002928:	f023 0207 	bic.w	r2, r3, #7
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002930:	4971      	ldr	r1, [pc, #452]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002932:	4313      	orrs	r3, r2
 8002934:	650b      	str	r3, [r1, #80]	; 0x50
 8002936:	e001      	b.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002938:	7dfb      	ldrb	r3, [r7, #23]
 800293a:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002944:	2b00      	cmp	r3, #0
 8002946:	d04a      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002950:	d031      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8002952:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002956:	d82b      	bhi.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002958:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800295c:	d02d      	beq.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800295e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002962:	d825      	bhi.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002964:	2bc0      	cmp	r3, #192	; 0xc0
 8002966:	d02a      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002968:	2bc0      	cmp	r3, #192	; 0xc0
 800296a:	d821      	bhi.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800296c:	2b80      	cmp	r3, #128	; 0x80
 800296e:	d016      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002970:	2b80      	cmp	r3, #128	; 0x80
 8002972:	d81d      	bhi.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002974:	2b00      	cmp	r3, #0
 8002976:	d002      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002978:	2b40      	cmp	r3, #64	; 0x40
 800297a:	d007      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x174>
 800297c:	e018      	b.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800297e:	4b5e      	ldr	r3, [pc, #376]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002982:	4a5d      	ldr	r2, [pc, #372]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002988:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800298a:	e019      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3304      	adds	r3, #4
 8002990:	2100      	movs	r1, #0
 8002992:	4618      	mov	r0, r3
 8002994:	f001 f90a 	bl	8003bac <RCCEx_PLL2_Config>
 8002998:	4603      	mov	r3, r0
 800299a:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800299c:	e010      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	3324      	adds	r3, #36	; 0x24
 80029a2:	2100      	movs	r1, #0
 80029a4:	4618      	mov	r0, r3
 80029a6:	f001 f9b3 	bl	8003d10 <RCCEx_PLL3_Config>
 80029aa:	4603      	mov	r3, r0
 80029ac:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80029ae:	e007      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	75fb      	strb	r3, [r7, #23]
      break;
 80029b4:	e004      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80029b6:	bf00      	nop
 80029b8:	e002      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80029ba:	bf00      	nop
 80029bc:	e000      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80029be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029c0:	7dfb      	ldrb	r3, [r7, #23]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d109      	bne.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80029c6:	4b4c      	ldr	r3, [pc, #304]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ca:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029d2:	4949      	ldr	r1, [pc, #292]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	650b      	str	r3, [r1, #80]	; 0x50
 80029d8:	e001      	b.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029da:	7dfb      	ldrb	r3, [r7, #23]
 80029dc:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d04f      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ee:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80029f2:	d036      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x24a>
 80029f4:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80029f8:	d830      	bhi.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x244>
 80029fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029fe:	d032      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8002a00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a04:	d82a      	bhi.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002a06:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002a0a:	d02e      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x252>
 8002a0c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002a10:	d824      	bhi.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a16:	d018      	beq.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x232>
 8002a18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a1c:	d81e      	bhi.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x212>
 8002a22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a26:	d007      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8002a28:	e018      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a2a:	4b33      	ldr	r3, [pc, #204]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a2e:	4a32      	ldr	r2, [pc, #200]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a34:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002a36:	e019      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f001 f8b4 	bl	8003bac <RCCEx_PLL2_Config>
 8002a44:	4603      	mov	r3, r0
 8002a46:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002a48:	e010      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	3324      	adds	r3, #36	; 0x24
 8002a4e:	2100      	movs	r1, #0
 8002a50:	4618      	mov	r0, r3
 8002a52:	f001 f95d 	bl	8003d10 <RCCEx_PLL3_Config>
 8002a56:	4603      	mov	r3, r0
 8002a58:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002a5a:	e007      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	75fb      	strb	r3, [r7, #23]
      break;
 8002a60:	e004      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002a62:	bf00      	nop
 8002a64:	e002      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002a66:	bf00      	nop
 8002a68:	e000      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002a6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a6c:	7dfb      	ldrb	r3, [r7, #23]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d109      	bne.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002a72:	4b21      	ldr	r3, [pc, #132]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a76:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a7e:	491e      	ldr	r1, [pc, #120]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	650b      	str	r3, [r1, #80]	; 0x50
 8002a84:	e001      	b.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a86:	7dfb      	ldrb	r3, [r7, #23]
 8002a88:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d034      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a9a:	2b30      	cmp	r3, #48	; 0x30
 8002a9c:	d01c      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8002a9e:	2b30      	cmp	r3, #48	; 0x30
 8002aa0:	d817      	bhi.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002aa2:	2b20      	cmp	r3, #32
 8002aa4:	d00c      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002aa6:	2b20      	cmp	r3, #32
 8002aa8:	d813      	bhi.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d016      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 8002aae:	2b10      	cmp	r3, #16
 8002ab0:	d10f      	bne.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ab2:	4b11      	ldr	r3, [pc, #68]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab6:	4a10      	ldr	r2, [pc, #64]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002abc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8002abe:	e00e      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3304      	adds	r3, #4
 8002ac4:	2102      	movs	r1, #2
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f001 f870 	bl	8003bac <RCCEx_PLL2_Config>
 8002acc:	4603      	mov	r3, r0
 8002ace:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8002ad0:	e005      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	75fb      	strb	r3, [r7, #23]
      break;
 8002ad6:	e002      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8002ad8:	bf00      	nop
 8002ada:	e000      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8002adc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ade:	7dfb      	ldrb	r3, [r7, #23]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10b      	bne.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002ae4:	4b04      	ldr	r3, [pc, #16]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ae6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002af0:	4901      	ldr	r1, [pc, #4]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002af6:	e003      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8002af8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002afc:	7dfb      	ldrb	r3, [r7, #23]
 8002afe:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d047      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b14:	d030      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002b16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b1a:	d82a      	bhi.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002b1c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002b20:	d02c      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x364>
 8002b22:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002b26:	d824      	bhi.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002b28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b2c:	d018      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002b2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b32:	d81e      	bhi.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8002b38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b3c:	d007      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8002b3e:	e018      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b40:	4bb0      	ldr	r3, [pc, #704]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	4aaf      	ldr	r2, [pc, #700]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002b46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002b4c:	e017      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	3304      	adds	r3, #4
 8002b52:	2100      	movs	r1, #0
 8002b54:	4618      	mov	r0, r3
 8002b56:	f001 f829 	bl	8003bac <RCCEx_PLL2_Config>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002b5e:	e00e      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3324      	adds	r3, #36	; 0x24
 8002b64:	2100      	movs	r1, #0
 8002b66:	4618      	mov	r0, r3
 8002b68:	f001 f8d2 	bl	8003d10 <RCCEx_PLL3_Config>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002b70:	e005      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	75fb      	strb	r3, [r7, #23]
      break;
 8002b76:	e002      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8002b78:	bf00      	nop
 8002b7a:	e000      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8002b7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b7e:	7dfb      	ldrb	r3, [r7, #23]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d109      	bne.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002b84:	4b9f      	ldr	r3, [pc, #636]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002b86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b88:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b90:	499c      	ldr	r1, [pc, #624]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	650b      	str	r3, [r1, #80]	; 0x50
 8002b96:	e001      	b.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b98:	7dfb      	ldrb	r3, [r7, #23]
 8002b9a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d049      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bb0:	d02e      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002bb2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bb6:	d828      	bhi.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002bb8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002bbc:	d02a      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002bbe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002bc2:	d822      	bhi.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002bc4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002bc8:	d026      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002bca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002bce:	d81c      	bhi.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002bd0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002bd4:	d010      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8002bd6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002bda:	d816      	bhi.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d01d      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x404>
 8002be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002be4:	d111      	bne.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	3304      	adds	r3, #4
 8002bea:	2101      	movs	r1, #1
 8002bec:	4618      	mov	r0, r3
 8002bee:	f000 ffdd 	bl	8003bac <RCCEx_PLL2_Config>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002bf6:	e012      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3324      	adds	r3, #36	; 0x24
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f001 f886 	bl	8003d10 <RCCEx_PLL3_Config>
 8002c04:	4603      	mov	r3, r0
 8002c06:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002c08:	e009      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	75fb      	strb	r3, [r7, #23]
      break;
 8002c0e:	e006      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002c10:	bf00      	nop
 8002c12:	e004      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002c14:	bf00      	nop
 8002c16:	e002      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002c18:	bf00      	nop
 8002c1a:	e000      	b.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002c1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c1e:	7dfb      	ldrb	r3, [r7, #23]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d109      	bne.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002c24:	4b77      	ldr	r3, [pc, #476]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002c26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c28:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c30:	4974      	ldr	r1, [pc, #464]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	650b      	str	r3, [r1, #80]	; 0x50
 8002c36:	e001      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c38:	7dfb      	ldrb	r3, [r7, #23]
 8002c3a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d053      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002c4e:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002c52:	d034      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002c54:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002c58:	d82e      	bhi.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002c5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c5e:	d030      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8002c60:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c64:	d828      	bhi.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002c66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c6a:	d02c      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8002c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c70:	d822      	bhi.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002c72:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002c76:	d028      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8002c78:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002c7c:	d81c      	bhi.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002c7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c82:	d010      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8002c84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c88:	d816      	bhi.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d01f      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8002c8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c92:	d111      	bne.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3304      	adds	r3, #4
 8002c98:	2101      	movs	r1, #1
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 ff86 	bl	8003bac <RCCEx_PLL2_Config>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002ca4:	e014      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	3324      	adds	r3, #36	; 0x24
 8002caa:	2101      	movs	r1, #1
 8002cac:	4618      	mov	r0, r3
 8002cae:	f001 f82f 	bl	8003d10 <RCCEx_PLL3_Config>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002cb6:	e00b      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	75fb      	strb	r3, [r7, #23]
      break;
 8002cbc:	e008      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002cbe:	bf00      	nop
 8002cc0:	e006      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002cc2:	bf00      	nop
 8002cc4:	e004      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002cc6:	bf00      	nop
 8002cc8:	e002      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002cca:	bf00      	nop
 8002ccc:	e000      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002cce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002cd0:	7dfb      	ldrb	r3, [r7, #23]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10a      	bne.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002cd6:	4b4b      	ldr	r3, [pc, #300]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cda:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002ce4:	4947      	ldr	r1, [pc, #284]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	658b      	str	r3, [r1, #88]	; 0x58
 8002cea:	e001      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cec:	7dfb      	ldrb	r3, [r7, #23]
 8002cee:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d02f      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d04:	d00e      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002d06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d0a:	d814      	bhi.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d015      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002d10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d14:	d10f      	bne.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d16:	4b3b      	ldr	r3, [pc, #236]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d1a:	4a3a      	ldr	r2, [pc, #232]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d20:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002d22:	e00c      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3304      	adds	r3, #4
 8002d28:	2101      	movs	r1, #1
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f000 ff3e 	bl	8003bac <RCCEx_PLL2_Config>
 8002d30:	4603      	mov	r3, r0
 8002d32:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002d34:	e003      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	75fb      	strb	r3, [r7, #23]
      break;
 8002d3a:	e000      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 8002d3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d3e:	7dfb      	ldrb	r3, [r7, #23]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d109      	bne.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002d44:	4b2f      	ldr	r3, [pc, #188]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d48:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d50:	492c      	ldr	r1, [pc, #176]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	650b      	str	r3, [r1, #80]	; 0x50
 8002d56:	e001      	b.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d58:	7dfb      	ldrb	r3, [r7, #23]
 8002d5a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d032      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d6c:	2b03      	cmp	r3, #3
 8002d6e:	d81b      	bhi.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x590>
 8002d70:	a201      	add	r2, pc, #4	; (adr r2, 8002d78 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d76:	bf00      	nop
 8002d78:	08002daf 	.word	0x08002daf
 8002d7c:	08002d89 	.word	0x08002d89
 8002d80:	08002d97 	.word	0x08002d97
 8002d84:	08002daf 	.word	0x08002daf
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d88:	4b1e      	ldr	r3, [pc, #120]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8c:	4a1d      	ldr	r2, [pc, #116]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002d94:	e00c      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	2102      	movs	r1, #2
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 ff05 	bl	8003bac <RCCEx_PLL2_Config>
 8002da2:	4603      	mov	r3, r0
 8002da4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002da6:	e003      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	75fb      	strb	r3, [r7, #23]
      break;
 8002dac:	e000      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 8002dae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002db0:	7dfb      	ldrb	r3, [r7, #23]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002db6:	4b13      	ldr	r3, [pc, #76]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dba:	f023 0203 	bic.w	r2, r3, #3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	4910      	ldr	r1, [pc, #64]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002dc8:	e001      	b.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
 8002dcc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 808a 	beq.w	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ddc:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a09      	ldr	r2, [pc, #36]	; (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002de8:	f7fe fa34 	bl	8001254 <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002dee:	e00d      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002df0:	f7fe fa30 	bl	8001254 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b64      	cmp	r3, #100	; 0x64
 8002dfc:	d906      	bls.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	75fb      	strb	r3, [r7, #23]
        break;
 8002e02:	e009      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8002e04:	58024400 	.word	0x58024400
 8002e08:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e0c:	4bba      	ldr	r3, [pc, #744]	; (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d0eb      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 8002e18:	7dfb      	ldrb	r3, [r7, #23]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d166      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002e1e:	4bb7      	ldr	r3, [pc, #732]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e20:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002e28:	4053      	eors	r3, r2
 8002e2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d013      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e32:	4bb2      	ldr	r3, [pc, #712]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e3a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e3c:	4baf      	ldr	r3, [pc, #700]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e40:	4aae      	ldr	r2, [pc, #696]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e46:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e48:	4bac      	ldr	r3, [pc, #688]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e4c:	4aab      	ldr	r2, [pc, #684]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e52:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002e54:	4aa9      	ldr	r2, [pc, #676]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002e60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e64:	d115      	bne.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e66:	f7fe f9f5 	bl	8001254 <HAL_GetTick>
 8002e6a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e6c:	e00b      	b.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6e:	f7fe f9f1 	bl	8001254 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d902      	bls.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	75fb      	strb	r3, [r7, #23]
            break;
 8002e84:	e005      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e86:	4b9d      	ldr	r3, [pc, #628]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0ed      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 8002e92:	7dfb      	ldrb	r3, [r7, #23]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d126      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ea2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ea6:	d10d      	bne.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8002ea8:	4b94      	ldr	r3, [pc, #592]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002eb6:	0919      	lsrs	r1, r3, #4
 8002eb8:	4b91      	ldr	r3, [pc, #580]	; (8003100 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8002eba:	400b      	ands	r3, r1
 8002ebc:	498f      	ldr	r1, [pc, #572]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	610b      	str	r3, [r1, #16]
 8002ec2:	e005      	b.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8002ec4:	4b8d      	ldr	r3, [pc, #564]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	4a8c      	ldr	r2, [pc, #560]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002eca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002ece:	6113      	str	r3, [r2, #16]
 8002ed0:	4b8a      	ldr	r3, [pc, #552]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ed2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ede:	4987      	ldr	r1, [pc, #540]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	670b      	str	r3, [r1, #112]	; 0x70
 8002ee4:	e004      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ee6:	7dfb      	ldrb	r3, [r7, #23]
 8002ee8:	75bb      	strb	r3, [r7, #22]
 8002eea:	e001      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eec:	7dfb      	ldrb	r3, [r7, #23]
 8002eee:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d07f      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f02:	2b28      	cmp	r3, #40	; 0x28
 8002f04:	d866      	bhi.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8002f06:	a201      	add	r2, pc, #4	; (adr r2, 8002f0c <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 8002f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f0c:	08002fdb 	.word	0x08002fdb
 8002f10:	08002fd5 	.word	0x08002fd5
 8002f14:	08002fd5 	.word	0x08002fd5
 8002f18:	08002fd5 	.word	0x08002fd5
 8002f1c:	08002fd5 	.word	0x08002fd5
 8002f20:	08002fd5 	.word	0x08002fd5
 8002f24:	08002fd5 	.word	0x08002fd5
 8002f28:	08002fd5 	.word	0x08002fd5
 8002f2c:	08002fb1 	.word	0x08002fb1
 8002f30:	08002fd5 	.word	0x08002fd5
 8002f34:	08002fd5 	.word	0x08002fd5
 8002f38:	08002fd5 	.word	0x08002fd5
 8002f3c:	08002fd5 	.word	0x08002fd5
 8002f40:	08002fd5 	.word	0x08002fd5
 8002f44:	08002fd5 	.word	0x08002fd5
 8002f48:	08002fd5 	.word	0x08002fd5
 8002f4c:	08002fc3 	.word	0x08002fc3
 8002f50:	08002fd5 	.word	0x08002fd5
 8002f54:	08002fd5 	.word	0x08002fd5
 8002f58:	08002fd5 	.word	0x08002fd5
 8002f5c:	08002fd5 	.word	0x08002fd5
 8002f60:	08002fd5 	.word	0x08002fd5
 8002f64:	08002fd5 	.word	0x08002fd5
 8002f68:	08002fd5 	.word	0x08002fd5
 8002f6c:	08002fdb 	.word	0x08002fdb
 8002f70:	08002fd5 	.word	0x08002fd5
 8002f74:	08002fd5 	.word	0x08002fd5
 8002f78:	08002fd5 	.word	0x08002fd5
 8002f7c:	08002fd5 	.word	0x08002fd5
 8002f80:	08002fd5 	.word	0x08002fd5
 8002f84:	08002fd5 	.word	0x08002fd5
 8002f88:	08002fd5 	.word	0x08002fd5
 8002f8c:	08002fdb 	.word	0x08002fdb
 8002f90:	08002fd5 	.word	0x08002fd5
 8002f94:	08002fd5 	.word	0x08002fd5
 8002f98:	08002fd5 	.word	0x08002fd5
 8002f9c:	08002fd5 	.word	0x08002fd5
 8002fa0:	08002fd5 	.word	0x08002fd5
 8002fa4:	08002fd5 	.word	0x08002fd5
 8002fa8:	08002fd5 	.word	0x08002fd5
 8002fac:	08002fdb 	.word	0x08002fdb
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3304      	adds	r3, #4
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f000 fdf8 	bl	8003bac <RCCEx_PLL2_Config>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002fc0:	e00c      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	3324      	adds	r3, #36	; 0x24
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f000 fea1 	bl	8003d10 <RCCEx_PLL3_Config>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002fd2:	e003      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8002fd8:	e000      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 8002fda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fdc:	7dfb      	ldrb	r3, [r7, #23]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10a      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002fe2:	4b46      	ldr	r3, [pc, #280]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ff0:	4942      	ldr	r1, [pc, #264]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	654b      	str	r3, [r1, #84]	; 0x54
 8002ff6:	e001      	b.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ff8:	7dfb      	ldrb	r3, [r7, #23]
 8002ffa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0302 	and.w	r3, r3, #2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d038      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800300c:	2b05      	cmp	r3, #5
 800300e:	d821      	bhi.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8003010:	a201      	add	r2, pc, #4	; (adr r2, 8003018 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8003012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003016:	bf00      	nop
 8003018:	0800305b 	.word	0x0800305b
 800301c:	08003031 	.word	0x08003031
 8003020:	08003043 	.word	0x08003043
 8003024:	0800305b 	.word	0x0800305b
 8003028:	0800305b 	.word	0x0800305b
 800302c:	0800305b 	.word	0x0800305b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3304      	adds	r3, #4
 8003034:	2101      	movs	r1, #1
 8003036:	4618      	mov	r0, r3
 8003038:	f000 fdb8 	bl	8003bac <RCCEx_PLL2_Config>
 800303c:	4603      	mov	r3, r0
 800303e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003040:	e00c      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	3324      	adds	r3, #36	; 0x24
 8003046:	2101      	movs	r1, #1
 8003048:	4618      	mov	r0, r3
 800304a:	f000 fe61 	bl	8003d10 <RCCEx_PLL3_Config>
 800304e:	4603      	mov	r3, r0
 8003050:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003052:	e003      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	75fb      	strb	r3, [r7, #23]
      break;
 8003058:	e000      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 800305a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800305c:	7dfb      	ldrb	r3, [r7, #23]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003062:	4b26      	ldr	r3, [pc, #152]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003064:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003066:	f023 0207 	bic.w	r2, r3, #7
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800306e:	4923      	ldr	r1, [pc, #140]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003070:	4313      	orrs	r3, r2
 8003072:	654b      	str	r3, [r1, #84]	; 0x54
 8003074:	e001      	b.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003076:	7dfb      	ldrb	r3, [r7, #23]
 8003078:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0304 	and.w	r3, r3, #4
 8003082:	2b00      	cmp	r3, #0
 8003084:	d040      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800308c:	2b05      	cmp	r3, #5
 800308e:	d821      	bhi.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003090:	a201      	add	r2, pc, #4	; (adr r2, 8003098 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8003092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003096:	bf00      	nop
 8003098:	080030db 	.word	0x080030db
 800309c:	080030b1 	.word	0x080030b1
 80030a0:	080030c3 	.word	0x080030c3
 80030a4:	080030db 	.word	0x080030db
 80030a8:	080030db 	.word	0x080030db
 80030ac:	080030db 	.word	0x080030db
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3304      	adds	r3, #4
 80030b4:	2101      	movs	r1, #1
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fd78 	bl	8003bac <RCCEx_PLL2_Config>
 80030bc:	4603      	mov	r3, r0
 80030be:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80030c0:	e00c      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	3324      	adds	r3, #36	; 0x24
 80030c6:	2101      	movs	r1, #1
 80030c8:	4618      	mov	r0, r3
 80030ca:	f000 fe21 	bl	8003d10 <RCCEx_PLL3_Config>
 80030ce:	4603      	mov	r3, r0
 80030d0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80030d2:	e003      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	75fb      	strb	r3, [r7, #23]
      break;
 80030d8:	e000      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 80030da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030dc:	7dfb      	ldrb	r3, [r7, #23]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d110      	bne.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030e2:	4b06      	ldr	r3, [pc, #24]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80030e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e6:	f023 0207 	bic.w	r2, r3, #7
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030f0:	4902      	ldr	r1, [pc, #8]	; (80030fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	658b      	str	r3, [r1, #88]	; 0x58
 80030f6:	e007      	b.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80030f8:	58024800 	.word	0x58024800
 80030fc:	58024400 	.word	0x58024400
 8003100:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003104:	7dfb      	ldrb	r3, [r7, #23]
 8003106:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0320 	and.w	r3, r3, #32
 8003110:	2b00      	cmp	r3, #0
 8003112:	d04b      	beq.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800311a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800311e:	d02e      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x966>
 8003120:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003124:	d828      	bhi.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800312a:	d02a      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 800312c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003130:	d822      	bhi.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003132:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003136:	d026      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003138:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800313c:	d81c      	bhi.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800313e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003142:	d010      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8003144:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003148:	d816      	bhi.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800314a:	2b00      	cmp	r3, #0
 800314c:	d01d      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x972>
 800314e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003152:	d111      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	3304      	adds	r3, #4
 8003158:	2100      	movs	r1, #0
 800315a:	4618      	mov	r0, r3
 800315c:	f000 fd26 	bl	8003bac <RCCEx_PLL2_Config>
 8003160:	4603      	mov	r3, r0
 8003162:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003164:	e012      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	3324      	adds	r3, #36	; 0x24
 800316a:	2102      	movs	r1, #2
 800316c:	4618      	mov	r0, r3
 800316e:	f000 fdcf 	bl	8003d10 <RCCEx_PLL3_Config>
 8003172:	4603      	mov	r3, r0
 8003174:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003176:	e009      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	75fb      	strb	r3, [r7, #23]
      break;
 800317c:	e006      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800317e:	bf00      	nop
 8003180:	e004      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003182:	bf00      	nop
 8003184:	e002      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003186:	bf00      	nop
 8003188:	e000      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800318a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800318c:	7dfb      	ldrb	r3, [r7, #23]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10a      	bne.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003192:	4bb3      	ldr	r3, [pc, #716]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003196:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031a0:	49af      	ldr	r1, [pc, #700]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	654b      	str	r3, [r1, #84]	; 0x54
 80031a6:	e001      	b.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031a8:	7dfb      	ldrb	r3, [r7, #23]
 80031aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d04b      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80031be:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80031c2:	d02e      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80031c4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80031c8:	d828      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80031ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031ce:	d02a      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80031d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031d4:	d822      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80031d6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80031da:	d026      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80031dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80031e0:	d81c      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80031e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031e6:	d010      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 80031e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ec:	d816      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d01d      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0xa16>
 80031f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f6:	d111      	bne.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	3304      	adds	r3, #4
 80031fc:	2100      	movs	r1, #0
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 fcd4 	bl	8003bac <RCCEx_PLL2_Config>
 8003204:	4603      	mov	r3, r0
 8003206:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003208:	e012      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	3324      	adds	r3, #36	; 0x24
 800320e:	2102      	movs	r1, #2
 8003210:	4618      	mov	r0, r3
 8003212:	f000 fd7d 	bl	8003d10 <RCCEx_PLL3_Config>
 8003216:	4603      	mov	r3, r0
 8003218:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800321a:	e009      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	75fb      	strb	r3, [r7, #23]
      break;
 8003220:	e006      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003222:	bf00      	nop
 8003224:	e004      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8003226:	bf00      	nop
 8003228:	e002      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800322a:	bf00      	nop
 800322c:	e000      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800322e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003230:	7dfb      	ldrb	r3, [r7, #23]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10a      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003236:	4b8a      	ldr	r3, [pc, #552]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003244:	4986      	ldr	r1, [pc, #536]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003246:	4313      	orrs	r3, r2
 8003248:	658b      	str	r3, [r1, #88]	; 0x58
 800324a:	e001      	b.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800324c:	7dfb      	ldrb	r3, [r7, #23]
 800324e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003258:	2b00      	cmp	r3, #0
 800325a:	d04b      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003262:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003266:	d02e      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8003268:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800326c:	d828      	bhi.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800326e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003272:	d02a      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8003274:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003278:	d822      	bhi.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800327a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800327e:	d026      	beq.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8003280:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003284:	d81c      	bhi.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003286:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800328a:	d010      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0xa96>
 800328c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003290:	d816      	bhi.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003292:	2b00      	cmp	r3, #0
 8003294:	d01d      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8003296:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800329a:	d111      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3304      	adds	r3, #4
 80032a0:	2100      	movs	r1, #0
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 fc82 	bl	8003bac <RCCEx_PLL2_Config>
 80032a8:	4603      	mov	r3, r0
 80032aa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80032ac:	e012      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	3324      	adds	r3, #36	; 0x24
 80032b2:	2102      	movs	r1, #2
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 fd2b 	bl	8003d10 <RCCEx_PLL3_Config>
 80032ba:	4603      	mov	r3, r0
 80032bc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80032be:	e009      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	75fb      	strb	r3, [r7, #23]
      break;
 80032c4:	e006      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80032c6:	bf00      	nop
 80032c8:	e004      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80032ca:	bf00      	nop
 80032cc:	e002      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80032ce:	bf00      	nop
 80032d0:	e000      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 80032d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032d4:	7dfb      	ldrb	r3, [r7, #23]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10a      	bne.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80032da:	4b61      	ldr	r3, [pc, #388]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80032dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80032e8:	495d      	ldr	r1, [pc, #372]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	658b      	str	r3, [r1, #88]	; 0x58
 80032ee:	e001      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032f0:	7dfb      	ldrb	r3, [r7, #23]
 80032f2:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0308 	and.w	r3, r3, #8
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d01a      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800330a:	d10a      	bne.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3324      	adds	r3, #36	; 0x24
 8003310:	2102      	movs	r1, #2
 8003312:	4618      	mov	r0, r3
 8003314:	f000 fcfc 	bl	8003d10 <RCCEx_PLL3_Config>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003322:	4b4f      	ldr	r3, [pc, #316]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003326:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003330:	494b      	ldr	r1, [pc, #300]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003332:	4313      	orrs	r3, r2
 8003334:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0310 	and.w	r3, r3, #16
 800333e:	2b00      	cmp	r3, #0
 8003340:	d01a      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003348:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800334c:	d10a      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	3324      	adds	r3, #36	; 0x24
 8003352:	2102      	movs	r1, #2
 8003354:	4618      	mov	r0, r3
 8003356:	f000 fcdb 	bl	8003d10 <RCCEx_PLL3_Config>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003364:	4b3e      	ldr	r3, [pc, #248]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003368:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003372:	493b      	ldr	r1, [pc, #236]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003374:	4313      	orrs	r3, r2
 8003376:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d034      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800338a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800338e:	d01d      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8003390:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003394:	d817      	bhi.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 800339a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800339e:	d009      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80033a0:	e011      	b.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	3304      	adds	r3, #4
 80033a6:	2100      	movs	r1, #0
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 fbff 	bl	8003bac <RCCEx_PLL2_Config>
 80033ae:	4603      	mov	r3, r0
 80033b0:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80033b2:	e00c      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3324      	adds	r3, #36	; 0x24
 80033b8:	2102      	movs	r1, #2
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 fca8 	bl	8003d10 <RCCEx_PLL3_Config>
 80033c0:	4603      	mov	r3, r0
 80033c2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80033c4:	e003      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	75fb      	strb	r3, [r7, #23]
      break;
 80033ca:	e000      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 80033cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033ce:	7dfb      	ldrb	r3, [r7, #23]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d10a      	bne.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033d4:	4b22      	ldr	r3, [pc, #136]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80033d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80033e2:	491f      	ldr	r1, [pc, #124]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	658b      	str	r3, [r1, #88]	; 0x58
 80033e8:	e001      	b.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ea:	7dfb      	ldrb	r3, [r7, #23]
 80033ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d036      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003400:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003404:	d01c      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003406:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800340a:	d816      	bhi.n	800343a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800340c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003410:	d003      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8003412:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003416:	d007      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003418:	e00f      	b.n	800343a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800341a:	4b11      	ldr	r3, [pc, #68]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800341c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341e:	4a10      	ldr	r2, [pc, #64]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003420:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003424:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003426:	e00c      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	3324      	adds	r3, #36	; 0x24
 800342c:	2101      	movs	r1, #1
 800342e:	4618      	mov	r0, r3
 8003430:	f000 fc6e 	bl	8003d10 <RCCEx_PLL3_Config>
 8003434:	4603      	mov	r3, r0
 8003436:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003438:	e003      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	75fb      	strb	r3, [r7, #23]
      break;
 800343e:	e000      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003440:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003442:	7dfb      	ldrb	r3, [r7, #23]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10d      	bne.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003448:	4b05      	ldr	r3, [pc, #20]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800344a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800344c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003456:	4902      	ldr	r1, [pc, #8]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003458:	4313      	orrs	r3, r2
 800345a:	654b      	str	r3, [r1, #84]	; 0x54
 800345c:	e004      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 800345e:	bf00      	nop
 8003460:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003464:	7dfb      	ldrb	r3, [r7, #23]
 8003466:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d029      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003478:	2b00      	cmp	r3, #0
 800347a:	d003      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800347c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003480:	d007      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8003482:	e00f      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003484:	4b69      	ldr	r3, [pc, #420]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003488:	4a68      	ldr	r2, [pc, #416]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800348a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800348e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003490:	e00b      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	3304      	adds	r3, #4
 8003496:	2102      	movs	r1, #2
 8003498:	4618      	mov	r0, r3
 800349a:	f000 fb87 	bl	8003bac <RCCEx_PLL2_Config>
 800349e:	4603      	mov	r3, r0
 80034a0:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80034a2:	e002      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	75fb      	strb	r3, [r7, #23]
      break;
 80034a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034aa:	7dfb      	ldrb	r3, [r7, #23]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d109      	bne.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80034b0:	4b5e      	ldr	r3, [pc, #376]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80034b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034bc:	495b      	ldr	r1, [pc, #364]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	64cb      	str	r3, [r1, #76]	; 0x4c
 80034c2:	e001      	b.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034c4:	7dfb      	ldrb	r3, [r7, #23]
 80034c6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00a      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3324      	adds	r3, #36	; 0x24
 80034d8:	2102      	movs	r1, #2
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 fc18 	bl	8003d10 <RCCEx_PLL3_Config>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d032      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003500:	d017      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 8003502:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003506:	d811      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003508:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800350c:	d013      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 800350e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003512:	d80b      	bhi.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003514:	2b00      	cmp	r3, #0
 8003516:	d010      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0xd22>
 8003518:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800351c:	d106      	bne.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800351e:	4b43      	ldr	r3, [pc, #268]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003522:	4a42      	ldr	r2, [pc, #264]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003528:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800352a:	e007      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	75fb      	strb	r3, [r7, #23]
      break;
 8003530:	e004      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8003532:	bf00      	nop
 8003534:	e002      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8003536:	bf00      	nop
 8003538:	e000      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 800353a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800353c:	7dfb      	ldrb	r3, [r7, #23]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d10a      	bne.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003542:	4b3a      	ldr	r3, [pc, #232]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003546:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003550:	4936      	ldr	r1, [pc, #216]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003552:	4313      	orrs	r3, r2
 8003554:	654b      	str	r3, [r1, #84]	; 0x54
 8003556:	e001      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003558:	7dfb      	ldrb	r3, [r7, #23]
 800355a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d008      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003568:	4b30      	ldr	r3, [pc, #192]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800356a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800356c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003574:	492d      	ldr	r1, [pc, #180]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003576:	4313      	orrs	r3, r2
 8003578:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d008      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003586:	4b29      	ldr	r3, [pc, #164]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800358a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003592:	4926      	ldr	r1, [pc, #152]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003594:	4313      	orrs	r3, r2
 8003596:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d008      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80035a4:	4b21      	ldr	r3, [pc, #132]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035b0:	491e      	ldr	r1, [pc, #120]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00d      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035c2:	4b1a      	ldr	r3, [pc, #104]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	4a19      	ldr	r2, [pc, #100]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80035cc:	6113      	str	r3, [r2, #16]
 80035ce:	4b17      	ldr	r3, [pc, #92]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035d0:	691a      	ldr	r2, [r3, #16]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80035d8:	4914      	ldr	r1, [pc, #80]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	da08      	bge.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80035e6:	4b11      	ldr	r3, [pc, #68]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035f2:	490e      	ldr	r1, [pc, #56]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d009      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003604:	4b09      	ldr	r3, [pc, #36]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003608:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003612:	4906      	ldr	r1, [pc, #24]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003614:	4313      	orrs	r3, r2
 8003616:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8003618:	7dbb      	ldrb	r3, [r7, #22]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 800361e:	2300      	movs	r3, #0
 8003620:	e000      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	58024400 	.word	0x58024400

08003630 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8003634:	f7ff f894 	bl	8002760 <HAL_RCC_GetHCLKFreq>
 8003638:	4602      	mov	r2, r0
 800363a:	4b06      	ldr	r3, [pc, #24]	; (8003654 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	091b      	lsrs	r3, r3, #4
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	4904      	ldr	r1, [pc, #16]	; (8003658 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003646:	5ccb      	ldrb	r3, [r1, r3]
 8003648:	f003 031f 	and.w	r3, r3, #31
 800364c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003650:	4618      	mov	r0, r3
 8003652:	bd80      	pop	{r7, pc}
 8003654:	58024400 	.word	0x58024400
 8003658:	080056ec 	.word	0x080056ec

0800365c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800365c:	b480      	push	{r7}
 800365e:	b089      	sub	sp, #36	; 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003664:	4ba1      	ldr	r3, [pc, #644]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800366e:	4b9f      	ldr	r3, [pc, #636]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003672:	0b1b      	lsrs	r3, r3, #12
 8003674:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003678:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800367a:	4b9c      	ldr	r3, [pc, #624]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800367c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367e:	091b      	lsrs	r3, r3, #4
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003686:	4b99      	ldr	r3, [pc, #612]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800368a:	08db      	lsrs	r3, r3, #3
 800368c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	ee07 3a90 	vmov	s15, r3
 800369a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800369e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 8111 	beq.w	80038cc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	f000 8083 	beq.w	80037b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	f200 80a1 	bhi.w	80037fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d056      	beq.n	8003774 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80036c6:	e099      	b.n	80037fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036c8:	4b88      	ldr	r3, [pc, #544]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0320 	and.w	r3, r3, #32
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d02d      	beq.n	8003730 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80036d4:	4b85      	ldr	r3, [pc, #532]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	08db      	lsrs	r3, r3, #3
 80036da:	f003 0303 	and.w	r3, r3, #3
 80036de:	4a84      	ldr	r2, [pc, #528]	; (80038f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80036e0:	fa22 f303 	lsr.w	r3, r2, r3
 80036e4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	ee07 3a90 	vmov	s15, r3
 80036ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	ee07 3a90 	vmov	s15, r3
 80036f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036fe:	4b7b      	ldr	r3, [pc, #492]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003706:	ee07 3a90 	vmov	s15, r3
 800370a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800370e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003712:	eddf 5a78 	vldr	s11, [pc, #480]	; 80038f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003716:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800371a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800371e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800372a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800372e:	e087      	b.n	8003840 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	ee07 3a90 	vmov	s15, r3
 8003736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800373a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80038f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800373e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003742:	4b6a      	ldr	r3, [pc, #424]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800374a:	ee07 3a90 	vmov	s15, r3
 800374e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003752:	ed97 6a03 	vldr	s12, [r7, #12]
 8003756:	eddf 5a67 	vldr	s11, [pc, #412]	; 80038f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800375a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800375e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003762:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800376a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800376e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003772:	e065      	b.n	8003840 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	ee07 3a90 	vmov	s15, r3
 800377a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800377e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80038fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003786:	4b59      	ldr	r3, [pc, #356]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800378a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800378e:	ee07 3a90 	vmov	s15, r3
 8003792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003796:	ed97 6a03 	vldr	s12, [r7, #12]
 800379a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80038f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800379e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80037aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80037b6:	e043      	b.n	8003840 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	ee07 3a90 	vmov	s15, r3
 80037be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003900 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80037c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037ca:	4b48      	ldr	r3, [pc, #288]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80037cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037d2:	ee07 3a90 	vmov	s15, r3
 80037d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037da:	ed97 6a03 	vldr	s12, [r7, #12]
 80037de:	eddf 5a45 	vldr	s11, [pc, #276]	; 80038f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80037e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80037ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80037fa:	e021      	b.n	8003840 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	ee07 3a90 	vmov	s15, r3
 8003802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003806:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80038fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800380a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800380e:	4b37      	ldr	r3, [pc, #220]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003816:	ee07 3a90 	vmov	s15, r3
 800381a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800381e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003822:	eddf 5a34 	vldr	s11, [pc, #208]	; 80038f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800382a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800382e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800383e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003840:	4b2a      	ldr	r3, [pc, #168]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003844:	0a5b      	lsrs	r3, r3, #9
 8003846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800384a:	ee07 3a90 	vmov	s15, r3
 800384e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003852:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003856:	ee37 7a87 	vadd.f32	s14, s15, s14
 800385a:	edd7 6a07 	vldr	s13, [r7, #28]
 800385e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003862:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003866:	ee17 2a90 	vmov	r2, s15
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800386e:	4b1f      	ldr	r3, [pc, #124]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003872:	0c1b      	lsrs	r3, r3, #16
 8003874:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003878:	ee07 3a90 	vmov	s15, r3
 800387c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003880:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003884:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003888:	edd7 6a07 	vldr	s13, [r7, #28]
 800388c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003890:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003894:	ee17 2a90 	vmov	r2, s15
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800389c:	4b13      	ldr	r3, [pc, #76]	; (80038ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800389e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a0:	0e1b      	lsrs	r3, r3, #24
 80038a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038a6:	ee07 3a90 	vmov	s15, r3
 80038aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80038b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80038b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80038ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038c2:	ee17 2a90 	vmov	r2, s15
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80038ca:	e008      	b.n	80038de <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	609a      	str	r2, [r3, #8]
}
 80038de:	bf00      	nop
 80038e0:	3724      	adds	r7, #36	; 0x24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	58024400 	.word	0x58024400
 80038f0:	03d09000 	.word	0x03d09000
 80038f4:	46000000 	.word	0x46000000
 80038f8:	4c742400 	.word	0x4c742400
 80038fc:	4a742400 	.word	0x4a742400
 8003900:	4af42400 	.word	0x4af42400

08003904 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	; 0x24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800390c:	4ba1      	ldr	r3, [pc, #644]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800390e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003910:	f003 0303 	and.w	r3, r3, #3
 8003914:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003916:	4b9f      	ldr	r3, [pc, #636]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391a:	0d1b      	lsrs	r3, r3, #20
 800391c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003920:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003922:	4b9c      	ldr	r3, [pc, #624]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003926:	0a1b      	lsrs	r3, r3, #8
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800392e:	4b99      	ldr	r3, [pc, #612]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003932:	08db      	lsrs	r3, r3, #3
 8003934:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	fb02 f303 	mul.w	r3, r2, r3
 800393e:	ee07 3a90 	vmov	s15, r3
 8003942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003946:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 8111 	beq.w	8003b74 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	2b02      	cmp	r3, #2
 8003956:	f000 8083 	beq.w	8003a60 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	2b02      	cmp	r3, #2
 800395e:	f200 80a1 	bhi.w	8003aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d056      	beq.n	8003a1c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800396e:	e099      	b.n	8003aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003970:	4b88      	ldr	r3, [pc, #544]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0320 	and.w	r3, r3, #32
 8003978:	2b00      	cmp	r3, #0
 800397a:	d02d      	beq.n	80039d8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800397c:	4b85      	ldr	r3, [pc, #532]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	08db      	lsrs	r3, r3, #3
 8003982:	f003 0303 	and.w	r3, r3, #3
 8003986:	4a84      	ldr	r2, [pc, #528]	; (8003b98 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003988:	fa22 f303 	lsr.w	r3, r2, r3
 800398c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	ee07 3a90 	vmov	s15, r3
 8003994:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	ee07 3a90 	vmov	s15, r3
 800399e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039a6:	4b7b      	ldr	r3, [pc, #492]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ae:	ee07 3a90 	vmov	s15, r3
 80039b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80039ba:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80039be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039d2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80039d6:	e087      	b.n	8003ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	ee07 3a90 	vmov	s15, r3
 80039de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039e2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80039e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039ea:	4b6a      	ldr	r3, [pc, #424]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f2:	ee07 3a90 	vmov	s15, r3
 80039f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80039fe:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a16:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003a1a:	e065      	b.n	8003ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	ee07 3a90 	vmov	s15, r3
 8003a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a26:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003a2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a2e:	4b59      	ldr	r3, [pc, #356]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a36:	ee07 3a90 	vmov	s15, r3
 8003a3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a42:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003a46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a5a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003a5e:	e043      	b.n	8003ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	ee07 3a90 	vmov	s15, r3
 8003a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a6a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003a6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a72:	4b48      	ldr	r3, [pc, #288]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a7a:	ee07 3a90 	vmov	s15, r3
 8003a7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a82:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a86:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003a8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a9e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003aa2:	e021      	b.n	8003ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	ee07 3a90 	vmov	s15, r3
 8003aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aae:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003ab2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ab6:	4b37      	ldr	r3, [pc, #220]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003abe:	ee07 3a90 	vmov	s15, r3
 8003ac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ac6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003aca:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003ace:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ad6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ae2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003ae6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003ae8:	4b2a      	ldr	r3, [pc, #168]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aec:	0a5b      	lsrs	r3, r3, #9
 8003aee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003af2:	ee07 3a90 	vmov	s15, r3
 8003af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003afa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003afe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b02:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b0e:	ee17 2a90 	vmov	r2, s15
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003b16:	4b1f      	ldr	r3, [pc, #124]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	0c1b      	lsrs	r3, r3, #16
 8003b1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b20:	ee07 3a90 	vmov	s15, r3
 8003b24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b28:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b30:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b3c:	ee17 2a90 	vmov	r2, s15
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003b44:	4b13      	ldr	r3, [pc, #76]	; (8003b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b48:	0e1b      	lsrs	r3, r3, #24
 8003b4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b4e:	ee07 3a90 	vmov	s15, r3
 8003b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b6a:	ee17 2a90 	vmov	r2, s15
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003b72:	e008      	b.n	8003b86 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	609a      	str	r2, [r3, #8]
}
 8003b86:	bf00      	nop
 8003b88:	3724      	adds	r7, #36	; 0x24
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	58024400 	.word	0x58024400
 8003b98:	03d09000 	.word	0x03d09000
 8003b9c:	46000000 	.word	0x46000000
 8003ba0:	4c742400 	.word	0x4c742400
 8003ba4:	4a742400 	.word	0x4a742400
 8003ba8:	4af42400 	.word	0x4af42400

08003bac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003bba:	4b53      	ldr	r3, [pc, #332]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d101      	bne.n	8003bca <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e099      	b.n	8003cfe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003bca:	4b4f      	ldr	r3, [pc, #316]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a4e      	ldr	r2, [pc, #312]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003bd0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003bd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bd6:	f7fd fb3d 	bl	8001254 <HAL_GetTick>
 8003bda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003bdc:	e008      	b.n	8003bf0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003bde:	f7fd fb39 	bl	8001254 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d901      	bls.n	8003bf0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e086      	b.n	8003cfe <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003bf0:	4b45      	ldr	r3, [pc, #276]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1f0      	bne.n	8003bde <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003bfc:	4b42      	ldr	r3, [pc, #264]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c00:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	031b      	lsls	r3, r3, #12
 8003c0a:	493f      	ldr	r1, [pc, #252]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	628b      	str	r3, [r1, #40]	; 0x28
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	3b01      	subs	r3, #1
 8003c16:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	025b      	lsls	r3, r3, #9
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	431a      	orrs	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	041b      	lsls	r3, r3, #16
 8003c2e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003c32:	431a      	orrs	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	061b      	lsls	r3, r3, #24
 8003c3c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003c40:	4931      	ldr	r1, [pc, #196]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003c46:	4b30      	ldr	r3, [pc, #192]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	492d      	ldr	r1, [pc, #180]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003c58:	4b2b      	ldr	r3, [pc, #172]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5c:	f023 0220 	bic.w	r2, r3, #32
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	4928      	ldr	r1, [pc, #160]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003c6a:	4b27      	ldr	r3, [pc, #156]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c6e:	4a26      	ldr	r2, [pc, #152]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c70:	f023 0310 	bic.w	r3, r3, #16
 8003c74:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003c76:	4b24      	ldr	r3, [pc, #144]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c7a:	4b24      	ldr	r3, [pc, #144]	; (8003d0c <RCCEx_PLL2_Config+0x160>)
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	69d2      	ldr	r2, [r2, #28]
 8003c82:	00d2      	lsls	r2, r2, #3
 8003c84:	4920      	ldr	r1, [pc, #128]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003c8a:	4b1f      	ldr	r3, [pc, #124]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8e:	4a1e      	ldr	r2, [pc, #120]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c90:	f043 0310 	orr.w	r3, r3, #16
 8003c94:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d106      	bne.n	8003caa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003c9c:	4b1a      	ldr	r3, [pc, #104]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca0:	4a19      	ldr	r2, [pc, #100]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003ca2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003ca6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003ca8:	e00f      	b.n	8003cca <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d106      	bne.n	8003cbe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003cb0:	4b15      	ldr	r3, [pc, #84]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb4:	4a14      	ldr	r2, [pc, #80]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003cb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cba:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003cbc:	e005      	b.n	8003cca <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003cbe:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc2:	4a11      	ldr	r2, [pc, #68]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003cc4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003cc8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003cca:	4b0f      	ldr	r3, [pc, #60]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a0e      	ldr	r2, [pc, #56]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003cd0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003cd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cd6:	f7fd fabd 	bl	8001254 <HAL_GetTick>
 8003cda:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003cdc:	e008      	b.n	8003cf0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003cde:	f7fd fab9 	bl	8001254 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d901      	bls.n	8003cf0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e006      	b.n	8003cfe <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003cf0:	4b05      	ldr	r3, [pc, #20]	; (8003d08 <RCCEx_PLL2_Config+0x15c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0f0      	beq.n	8003cde <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	58024400 	.word	0x58024400
 8003d0c:	ffff0007 	.word	0xffff0007

08003d10 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003d1e:	4b53      	ldr	r3, [pc, #332]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d22:	f003 0303 	and.w	r3, r3, #3
 8003d26:	2b03      	cmp	r3, #3
 8003d28:	d101      	bne.n	8003d2e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e099      	b.n	8003e62 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003d2e:	4b4f      	ldr	r3, [pc, #316]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a4e      	ldr	r2, [pc, #312]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d3a:	f7fd fa8b 	bl	8001254 <HAL_GetTick>
 8003d3e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003d40:	e008      	b.n	8003d54 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003d42:	f7fd fa87 	bl	8001254 <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d901      	bls.n	8003d54 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e086      	b.n	8003e62 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003d54:	4b45      	ldr	r3, [pc, #276]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1f0      	bne.n	8003d42 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003d60:	4b42      	ldr	r3, [pc, #264]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d64:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	051b      	lsls	r3, r3, #20
 8003d6e:	493f      	ldr	r1, [pc, #252]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	628b      	str	r3, [r1, #40]	; 0x28
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	3b01      	subs	r3, #1
 8003d84:	025b      	lsls	r3, r3, #9
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	041b      	lsls	r3, r3, #16
 8003d92:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	061b      	lsls	r3, r3, #24
 8003da0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003da4:	4931      	ldr	r1, [pc, #196]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003daa:	4b30      	ldr	r3, [pc, #192]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	492d      	ldr	r1, [pc, #180]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003dbc:	4b2b      	ldr	r3, [pc, #172]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	4928      	ldr	r1, [pc, #160]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003dce:	4b27      	ldr	r3, [pc, #156]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd2:	4a26      	ldr	r2, [pc, #152]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003dd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dd8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003dda:	4b24      	ldr	r3, [pc, #144]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003ddc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dde:	4b24      	ldr	r3, [pc, #144]	; (8003e70 <RCCEx_PLL3_Config+0x160>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	69d2      	ldr	r2, [r2, #28]
 8003de6:	00d2      	lsls	r2, r2, #3
 8003de8:	4920      	ldr	r1, [pc, #128]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003dee:	4b1f      	ldr	r3, [pc, #124]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df2:	4a1e      	ldr	r2, [pc, #120]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003df8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d106      	bne.n	8003e0e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003e00:	4b1a      	ldr	r3, [pc, #104]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e04:	4a19      	ldr	r2, [pc, #100]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e06:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e0a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003e0c:	e00f      	b.n	8003e2e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d106      	bne.n	8003e22 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003e14:	4b15      	ldr	r3, [pc, #84]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e18:	4a14      	ldr	r2, [pc, #80]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e1a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003e1e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003e20:	e005      	b.n	8003e2e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003e22:	4b12      	ldr	r3, [pc, #72]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e26:	4a11      	ldr	r2, [pc, #68]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e28:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e2c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003e2e:	4b0f      	ldr	r3, [pc, #60]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a0e      	ldr	r2, [pc, #56]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e3a:	f7fd fa0b 	bl	8001254 <HAL_GetTick>
 8003e3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003e40:	e008      	b.n	8003e54 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003e42:	f7fd fa07 	bl	8001254 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d901      	bls.n	8003e54 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e006      	b.n	8003e62 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003e54:	4b05      	ldr	r3, [pc, #20]	; (8003e6c <RCCEx_PLL3_Config+0x15c>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0f0      	beq.n	8003e42 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	58024400 	.word	0x58024400
 8003e70:	ffff0007 	.word	0xffff0007

08003e74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e042      	b.n	8003f0c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d106      	bne.n	8003e9e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f7fd f823 	bl	8000ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2224      	movs	r2, #36	; 0x24
 8003ea2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0201 	bic.w	r2, r2, #1
 8003eb4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 f82c 	bl	8003f14 <UART_SetConfig>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d101      	bne.n	8003ec6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e022      	b.n	8003f0c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 fe7e 	bl	8004bd0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ee2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689a      	ldr	r2, [r3, #8]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ef2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 0201 	orr.w	r2, r2, #1
 8003f02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 ff05 	bl	8004d14 <UART_CheckIdleState>
 8003f0a:	4603      	mov	r3, r0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f14:	b5b0      	push	{r4, r5, r7, lr}
 8003f16:	b08e      	sub	sp, #56	; 0x38
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	4313      	orrs	r3, r2
 8003f38:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	4bbf      	ldr	r3, [pc, #764]	; (8004240 <UART_SetConfig+0x32c>)
 8003f42:	4013      	ands	r3, r2
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	6812      	ldr	r2, [r2, #0]
 8003f48:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003f4a:	430b      	orrs	r3, r1
 8003f4c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	430a      	orrs	r2, r1
 8003f62:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4ab5      	ldr	r2, [pc, #724]	; (8004244 <UART_SetConfig+0x330>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d004      	beq.n	8003f7e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a1b      	ldr	r3, [r3, #32]
 8003f78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	4bb0      	ldr	r3, [pc, #704]	; (8004248 <UART_SetConfig+0x334>)
 8003f86:	4013      	ands	r3, r2
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	6812      	ldr	r2, [r2, #0]
 8003f8c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003f8e:	430b      	orrs	r3, r1
 8003f90:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f98:	f023 010f 	bic.w	r1, r3, #15
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	430a      	orrs	r2, r1
 8003fa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4aa7      	ldr	r2, [pc, #668]	; (800424c <UART_SetConfig+0x338>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d176      	bne.n	80040a0 <UART_SetConfig+0x18c>
 8003fb2:	4ba7      	ldr	r3, [pc, #668]	; (8004250 <UART_SetConfig+0x33c>)
 8003fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003fba:	2b28      	cmp	r3, #40	; 0x28
 8003fbc:	d86c      	bhi.n	8004098 <UART_SetConfig+0x184>
 8003fbe:	a201      	add	r2, pc, #4	; (adr r2, 8003fc4 <UART_SetConfig+0xb0>)
 8003fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc4:	08004069 	.word	0x08004069
 8003fc8:	08004099 	.word	0x08004099
 8003fcc:	08004099 	.word	0x08004099
 8003fd0:	08004099 	.word	0x08004099
 8003fd4:	08004099 	.word	0x08004099
 8003fd8:	08004099 	.word	0x08004099
 8003fdc:	08004099 	.word	0x08004099
 8003fe0:	08004099 	.word	0x08004099
 8003fe4:	08004071 	.word	0x08004071
 8003fe8:	08004099 	.word	0x08004099
 8003fec:	08004099 	.word	0x08004099
 8003ff0:	08004099 	.word	0x08004099
 8003ff4:	08004099 	.word	0x08004099
 8003ff8:	08004099 	.word	0x08004099
 8003ffc:	08004099 	.word	0x08004099
 8004000:	08004099 	.word	0x08004099
 8004004:	08004079 	.word	0x08004079
 8004008:	08004099 	.word	0x08004099
 800400c:	08004099 	.word	0x08004099
 8004010:	08004099 	.word	0x08004099
 8004014:	08004099 	.word	0x08004099
 8004018:	08004099 	.word	0x08004099
 800401c:	08004099 	.word	0x08004099
 8004020:	08004099 	.word	0x08004099
 8004024:	08004081 	.word	0x08004081
 8004028:	08004099 	.word	0x08004099
 800402c:	08004099 	.word	0x08004099
 8004030:	08004099 	.word	0x08004099
 8004034:	08004099 	.word	0x08004099
 8004038:	08004099 	.word	0x08004099
 800403c:	08004099 	.word	0x08004099
 8004040:	08004099 	.word	0x08004099
 8004044:	08004089 	.word	0x08004089
 8004048:	08004099 	.word	0x08004099
 800404c:	08004099 	.word	0x08004099
 8004050:	08004099 	.word	0x08004099
 8004054:	08004099 	.word	0x08004099
 8004058:	08004099 	.word	0x08004099
 800405c:	08004099 	.word	0x08004099
 8004060:	08004099 	.word	0x08004099
 8004064:	08004091 	.word	0x08004091
 8004068:	2301      	movs	r3, #1
 800406a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800406e:	e326      	b.n	80046be <UART_SetConfig+0x7aa>
 8004070:	2304      	movs	r3, #4
 8004072:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004076:	e322      	b.n	80046be <UART_SetConfig+0x7aa>
 8004078:	2308      	movs	r3, #8
 800407a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800407e:	e31e      	b.n	80046be <UART_SetConfig+0x7aa>
 8004080:	2310      	movs	r3, #16
 8004082:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004086:	e31a      	b.n	80046be <UART_SetConfig+0x7aa>
 8004088:	2320      	movs	r3, #32
 800408a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800408e:	e316      	b.n	80046be <UART_SetConfig+0x7aa>
 8004090:	2340      	movs	r3, #64	; 0x40
 8004092:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004096:	e312      	b.n	80046be <UART_SetConfig+0x7aa>
 8004098:	2380      	movs	r3, #128	; 0x80
 800409a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800409e:	e30e      	b.n	80046be <UART_SetConfig+0x7aa>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a6b      	ldr	r2, [pc, #428]	; (8004254 <UART_SetConfig+0x340>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d130      	bne.n	800410c <UART_SetConfig+0x1f8>
 80040aa:	4b69      	ldr	r3, [pc, #420]	; (8004250 <UART_SetConfig+0x33c>)
 80040ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	2b05      	cmp	r3, #5
 80040b4:	d826      	bhi.n	8004104 <UART_SetConfig+0x1f0>
 80040b6:	a201      	add	r2, pc, #4	; (adr r2, 80040bc <UART_SetConfig+0x1a8>)
 80040b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040bc:	080040d5 	.word	0x080040d5
 80040c0:	080040dd 	.word	0x080040dd
 80040c4:	080040e5 	.word	0x080040e5
 80040c8:	080040ed 	.word	0x080040ed
 80040cc:	080040f5 	.word	0x080040f5
 80040d0:	080040fd 	.word	0x080040fd
 80040d4:	2300      	movs	r3, #0
 80040d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80040da:	e2f0      	b.n	80046be <UART_SetConfig+0x7aa>
 80040dc:	2304      	movs	r3, #4
 80040de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80040e2:	e2ec      	b.n	80046be <UART_SetConfig+0x7aa>
 80040e4:	2308      	movs	r3, #8
 80040e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80040ea:	e2e8      	b.n	80046be <UART_SetConfig+0x7aa>
 80040ec:	2310      	movs	r3, #16
 80040ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80040f2:	e2e4      	b.n	80046be <UART_SetConfig+0x7aa>
 80040f4:	2320      	movs	r3, #32
 80040f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80040fa:	e2e0      	b.n	80046be <UART_SetConfig+0x7aa>
 80040fc:	2340      	movs	r3, #64	; 0x40
 80040fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004102:	e2dc      	b.n	80046be <UART_SetConfig+0x7aa>
 8004104:	2380      	movs	r3, #128	; 0x80
 8004106:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800410a:	e2d8      	b.n	80046be <UART_SetConfig+0x7aa>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a51      	ldr	r2, [pc, #324]	; (8004258 <UART_SetConfig+0x344>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d130      	bne.n	8004178 <UART_SetConfig+0x264>
 8004116:	4b4e      	ldr	r3, [pc, #312]	; (8004250 <UART_SetConfig+0x33c>)
 8004118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	2b05      	cmp	r3, #5
 8004120:	d826      	bhi.n	8004170 <UART_SetConfig+0x25c>
 8004122:	a201      	add	r2, pc, #4	; (adr r2, 8004128 <UART_SetConfig+0x214>)
 8004124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004128:	08004141 	.word	0x08004141
 800412c:	08004149 	.word	0x08004149
 8004130:	08004151 	.word	0x08004151
 8004134:	08004159 	.word	0x08004159
 8004138:	08004161 	.word	0x08004161
 800413c:	08004169 	.word	0x08004169
 8004140:	2300      	movs	r3, #0
 8004142:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004146:	e2ba      	b.n	80046be <UART_SetConfig+0x7aa>
 8004148:	2304      	movs	r3, #4
 800414a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800414e:	e2b6      	b.n	80046be <UART_SetConfig+0x7aa>
 8004150:	2308      	movs	r3, #8
 8004152:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004156:	e2b2      	b.n	80046be <UART_SetConfig+0x7aa>
 8004158:	2310      	movs	r3, #16
 800415a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800415e:	e2ae      	b.n	80046be <UART_SetConfig+0x7aa>
 8004160:	2320      	movs	r3, #32
 8004162:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004166:	e2aa      	b.n	80046be <UART_SetConfig+0x7aa>
 8004168:	2340      	movs	r3, #64	; 0x40
 800416a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800416e:	e2a6      	b.n	80046be <UART_SetConfig+0x7aa>
 8004170:	2380      	movs	r3, #128	; 0x80
 8004172:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004176:	e2a2      	b.n	80046be <UART_SetConfig+0x7aa>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a37      	ldr	r2, [pc, #220]	; (800425c <UART_SetConfig+0x348>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d130      	bne.n	80041e4 <UART_SetConfig+0x2d0>
 8004182:	4b33      	ldr	r3, [pc, #204]	; (8004250 <UART_SetConfig+0x33c>)
 8004184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	2b05      	cmp	r3, #5
 800418c:	d826      	bhi.n	80041dc <UART_SetConfig+0x2c8>
 800418e:	a201      	add	r2, pc, #4	; (adr r2, 8004194 <UART_SetConfig+0x280>)
 8004190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004194:	080041ad 	.word	0x080041ad
 8004198:	080041b5 	.word	0x080041b5
 800419c:	080041bd 	.word	0x080041bd
 80041a0:	080041c5 	.word	0x080041c5
 80041a4:	080041cd 	.word	0x080041cd
 80041a8:	080041d5 	.word	0x080041d5
 80041ac:	2300      	movs	r3, #0
 80041ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80041b2:	e284      	b.n	80046be <UART_SetConfig+0x7aa>
 80041b4:	2304      	movs	r3, #4
 80041b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80041ba:	e280      	b.n	80046be <UART_SetConfig+0x7aa>
 80041bc:	2308      	movs	r3, #8
 80041be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80041c2:	e27c      	b.n	80046be <UART_SetConfig+0x7aa>
 80041c4:	2310      	movs	r3, #16
 80041c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80041ca:	e278      	b.n	80046be <UART_SetConfig+0x7aa>
 80041cc:	2320      	movs	r3, #32
 80041ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80041d2:	e274      	b.n	80046be <UART_SetConfig+0x7aa>
 80041d4:	2340      	movs	r3, #64	; 0x40
 80041d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80041da:	e270      	b.n	80046be <UART_SetConfig+0x7aa>
 80041dc:	2380      	movs	r3, #128	; 0x80
 80041de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80041e2:	e26c      	b.n	80046be <UART_SetConfig+0x7aa>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a1d      	ldr	r2, [pc, #116]	; (8004260 <UART_SetConfig+0x34c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d142      	bne.n	8004274 <UART_SetConfig+0x360>
 80041ee:	4b18      	ldr	r3, [pc, #96]	; (8004250 <UART_SetConfig+0x33c>)
 80041f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	2b05      	cmp	r3, #5
 80041f8:	d838      	bhi.n	800426c <UART_SetConfig+0x358>
 80041fa:	a201      	add	r2, pc, #4	; (adr r2, 8004200 <UART_SetConfig+0x2ec>)
 80041fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004200:	08004219 	.word	0x08004219
 8004204:	08004221 	.word	0x08004221
 8004208:	08004229 	.word	0x08004229
 800420c:	08004231 	.word	0x08004231
 8004210:	08004239 	.word	0x08004239
 8004214:	08004265 	.word	0x08004265
 8004218:	2300      	movs	r3, #0
 800421a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800421e:	e24e      	b.n	80046be <UART_SetConfig+0x7aa>
 8004220:	2304      	movs	r3, #4
 8004222:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004226:	e24a      	b.n	80046be <UART_SetConfig+0x7aa>
 8004228:	2308      	movs	r3, #8
 800422a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800422e:	e246      	b.n	80046be <UART_SetConfig+0x7aa>
 8004230:	2310      	movs	r3, #16
 8004232:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004236:	e242      	b.n	80046be <UART_SetConfig+0x7aa>
 8004238:	2320      	movs	r3, #32
 800423a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800423e:	e23e      	b.n	80046be <UART_SetConfig+0x7aa>
 8004240:	cfff69f3 	.word	0xcfff69f3
 8004244:	58000c00 	.word	0x58000c00
 8004248:	11fff4ff 	.word	0x11fff4ff
 800424c:	40011000 	.word	0x40011000
 8004250:	58024400 	.word	0x58024400
 8004254:	40004400 	.word	0x40004400
 8004258:	40004800 	.word	0x40004800
 800425c:	40004c00 	.word	0x40004c00
 8004260:	40005000 	.word	0x40005000
 8004264:	2340      	movs	r3, #64	; 0x40
 8004266:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800426a:	e228      	b.n	80046be <UART_SetConfig+0x7aa>
 800426c:	2380      	movs	r3, #128	; 0x80
 800426e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004272:	e224      	b.n	80046be <UART_SetConfig+0x7aa>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4ab1      	ldr	r2, [pc, #708]	; (8004540 <UART_SetConfig+0x62c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d176      	bne.n	800436c <UART_SetConfig+0x458>
 800427e:	4bb1      	ldr	r3, [pc, #708]	; (8004544 <UART_SetConfig+0x630>)
 8004280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004282:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004286:	2b28      	cmp	r3, #40	; 0x28
 8004288:	d86c      	bhi.n	8004364 <UART_SetConfig+0x450>
 800428a:	a201      	add	r2, pc, #4	; (adr r2, 8004290 <UART_SetConfig+0x37c>)
 800428c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004290:	08004335 	.word	0x08004335
 8004294:	08004365 	.word	0x08004365
 8004298:	08004365 	.word	0x08004365
 800429c:	08004365 	.word	0x08004365
 80042a0:	08004365 	.word	0x08004365
 80042a4:	08004365 	.word	0x08004365
 80042a8:	08004365 	.word	0x08004365
 80042ac:	08004365 	.word	0x08004365
 80042b0:	0800433d 	.word	0x0800433d
 80042b4:	08004365 	.word	0x08004365
 80042b8:	08004365 	.word	0x08004365
 80042bc:	08004365 	.word	0x08004365
 80042c0:	08004365 	.word	0x08004365
 80042c4:	08004365 	.word	0x08004365
 80042c8:	08004365 	.word	0x08004365
 80042cc:	08004365 	.word	0x08004365
 80042d0:	08004345 	.word	0x08004345
 80042d4:	08004365 	.word	0x08004365
 80042d8:	08004365 	.word	0x08004365
 80042dc:	08004365 	.word	0x08004365
 80042e0:	08004365 	.word	0x08004365
 80042e4:	08004365 	.word	0x08004365
 80042e8:	08004365 	.word	0x08004365
 80042ec:	08004365 	.word	0x08004365
 80042f0:	0800434d 	.word	0x0800434d
 80042f4:	08004365 	.word	0x08004365
 80042f8:	08004365 	.word	0x08004365
 80042fc:	08004365 	.word	0x08004365
 8004300:	08004365 	.word	0x08004365
 8004304:	08004365 	.word	0x08004365
 8004308:	08004365 	.word	0x08004365
 800430c:	08004365 	.word	0x08004365
 8004310:	08004355 	.word	0x08004355
 8004314:	08004365 	.word	0x08004365
 8004318:	08004365 	.word	0x08004365
 800431c:	08004365 	.word	0x08004365
 8004320:	08004365 	.word	0x08004365
 8004324:	08004365 	.word	0x08004365
 8004328:	08004365 	.word	0x08004365
 800432c:	08004365 	.word	0x08004365
 8004330:	0800435d 	.word	0x0800435d
 8004334:	2301      	movs	r3, #1
 8004336:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800433a:	e1c0      	b.n	80046be <UART_SetConfig+0x7aa>
 800433c:	2304      	movs	r3, #4
 800433e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004342:	e1bc      	b.n	80046be <UART_SetConfig+0x7aa>
 8004344:	2308      	movs	r3, #8
 8004346:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800434a:	e1b8      	b.n	80046be <UART_SetConfig+0x7aa>
 800434c:	2310      	movs	r3, #16
 800434e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004352:	e1b4      	b.n	80046be <UART_SetConfig+0x7aa>
 8004354:	2320      	movs	r3, #32
 8004356:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800435a:	e1b0      	b.n	80046be <UART_SetConfig+0x7aa>
 800435c:	2340      	movs	r3, #64	; 0x40
 800435e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004362:	e1ac      	b.n	80046be <UART_SetConfig+0x7aa>
 8004364:	2380      	movs	r3, #128	; 0x80
 8004366:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800436a:	e1a8      	b.n	80046be <UART_SetConfig+0x7aa>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a75      	ldr	r2, [pc, #468]	; (8004548 <UART_SetConfig+0x634>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d130      	bne.n	80043d8 <UART_SetConfig+0x4c4>
 8004376:	4b73      	ldr	r3, [pc, #460]	; (8004544 <UART_SetConfig+0x630>)
 8004378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	2b05      	cmp	r3, #5
 8004380:	d826      	bhi.n	80043d0 <UART_SetConfig+0x4bc>
 8004382:	a201      	add	r2, pc, #4	; (adr r2, 8004388 <UART_SetConfig+0x474>)
 8004384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004388:	080043a1 	.word	0x080043a1
 800438c:	080043a9 	.word	0x080043a9
 8004390:	080043b1 	.word	0x080043b1
 8004394:	080043b9 	.word	0x080043b9
 8004398:	080043c1 	.word	0x080043c1
 800439c:	080043c9 	.word	0x080043c9
 80043a0:	2300      	movs	r3, #0
 80043a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043a6:	e18a      	b.n	80046be <UART_SetConfig+0x7aa>
 80043a8:	2304      	movs	r3, #4
 80043aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043ae:	e186      	b.n	80046be <UART_SetConfig+0x7aa>
 80043b0:	2308      	movs	r3, #8
 80043b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043b6:	e182      	b.n	80046be <UART_SetConfig+0x7aa>
 80043b8:	2310      	movs	r3, #16
 80043ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043be:	e17e      	b.n	80046be <UART_SetConfig+0x7aa>
 80043c0:	2320      	movs	r3, #32
 80043c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043c6:	e17a      	b.n	80046be <UART_SetConfig+0x7aa>
 80043c8:	2340      	movs	r3, #64	; 0x40
 80043ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043ce:	e176      	b.n	80046be <UART_SetConfig+0x7aa>
 80043d0:	2380      	movs	r3, #128	; 0x80
 80043d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043d6:	e172      	b.n	80046be <UART_SetConfig+0x7aa>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a5b      	ldr	r2, [pc, #364]	; (800454c <UART_SetConfig+0x638>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d130      	bne.n	8004444 <UART_SetConfig+0x530>
 80043e2:	4b58      	ldr	r3, [pc, #352]	; (8004544 <UART_SetConfig+0x630>)
 80043e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	2b05      	cmp	r3, #5
 80043ec:	d826      	bhi.n	800443c <UART_SetConfig+0x528>
 80043ee:	a201      	add	r2, pc, #4	; (adr r2, 80043f4 <UART_SetConfig+0x4e0>)
 80043f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043f4:	0800440d 	.word	0x0800440d
 80043f8:	08004415 	.word	0x08004415
 80043fc:	0800441d 	.word	0x0800441d
 8004400:	08004425 	.word	0x08004425
 8004404:	0800442d 	.word	0x0800442d
 8004408:	08004435 	.word	0x08004435
 800440c:	2300      	movs	r3, #0
 800440e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004412:	e154      	b.n	80046be <UART_SetConfig+0x7aa>
 8004414:	2304      	movs	r3, #4
 8004416:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800441a:	e150      	b.n	80046be <UART_SetConfig+0x7aa>
 800441c:	2308      	movs	r3, #8
 800441e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004422:	e14c      	b.n	80046be <UART_SetConfig+0x7aa>
 8004424:	2310      	movs	r3, #16
 8004426:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800442a:	e148      	b.n	80046be <UART_SetConfig+0x7aa>
 800442c:	2320      	movs	r3, #32
 800442e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004432:	e144      	b.n	80046be <UART_SetConfig+0x7aa>
 8004434:	2340      	movs	r3, #64	; 0x40
 8004436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800443a:	e140      	b.n	80046be <UART_SetConfig+0x7aa>
 800443c:	2380      	movs	r3, #128	; 0x80
 800443e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004442:	e13c      	b.n	80046be <UART_SetConfig+0x7aa>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a41      	ldr	r2, [pc, #260]	; (8004550 <UART_SetConfig+0x63c>)
 800444a:	4293      	cmp	r3, r2
 800444c:	f040 8082 	bne.w	8004554 <UART_SetConfig+0x640>
 8004450:	4b3c      	ldr	r3, [pc, #240]	; (8004544 <UART_SetConfig+0x630>)
 8004452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004454:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004458:	2b28      	cmp	r3, #40	; 0x28
 800445a:	d86d      	bhi.n	8004538 <UART_SetConfig+0x624>
 800445c:	a201      	add	r2, pc, #4	; (adr r2, 8004464 <UART_SetConfig+0x550>)
 800445e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004462:	bf00      	nop
 8004464:	08004509 	.word	0x08004509
 8004468:	08004539 	.word	0x08004539
 800446c:	08004539 	.word	0x08004539
 8004470:	08004539 	.word	0x08004539
 8004474:	08004539 	.word	0x08004539
 8004478:	08004539 	.word	0x08004539
 800447c:	08004539 	.word	0x08004539
 8004480:	08004539 	.word	0x08004539
 8004484:	08004511 	.word	0x08004511
 8004488:	08004539 	.word	0x08004539
 800448c:	08004539 	.word	0x08004539
 8004490:	08004539 	.word	0x08004539
 8004494:	08004539 	.word	0x08004539
 8004498:	08004539 	.word	0x08004539
 800449c:	08004539 	.word	0x08004539
 80044a0:	08004539 	.word	0x08004539
 80044a4:	08004519 	.word	0x08004519
 80044a8:	08004539 	.word	0x08004539
 80044ac:	08004539 	.word	0x08004539
 80044b0:	08004539 	.word	0x08004539
 80044b4:	08004539 	.word	0x08004539
 80044b8:	08004539 	.word	0x08004539
 80044bc:	08004539 	.word	0x08004539
 80044c0:	08004539 	.word	0x08004539
 80044c4:	08004521 	.word	0x08004521
 80044c8:	08004539 	.word	0x08004539
 80044cc:	08004539 	.word	0x08004539
 80044d0:	08004539 	.word	0x08004539
 80044d4:	08004539 	.word	0x08004539
 80044d8:	08004539 	.word	0x08004539
 80044dc:	08004539 	.word	0x08004539
 80044e0:	08004539 	.word	0x08004539
 80044e4:	08004529 	.word	0x08004529
 80044e8:	08004539 	.word	0x08004539
 80044ec:	08004539 	.word	0x08004539
 80044f0:	08004539 	.word	0x08004539
 80044f4:	08004539 	.word	0x08004539
 80044f8:	08004539 	.word	0x08004539
 80044fc:	08004539 	.word	0x08004539
 8004500:	08004539 	.word	0x08004539
 8004504:	08004531 	.word	0x08004531
 8004508:	2301      	movs	r3, #1
 800450a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800450e:	e0d6      	b.n	80046be <UART_SetConfig+0x7aa>
 8004510:	2304      	movs	r3, #4
 8004512:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004516:	e0d2      	b.n	80046be <UART_SetConfig+0x7aa>
 8004518:	2308      	movs	r3, #8
 800451a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800451e:	e0ce      	b.n	80046be <UART_SetConfig+0x7aa>
 8004520:	2310      	movs	r3, #16
 8004522:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004526:	e0ca      	b.n	80046be <UART_SetConfig+0x7aa>
 8004528:	2320      	movs	r3, #32
 800452a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800452e:	e0c6      	b.n	80046be <UART_SetConfig+0x7aa>
 8004530:	2340      	movs	r3, #64	; 0x40
 8004532:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004536:	e0c2      	b.n	80046be <UART_SetConfig+0x7aa>
 8004538:	2380      	movs	r3, #128	; 0x80
 800453a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800453e:	e0be      	b.n	80046be <UART_SetConfig+0x7aa>
 8004540:	40011400 	.word	0x40011400
 8004544:	58024400 	.word	0x58024400
 8004548:	40007800 	.word	0x40007800
 800454c:	40007c00 	.word	0x40007c00
 8004550:	40011800 	.word	0x40011800
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4aad      	ldr	r2, [pc, #692]	; (8004810 <UART_SetConfig+0x8fc>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d176      	bne.n	800464c <UART_SetConfig+0x738>
 800455e:	4bad      	ldr	r3, [pc, #692]	; (8004814 <UART_SetConfig+0x900>)
 8004560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004562:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004566:	2b28      	cmp	r3, #40	; 0x28
 8004568:	d86c      	bhi.n	8004644 <UART_SetConfig+0x730>
 800456a:	a201      	add	r2, pc, #4	; (adr r2, 8004570 <UART_SetConfig+0x65c>)
 800456c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004570:	08004615 	.word	0x08004615
 8004574:	08004645 	.word	0x08004645
 8004578:	08004645 	.word	0x08004645
 800457c:	08004645 	.word	0x08004645
 8004580:	08004645 	.word	0x08004645
 8004584:	08004645 	.word	0x08004645
 8004588:	08004645 	.word	0x08004645
 800458c:	08004645 	.word	0x08004645
 8004590:	0800461d 	.word	0x0800461d
 8004594:	08004645 	.word	0x08004645
 8004598:	08004645 	.word	0x08004645
 800459c:	08004645 	.word	0x08004645
 80045a0:	08004645 	.word	0x08004645
 80045a4:	08004645 	.word	0x08004645
 80045a8:	08004645 	.word	0x08004645
 80045ac:	08004645 	.word	0x08004645
 80045b0:	08004625 	.word	0x08004625
 80045b4:	08004645 	.word	0x08004645
 80045b8:	08004645 	.word	0x08004645
 80045bc:	08004645 	.word	0x08004645
 80045c0:	08004645 	.word	0x08004645
 80045c4:	08004645 	.word	0x08004645
 80045c8:	08004645 	.word	0x08004645
 80045cc:	08004645 	.word	0x08004645
 80045d0:	0800462d 	.word	0x0800462d
 80045d4:	08004645 	.word	0x08004645
 80045d8:	08004645 	.word	0x08004645
 80045dc:	08004645 	.word	0x08004645
 80045e0:	08004645 	.word	0x08004645
 80045e4:	08004645 	.word	0x08004645
 80045e8:	08004645 	.word	0x08004645
 80045ec:	08004645 	.word	0x08004645
 80045f0:	08004635 	.word	0x08004635
 80045f4:	08004645 	.word	0x08004645
 80045f8:	08004645 	.word	0x08004645
 80045fc:	08004645 	.word	0x08004645
 8004600:	08004645 	.word	0x08004645
 8004604:	08004645 	.word	0x08004645
 8004608:	08004645 	.word	0x08004645
 800460c:	08004645 	.word	0x08004645
 8004610:	0800463d 	.word	0x0800463d
 8004614:	2301      	movs	r3, #1
 8004616:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800461a:	e050      	b.n	80046be <UART_SetConfig+0x7aa>
 800461c:	2304      	movs	r3, #4
 800461e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004622:	e04c      	b.n	80046be <UART_SetConfig+0x7aa>
 8004624:	2308      	movs	r3, #8
 8004626:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800462a:	e048      	b.n	80046be <UART_SetConfig+0x7aa>
 800462c:	2310      	movs	r3, #16
 800462e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004632:	e044      	b.n	80046be <UART_SetConfig+0x7aa>
 8004634:	2320      	movs	r3, #32
 8004636:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800463a:	e040      	b.n	80046be <UART_SetConfig+0x7aa>
 800463c:	2340      	movs	r3, #64	; 0x40
 800463e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004642:	e03c      	b.n	80046be <UART_SetConfig+0x7aa>
 8004644:	2380      	movs	r3, #128	; 0x80
 8004646:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800464a:	e038      	b.n	80046be <UART_SetConfig+0x7aa>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a71      	ldr	r2, [pc, #452]	; (8004818 <UART_SetConfig+0x904>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d130      	bne.n	80046b8 <UART_SetConfig+0x7a4>
 8004656:	4b6f      	ldr	r3, [pc, #444]	; (8004814 <UART_SetConfig+0x900>)
 8004658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	2b05      	cmp	r3, #5
 8004660:	d826      	bhi.n	80046b0 <UART_SetConfig+0x79c>
 8004662:	a201      	add	r2, pc, #4	; (adr r2, 8004668 <UART_SetConfig+0x754>)
 8004664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004668:	08004681 	.word	0x08004681
 800466c:	08004689 	.word	0x08004689
 8004670:	08004691 	.word	0x08004691
 8004674:	08004699 	.word	0x08004699
 8004678:	080046a1 	.word	0x080046a1
 800467c:	080046a9 	.word	0x080046a9
 8004680:	2302      	movs	r3, #2
 8004682:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004686:	e01a      	b.n	80046be <UART_SetConfig+0x7aa>
 8004688:	2304      	movs	r3, #4
 800468a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800468e:	e016      	b.n	80046be <UART_SetConfig+0x7aa>
 8004690:	2308      	movs	r3, #8
 8004692:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004696:	e012      	b.n	80046be <UART_SetConfig+0x7aa>
 8004698:	2310      	movs	r3, #16
 800469a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800469e:	e00e      	b.n	80046be <UART_SetConfig+0x7aa>
 80046a0:	2320      	movs	r3, #32
 80046a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046a6:	e00a      	b.n	80046be <UART_SetConfig+0x7aa>
 80046a8:	2340      	movs	r3, #64	; 0x40
 80046aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046ae:	e006      	b.n	80046be <UART_SetConfig+0x7aa>
 80046b0:	2380      	movs	r3, #128	; 0x80
 80046b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046b6:	e002      	b.n	80046be <UART_SetConfig+0x7aa>
 80046b8:	2380      	movs	r3, #128	; 0x80
 80046ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a55      	ldr	r2, [pc, #340]	; (8004818 <UART_SetConfig+0x904>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	f040 80f0 	bne.w	80048aa <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80046ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80046ce:	2b20      	cmp	r3, #32
 80046d0:	dc46      	bgt.n	8004760 <UART_SetConfig+0x84c>
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	db75      	blt.n	80047c2 <UART_SetConfig+0x8ae>
 80046d6:	3b02      	subs	r3, #2
 80046d8:	2b1e      	cmp	r3, #30
 80046da:	d872      	bhi.n	80047c2 <UART_SetConfig+0x8ae>
 80046dc:	a201      	add	r2, pc, #4	; (adr r2, 80046e4 <UART_SetConfig+0x7d0>)
 80046de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e2:	bf00      	nop
 80046e4:	08004767 	.word	0x08004767
 80046e8:	080047c3 	.word	0x080047c3
 80046ec:	0800476f 	.word	0x0800476f
 80046f0:	080047c3 	.word	0x080047c3
 80046f4:	080047c3 	.word	0x080047c3
 80046f8:	080047c3 	.word	0x080047c3
 80046fc:	0800477f 	.word	0x0800477f
 8004700:	080047c3 	.word	0x080047c3
 8004704:	080047c3 	.word	0x080047c3
 8004708:	080047c3 	.word	0x080047c3
 800470c:	080047c3 	.word	0x080047c3
 8004710:	080047c3 	.word	0x080047c3
 8004714:	080047c3 	.word	0x080047c3
 8004718:	080047c3 	.word	0x080047c3
 800471c:	0800478f 	.word	0x0800478f
 8004720:	080047c3 	.word	0x080047c3
 8004724:	080047c3 	.word	0x080047c3
 8004728:	080047c3 	.word	0x080047c3
 800472c:	080047c3 	.word	0x080047c3
 8004730:	080047c3 	.word	0x080047c3
 8004734:	080047c3 	.word	0x080047c3
 8004738:	080047c3 	.word	0x080047c3
 800473c:	080047c3 	.word	0x080047c3
 8004740:	080047c3 	.word	0x080047c3
 8004744:	080047c3 	.word	0x080047c3
 8004748:	080047c3 	.word	0x080047c3
 800474c:	080047c3 	.word	0x080047c3
 8004750:	080047c3 	.word	0x080047c3
 8004754:	080047c3 	.word	0x080047c3
 8004758:	080047c3 	.word	0x080047c3
 800475c:	080047b5 	.word	0x080047b5
 8004760:	2b40      	cmp	r3, #64	; 0x40
 8004762:	d02a      	beq.n	80047ba <UART_SetConfig+0x8a6>
 8004764:	e02d      	b.n	80047c2 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004766:	f7fe ff63 	bl	8003630 <HAL_RCCEx_GetD3PCLK1Freq>
 800476a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800476c:	e02f      	b.n	80047ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800476e:	f107 0314 	add.w	r3, r7, #20
 8004772:	4618      	mov	r0, r3
 8004774:	f7fe ff72 	bl	800365c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800477c:	e027      	b.n	80047ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800477e:	f107 0308 	add.w	r3, r7, #8
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff f8be 	bl	8003904 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800478c:	e01f      	b.n	80047ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800478e:	4b21      	ldr	r3, [pc, #132]	; (8004814 <UART_SetConfig+0x900>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0320 	and.w	r3, r3, #32
 8004796:	2b00      	cmp	r3, #0
 8004798:	d009      	beq.n	80047ae <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800479a:	4b1e      	ldr	r3, [pc, #120]	; (8004814 <UART_SetConfig+0x900>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	08db      	lsrs	r3, r3, #3
 80047a0:	f003 0303 	and.w	r3, r3, #3
 80047a4:	4a1d      	ldr	r2, [pc, #116]	; (800481c <UART_SetConfig+0x908>)
 80047a6:	fa22 f303 	lsr.w	r3, r2, r3
 80047aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80047ac:	e00f      	b.n	80047ce <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 80047ae:	4b1b      	ldr	r3, [pc, #108]	; (800481c <UART_SetConfig+0x908>)
 80047b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80047b2:	e00c      	b.n	80047ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80047b4:	4b1a      	ldr	r3, [pc, #104]	; (8004820 <UART_SetConfig+0x90c>)
 80047b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80047b8:	e009      	b.n	80047ce <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80047c0:	e005      	b.n	80047ce <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80047cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f000 81e6 	beq.w	8004ba2 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047da:	4a12      	ldr	r2, [pc, #72]	; (8004824 <UART_SetConfig+0x910>)
 80047dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047e0:	461a      	mov	r2, r3
 80047e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80047e8:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	4613      	mov	r3, r2
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	4413      	add	r3, r2
 80047f4:	6a3a      	ldr	r2, [r7, #32]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d305      	bcc.n	8004806 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004800:	6a3a      	ldr	r2, [r7, #32]
 8004802:	429a      	cmp	r2, r3
 8004804:	d910      	bls.n	8004828 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800480c:	e1c9      	b.n	8004ba2 <UART_SetConfig+0xc8e>
 800480e:	bf00      	nop
 8004810:	40011c00 	.word	0x40011c00
 8004814:	58024400 	.word	0x58024400
 8004818:	58000c00 	.word	0x58000c00
 800481c:	03d09000 	.word	0x03d09000
 8004820:	003d0900 	.word	0x003d0900
 8004824:	080056fc 	.word	0x080056fc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800482a:	4618      	mov	r0, r3
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004834:	4ac1      	ldr	r2, [pc, #772]	; (8004b3c <UART_SetConfig+0xc28>)
 8004836:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800483a:	b29a      	uxth	r2, r3
 800483c:	f04f 0300 	mov.w	r3, #0
 8004840:	f7fb fd54 	bl	80002ec <__aeabi_uldivmod>
 8004844:	4602      	mov	r2, r0
 8004846:	460b      	mov	r3, r1
 8004848:	4610      	mov	r0, r2
 800484a:	4619      	mov	r1, r3
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	f04f 0300 	mov.w	r3, #0
 8004854:	020b      	lsls	r3, r1, #8
 8004856:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800485a:	0202      	lsls	r2, r0, #8
 800485c:	6879      	ldr	r1, [r7, #4]
 800485e:	6849      	ldr	r1, [r1, #4]
 8004860:	0849      	lsrs	r1, r1, #1
 8004862:	4608      	mov	r0, r1
 8004864:	f04f 0100 	mov.w	r1, #0
 8004868:	1814      	adds	r4, r2, r0
 800486a:	eb43 0501 	adc.w	r5, r3, r1
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	461a      	mov	r2, r3
 8004874:	f04f 0300 	mov.w	r3, #0
 8004878:	4620      	mov	r0, r4
 800487a:	4629      	mov	r1, r5
 800487c:	f7fb fd36 	bl	80002ec <__aeabi_uldivmod>
 8004880:	4602      	mov	r2, r0
 8004882:	460b      	mov	r3, r1
 8004884:	4613      	mov	r3, r2
 8004886:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800488a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800488e:	d308      	bcc.n	80048a2 <UART_SetConfig+0x98e>
 8004890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004892:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004896:	d204      	bcs.n	80048a2 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800489e:	60da      	str	r2, [r3, #12]
 80048a0:	e17f      	b.n	8004ba2 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80048a8:	e17b      	b.n	8004ba2 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b2:	f040 80bd 	bne.w	8004a30 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 80048b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80048ba:	2b20      	cmp	r3, #32
 80048bc:	dc48      	bgt.n	8004950 <UART_SetConfig+0xa3c>
 80048be:	2b00      	cmp	r3, #0
 80048c0:	db7b      	blt.n	80049ba <UART_SetConfig+0xaa6>
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	d879      	bhi.n	80049ba <UART_SetConfig+0xaa6>
 80048c6:	a201      	add	r2, pc, #4	; (adr r2, 80048cc <UART_SetConfig+0x9b8>)
 80048c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048cc:	08004957 	.word	0x08004957
 80048d0:	0800495f 	.word	0x0800495f
 80048d4:	080049bb 	.word	0x080049bb
 80048d8:	080049bb 	.word	0x080049bb
 80048dc:	08004967 	.word	0x08004967
 80048e0:	080049bb 	.word	0x080049bb
 80048e4:	080049bb 	.word	0x080049bb
 80048e8:	080049bb 	.word	0x080049bb
 80048ec:	08004977 	.word	0x08004977
 80048f0:	080049bb 	.word	0x080049bb
 80048f4:	080049bb 	.word	0x080049bb
 80048f8:	080049bb 	.word	0x080049bb
 80048fc:	080049bb 	.word	0x080049bb
 8004900:	080049bb 	.word	0x080049bb
 8004904:	080049bb 	.word	0x080049bb
 8004908:	080049bb 	.word	0x080049bb
 800490c:	08004987 	.word	0x08004987
 8004910:	080049bb 	.word	0x080049bb
 8004914:	080049bb 	.word	0x080049bb
 8004918:	080049bb 	.word	0x080049bb
 800491c:	080049bb 	.word	0x080049bb
 8004920:	080049bb 	.word	0x080049bb
 8004924:	080049bb 	.word	0x080049bb
 8004928:	080049bb 	.word	0x080049bb
 800492c:	080049bb 	.word	0x080049bb
 8004930:	080049bb 	.word	0x080049bb
 8004934:	080049bb 	.word	0x080049bb
 8004938:	080049bb 	.word	0x080049bb
 800493c:	080049bb 	.word	0x080049bb
 8004940:	080049bb 	.word	0x080049bb
 8004944:	080049bb 	.word	0x080049bb
 8004948:	080049bb 	.word	0x080049bb
 800494c:	080049ad 	.word	0x080049ad
 8004950:	2b40      	cmp	r3, #64	; 0x40
 8004952:	d02e      	beq.n	80049b2 <UART_SetConfig+0xa9e>
 8004954:	e031      	b.n	80049ba <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004956:	f7fd ff33 	bl	80027c0 <HAL_RCC_GetPCLK1Freq>
 800495a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800495c:	e033      	b.n	80049c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800495e:	f7fd ff45 	bl	80027ec <HAL_RCC_GetPCLK2Freq>
 8004962:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004964:	e02f      	b.n	80049c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004966:	f107 0314 	add.w	r3, r7, #20
 800496a:	4618      	mov	r0, r3
 800496c:	f7fe fe76 	bl	800365c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004974:	e027      	b.n	80049c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004976:	f107 0308 	add.w	r3, r7, #8
 800497a:	4618      	mov	r0, r3
 800497c:	f7fe ffc2 	bl	8003904 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004984:	e01f      	b.n	80049c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004986:	4b6e      	ldr	r3, [pc, #440]	; (8004b40 <UART_SetConfig+0xc2c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0320 	and.w	r3, r3, #32
 800498e:	2b00      	cmp	r3, #0
 8004990:	d009      	beq.n	80049a6 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004992:	4b6b      	ldr	r3, [pc, #428]	; (8004b40 <UART_SetConfig+0xc2c>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	08db      	lsrs	r3, r3, #3
 8004998:	f003 0303 	and.w	r3, r3, #3
 800499c:	4a69      	ldr	r2, [pc, #420]	; (8004b44 <UART_SetConfig+0xc30>)
 800499e:	fa22 f303 	lsr.w	r3, r2, r3
 80049a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80049a4:	e00f      	b.n	80049c6 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 80049a6:	4b67      	ldr	r3, [pc, #412]	; (8004b44 <UART_SetConfig+0xc30>)
 80049a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80049aa:	e00c      	b.n	80049c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80049ac:	4b66      	ldr	r3, [pc, #408]	; (8004b48 <UART_SetConfig+0xc34>)
 80049ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80049b0:	e009      	b.n	80049c6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80049b8:	e005      	b.n	80049c6 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80049c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80049c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 80ea 	beq.w	8004ba2 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d2:	4a5a      	ldr	r2, [pc, #360]	; (8004b3c <UART_SetConfig+0xc28>)
 80049d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049d8:	461a      	mov	r2, r3
 80049da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80049e0:	005a      	lsls	r2, r3, #1
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	085b      	lsrs	r3, r3, #1
 80049e8:	441a      	add	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f6:	2b0f      	cmp	r3, #15
 80049f8:	d916      	bls.n	8004a28 <UART_SetConfig+0xb14>
 80049fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a00:	d212      	bcs.n	8004a28 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	f023 030f 	bic.w	r3, r3, #15
 8004a0a:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a0e:	085b      	lsrs	r3, r3, #1
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	f003 0307 	and.w	r3, r3, #7
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004a24:	60da      	str	r2, [r3, #12]
 8004a26:	e0bc      	b.n	8004ba2 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8004a2e:	e0b8      	b.n	8004ba2 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a30:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004a34:	2b20      	cmp	r3, #32
 8004a36:	dc4b      	bgt.n	8004ad0 <UART_SetConfig+0xbbc>
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f2c0 8087 	blt.w	8004b4c <UART_SetConfig+0xc38>
 8004a3e:	2b20      	cmp	r3, #32
 8004a40:	f200 8084 	bhi.w	8004b4c <UART_SetConfig+0xc38>
 8004a44:	a201      	add	r2, pc, #4	; (adr r2, 8004a4c <UART_SetConfig+0xb38>)
 8004a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4a:	bf00      	nop
 8004a4c:	08004ad7 	.word	0x08004ad7
 8004a50:	08004adf 	.word	0x08004adf
 8004a54:	08004b4d 	.word	0x08004b4d
 8004a58:	08004b4d 	.word	0x08004b4d
 8004a5c:	08004ae7 	.word	0x08004ae7
 8004a60:	08004b4d 	.word	0x08004b4d
 8004a64:	08004b4d 	.word	0x08004b4d
 8004a68:	08004b4d 	.word	0x08004b4d
 8004a6c:	08004af7 	.word	0x08004af7
 8004a70:	08004b4d 	.word	0x08004b4d
 8004a74:	08004b4d 	.word	0x08004b4d
 8004a78:	08004b4d 	.word	0x08004b4d
 8004a7c:	08004b4d 	.word	0x08004b4d
 8004a80:	08004b4d 	.word	0x08004b4d
 8004a84:	08004b4d 	.word	0x08004b4d
 8004a88:	08004b4d 	.word	0x08004b4d
 8004a8c:	08004b07 	.word	0x08004b07
 8004a90:	08004b4d 	.word	0x08004b4d
 8004a94:	08004b4d 	.word	0x08004b4d
 8004a98:	08004b4d 	.word	0x08004b4d
 8004a9c:	08004b4d 	.word	0x08004b4d
 8004aa0:	08004b4d 	.word	0x08004b4d
 8004aa4:	08004b4d 	.word	0x08004b4d
 8004aa8:	08004b4d 	.word	0x08004b4d
 8004aac:	08004b4d 	.word	0x08004b4d
 8004ab0:	08004b4d 	.word	0x08004b4d
 8004ab4:	08004b4d 	.word	0x08004b4d
 8004ab8:	08004b4d 	.word	0x08004b4d
 8004abc:	08004b4d 	.word	0x08004b4d
 8004ac0:	08004b4d 	.word	0x08004b4d
 8004ac4:	08004b4d 	.word	0x08004b4d
 8004ac8:	08004b4d 	.word	0x08004b4d
 8004acc:	08004b2d 	.word	0x08004b2d
 8004ad0:	2b40      	cmp	r3, #64	; 0x40
 8004ad2:	d02e      	beq.n	8004b32 <UART_SetConfig+0xc1e>
 8004ad4:	e03a      	b.n	8004b4c <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ad6:	f7fd fe73 	bl	80027c0 <HAL_RCC_GetPCLK1Freq>
 8004ada:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004adc:	e03c      	b.n	8004b58 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ade:	f7fd fe85 	bl	80027ec <HAL_RCC_GetPCLK2Freq>
 8004ae2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004ae4:	e038      	b.n	8004b58 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ae6:	f107 0314 	add.w	r3, r7, #20
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7fe fdb6 	bl	800365c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004af4:	e030      	b.n	8004b58 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004af6:	f107 0308 	add.w	r3, r7, #8
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fe ff02 	bl	8003904 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004b04:	e028      	b.n	8004b58 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b06:	4b0e      	ldr	r3, [pc, #56]	; (8004b40 <UART_SetConfig+0xc2c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0320 	and.w	r3, r3, #32
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d009      	beq.n	8004b26 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004b12:	4b0b      	ldr	r3, [pc, #44]	; (8004b40 <UART_SetConfig+0xc2c>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	08db      	lsrs	r3, r3, #3
 8004b18:	f003 0303 	and.w	r3, r3, #3
 8004b1c:	4a09      	ldr	r2, [pc, #36]	; (8004b44 <UART_SetConfig+0xc30>)
 8004b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004b24:	e018      	b.n	8004b58 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8004b26:	4b07      	ldr	r3, [pc, #28]	; (8004b44 <UART_SetConfig+0xc30>)
 8004b28:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004b2a:	e015      	b.n	8004b58 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004b2c:	4b06      	ldr	r3, [pc, #24]	; (8004b48 <UART_SetConfig+0xc34>)
 8004b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004b30:	e012      	b.n	8004b58 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b36:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004b38:	e00e      	b.n	8004b58 <UART_SetConfig+0xc44>
 8004b3a:	bf00      	nop
 8004b3c:	080056fc 	.word	0x080056fc
 8004b40:	58024400 	.word	0x58024400
 8004b44:	03d09000 	.word	0x03d09000
 8004b48:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004b56:	bf00      	nop
    }

    if (pclk != 0U)
 8004b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d021      	beq.n	8004ba2 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	4a1a      	ldr	r2, [pc, #104]	; (8004bcc <UART_SetConfig+0xcb8>)
 8004b64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b68:	461a      	mov	r2, r3
 8004b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b6c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	085b      	lsrs	r3, r3, #1
 8004b76:	441a      	add	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b80:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b84:	2b0f      	cmp	r3, #15
 8004b86:	d909      	bls.n	8004b9c <UART_SetConfig+0xc88>
 8004b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b8e:	d205      	bcs.n	8004b9c <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	60da      	str	r2, [r3, #12]
 8004b9a:	e002      	b.n	8004ba2 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004bbe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3738      	adds	r7, #56	; 0x38
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bdb0      	pop	{r4, r5, r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	080056fc 	.word	0x080056fc

08004bd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00a      	beq.n	8004c3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c42:	f003 0308 	and.w	r3, r3, #8
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00a      	beq.n	8004c60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c64:	f003 0310 	and.w	r3, r3, #16
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00a      	beq.n	8004c82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c86:	f003 0320 	and.w	r3, r3, #32
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	430a      	orrs	r2, r1
 8004ca2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d01a      	beq.n	8004ce6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cce:	d10a      	bne.n	8004ce6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00a      	beq.n	8004d08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	605a      	str	r2, [r3, #4]
  }
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af02      	add	r7, sp, #8
 8004d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d24:	f7fc fa96 	bl	8001254 <HAL_GetTick>
 8004d28:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0308 	and.w	r3, r3, #8
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	d10e      	bne.n	8004d56 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d38:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f82f 	bl	8004daa <UART_WaitOnFlagUntilTimeout>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e025      	b.n	8004da2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0304 	and.w	r3, r3, #4
 8004d60:	2b04      	cmp	r3, #4
 8004d62:	d10e      	bne.n	8004d82 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f819 	bl	8004daa <UART_WaitOnFlagUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e00f      	b.n	8004da2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2220      	movs	r2, #32
 8004d86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b09c      	sub	sp, #112	; 0x70
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	60f8      	str	r0, [r7, #12]
 8004db2:	60b9      	str	r1, [r7, #8]
 8004db4:	603b      	str	r3, [r7, #0]
 8004db6:	4613      	mov	r3, r2
 8004db8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dba:	e0a9      	b.n	8004f10 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc2:	f000 80a5 	beq.w	8004f10 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc6:	f7fc fa45 	bl	8001254 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d302      	bcc.n	8004ddc <UART_WaitOnFlagUntilTimeout+0x32>
 8004dd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d140      	bne.n	8004e5e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004de4:	e853 3f00 	ldrex	r3, [r3]
 8004de8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004dea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004df0:	667b      	str	r3, [r7, #100]	; 0x64
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	461a      	mov	r2, r3
 8004df8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dfa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004dfc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004e00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004e02:	e841 2300 	strex	r3, r2, [r1]
 8004e06:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004e08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1e6      	bne.n	8004ddc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	3308      	adds	r3, #8
 8004e14:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e18:	e853 3f00 	ldrex	r3, [r3]
 8004e1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e20:	f023 0301 	bic.w	r3, r3, #1
 8004e24:	663b      	str	r3, [r7, #96]	; 0x60
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	3308      	adds	r3, #8
 8004e2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e2e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004e30:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004e34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e36:	e841 2300 	strex	r3, r2, [r1]
 8004e3a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004e3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1e5      	bne.n	8004e0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2220      	movs	r2, #32
 8004e46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e069      	b.n	8004f32 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0304 	and.w	r3, r3, #4
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d051      	beq.n	8004f10 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e7a:	d149      	bne.n	8004f10 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e84:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e8e:	e853 3f00 	ldrex	r3, [r3]
 8004e92:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e96:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e9a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ea4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ea6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004eaa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004eac:	e841 2300 	strex	r3, r2, [r1]
 8004eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1e6      	bne.n	8004e86 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	3308      	adds	r3, #8
 8004ebe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	e853 3f00 	ldrex	r3, [r3]
 8004ec6:	613b      	str	r3, [r7, #16]
   return(result);
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	f023 0301 	bic.w	r3, r3, #1
 8004ece:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	3308      	adds	r3, #8
 8004ed6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004ed8:	623a      	str	r2, [r7, #32]
 8004eda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004edc:	69f9      	ldr	r1, [r7, #28]
 8004ede:	6a3a      	ldr	r2, [r7, #32]
 8004ee0:	e841 2300 	strex	r3, r2, [r1]
 8004ee4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d1e5      	bne.n	8004eb8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2220      	movs	r2, #32
 8004f00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e010      	b.n	8004f32 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	69da      	ldr	r2, [r3, #28]
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	bf0c      	ite	eq
 8004f20:	2301      	moveq	r3, #1
 8004f22:	2300      	movne	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	461a      	mov	r2, r3
 8004f28:	79fb      	ldrb	r3, [r7, #7]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	f43f af46 	beq.w	8004dbc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3770      	adds	r7, #112	; 0x70
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b085      	sub	sp, #20
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d101      	bne.n	8004f50 <HAL_UARTEx_DisableFifoMode+0x16>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	e027      	b.n	8004fa0 <HAL_UARTEx_DisableFifoMode+0x66>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2224      	movs	r2, #36	; 0x24
 8004f5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0201 	bic.w	r2, r2, #1
 8004f76:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004f7e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2220      	movs	r2, #32
 8004f92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3714      	adds	r7, #20
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d101      	bne.n	8004fc4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	e02d      	b.n	8005020 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2224      	movs	r2, #36	; 0x24
 8004fd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 0201 	bic.w	r2, r2, #1
 8004fea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f000 f84f 	bl	80050a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2220      	movs	r2, #32
 8005012:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005038:	2b01      	cmp	r3, #1
 800503a:	d101      	bne.n	8005040 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800503c:	2302      	movs	r3, #2
 800503e:	e02d      	b.n	800509c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2224      	movs	r2, #36	; 0x24
 800504c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0201 	bic.w	r2, r2, #1
 8005066:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	430a      	orrs	r2, r1
 800507a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f000 f811 	bl	80050a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2220      	movs	r2, #32
 800508e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800509a:	2300      	movs	r3, #0
}
 800509c:	4618      	mov	r0, r3
 800509e:	3710      	adds	r7, #16
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d108      	bne.n	80050c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80050c4:	e031      	b.n	800512a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80050c6:	2310      	movs	r3, #16
 80050c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80050ca:	2310      	movs	r3, #16
 80050cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	0e5b      	lsrs	r3, r3, #25
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	0f5b      	lsrs	r3, r3, #29
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	f003 0307 	and.w	r3, r3, #7
 80050ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80050ee:	7bbb      	ldrb	r3, [r7, #14]
 80050f0:	7b3a      	ldrb	r2, [r7, #12]
 80050f2:	4911      	ldr	r1, [pc, #68]	; (8005138 <UARTEx_SetNbDataToProcess+0x94>)
 80050f4:	5c8a      	ldrb	r2, [r1, r2]
 80050f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80050fa:	7b3a      	ldrb	r2, [r7, #12]
 80050fc:	490f      	ldr	r1, [pc, #60]	; (800513c <UARTEx_SetNbDataToProcess+0x98>)
 80050fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005100:	fb93 f3f2 	sdiv	r3, r3, r2
 8005104:	b29a      	uxth	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800510c:	7bfb      	ldrb	r3, [r7, #15]
 800510e:	7b7a      	ldrb	r2, [r7, #13]
 8005110:	4909      	ldr	r1, [pc, #36]	; (8005138 <UARTEx_SetNbDataToProcess+0x94>)
 8005112:	5c8a      	ldrb	r2, [r1, r2]
 8005114:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005118:	7b7a      	ldrb	r2, [r7, #13]
 800511a:	4908      	ldr	r1, [pc, #32]	; (800513c <UARTEx_SetNbDataToProcess+0x98>)
 800511c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800511e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005122:	b29a      	uxth	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800512a:	bf00      	nop
 800512c:	3714      	adds	r7, #20
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	08005714 	.word	0x08005714
 800513c:	0800571c 	.word	0x0800571c

08005140 <arm_mean_f32>:
 8005140:	b430      	push	{r4, r5}
 8005142:	088d      	lsrs	r5, r1, #2
 8005144:	d02d      	beq.n	80051a2 <arm_mean_f32+0x62>
 8005146:	f100 0310 	add.w	r3, r0, #16
 800514a:	462c      	mov	r4, r5
 800514c:	eddf 7a16 	vldr	s15, [pc, #88]	; 80051a8 <arm_mean_f32+0x68>
 8005150:	ed13 7a04 	vldr	s14, [r3, #-16]
 8005154:	3c01      	subs	r4, #1
 8005156:	ed13 6a03 	vldr	s12, [r3, #-12]
 800515a:	f103 0310 	add.w	r3, r3, #16
 800515e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005162:	ed53 7a06 	vldr	s15, [r3, #-24]	; 0xffffffe8
 8005166:	ed53 6a05 	vldr	s13, [r3, #-20]	; 0xffffffec
 800516a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800516e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005176:	d1eb      	bne.n	8005150 <arm_mean_f32+0x10>
 8005178:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800517c:	f011 0303 	ands.w	r3, r1, #3
 8005180:	d005      	beq.n	800518e <arm_mean_f32+0x4e>
 8005182:	ecb0 7a01 	vldmia	r0!, {s14}
 8005186:	3b01      	subs	r3, #1
 8005188:	ee77 7a87 	vadd.f32	s15, s15, s14
 800518c:	d1f9      	bne.n	8005182 <arm_mean_f32+0x42>
 800518e:	ee07 1a10 	vmov	s14, r1
 8005192:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005196:	bc30      	pop	{r4, r5}
 8005198:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800519c:	edc2 7a00 	vstr	s15, [r2]
 80051a0:	4770      	bx	lr
 80051a2:	eddf 7a01 	vldr	s15, [pc, #4]	; 80051a8 <arm_mean_f32+0x68>
 80051a6:	e7e9      	b.n	800517c <arm_mean_f32+0x3c>
 80051a8:	00000000 	.word	0x00000000

080051ac <arm_mat_trans_f32>:
 80051ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b0:	f8b0 c000 	ldrh.w	ip, [r0]
 80051b4:	b083      	sub	sp, #12
 80051b6:	884a      	ldrh	r2, [r1, #2]
 80051b8:	6845      	ldr	r5, [r0, #4]
 80051ba:	4562      	cmp	r2, ip
 80051bc:	8843      	ldrh	r3, [r0, #2]
 80051be:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80051c2:	d15c      	bne.n	800527e <arm_mat_trans_f32+0xd2>
 80051c4:	f8b1 e000 	ldrh.w	lr, [r1]
 80051c8:	459e      	cmp	lr, r3
 80051ca:	d158      	bne.n	800527e <arm_mat_trans_f32+0xd2>
 80051cc:	f00e 0203 	and.w	r2, lr, #3
 80051d0:	ea4f 039e 	mov.w	r3, lr, lsr #2
 80051d4:	ea4f 1b0c 	mov.w	fp, ip, lsl #4
 80051d8:	2700      	movs	r7, #0
 80051da:	1e51      	subs	r1, r2, #1
 80051dc:	9301      	str	r3, [sp, #4]
 80051de:	3b01      	subs	r3, #1
 80051e0:	9200      	str	r2, [sp, #0]
 80051e2:	b289      	uxth	r1, r1
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	3101      	adds	r1, #1
 80051e8:	ea4f 028c 	mov.w	r2, ip, lsl #2
 80051ec:	f103 0902 	add.w	r9, r3, #2
 80051f0:	3301      	adds	r3, #1
 80051f2:	ea4f 0e81 	mov.w	lr, r1, lsl #2
 80051f6:	ea4f 1909 	mov.w	r9, r9, lsl #4
 80051fa:	fb03 fb0b 	mul.w	fp, r3, fp
 80051fe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005202:	9b01      	ldr	r3, [sp, #4]
 8005204:	eb0a 0187 	add.w	r1, sl, r7, lsl #2
 8005208:	b3bb      	cbz	r3, 800527a <arm_mat_trans_f32+0xce>
 800520a:	f105 0310 	add.w	r3, r5, #16
 800520e:	eb05 0609 	add.w	r6, r5, r9
 8005212:	4608      	mov	r0, r1
 8005214:	ed53 7a04 	vldr	s15, [r3, #-16]
 8005218:	1884      	adds	r4, r0, r2
 800521a:	3310      	adds	r3, #16
 800521c:	edc0 7a00 	vstr	s15, [r0]
 8005220:	18a0      	adds	r0, r4, r2
 8005222:	ed53 7a07 	vldr	s15, [r3, #-28]	; 0xffffffe4
 8005226:	edc4 7a00 	vstr	s15, [r4]
 800522a:	1884      	adds	r4, r0, r2
 800522c:	ed53 7a06 	vldr	s15, [r3, #-24]	; 0xffffffe8
 8005230:	edc0 7a00 	vstr	s15, [r0]
 8005234:	18a0      	adds	r0, r4, r2
 8005236:	ed53 7a05 	vldr	s15, [r3, #-20]	; 0xffffffec
 800523a:	42b3      	cmp	r3, r6
 800523c:	edc4 7a00 	vstr	s15, [r4]
 8005240:	d1e8      	bne.n	8005214 <arm_mat_trans_f32+0x68>
 8005242:	eb05 0308 	add.w	r3, r5, r8
 8005246:	4459      	add	r1, fp
 8005248:	9800      	ldr	r0, [sp, #0]
 800524a:	b180      	cbz	r0, 800526e <arm_mat_trans_f32+0xc2>
 800524c:	eb03 050e 	add.w	r5, r3, lr
 8005250:	f853 0b04 	ldr.w	r0, [r3], #4
 8005254:	42ab      	cmp	r3, r5
 8005256:	6008      	str	r0, [r1, #0]
 8005258:	4411      	add	r1, r2
 800525a:	d1f9      	bne.n	8005250 <arm_mat_trans_f32+0xa4>
 800525c:	3701      	adds	r7, #1
 800525e:	b2bf      	uxth	r7, r7
 8005260:	4567      	cmp	r7, ip
 8005262:	d1ce      	bne.n	8005202 <arm_mat_trans_f32+0x56>
 8005264:	2000      	movs	r0, #0
 8005266:	b240      	sxtb	r0, r0
 8005268:	b003      	add	sp, #12
 800526a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800526e:	3701      	adds	r7, #1
 8005270:	461d      	mov	r5, r3
 8005272:	b2bf      	uxth	r7, r7
 8005274:	4567      	cmp	r7, ip
 8005276:	d1c4      	bne.n	8005202 <arm_mat_trans_f32+0x56>
 8005278:	e7f4      	b.n	8005264 <arm_mat_trans_f32+0xb8>
 800527a:	462b      	mov	r3, r5
 800527c:	e7e4      	b.n	8005248 <arm_mat_trans_f32+0x9c>
 800527e:	20fd      	movs	r0, #253	; 0xfd
 8005280:	b240      	sxtb	r0, r0
 8005282:	b003      	add	sp, #12
 8005284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005288 <arm_mat_scale_f32>:
 8005288:	b470      	push	{r4, r5, r6}
 800528a:	6802      	ldr	r2, [r0, #0]
 800528c:	6845      	ldr	r5, [r0, #4]
 800528e:	e891 0018 	ldmia.w	r1, {r3, r4}
 8005292:	429a      	cmp	r2, r3
 8005294:	d13c      	bne.n	8005310 <arm_mat_scale_f32+0x88>
 8005296:	8841      	ldrh	r1, [r0, #2]
 8005298:	8803      	ldrh	r3, [r0, #0]
 800529a:	fb03 f101 	mul.w	r1, r3, r1
 800529e:	088e      	lsrs	r6, r1, #2
 80052a0:	d025      	beq.n	80052ee <arm_mat_scale_f32+0x66>
 80052a2:	f105 0210 	add.w	r2, r5, #16
 80052a6:	f104 0310 	add.w	r3, r4, #16
 80052aa:	4630      	mov	r0, r6
 80052ac:	ed12 6a03 	vldr	s12, [r2, #-12]
 80052b0:	3801      	subs	r0, #1
 80052b2:	ed52 6a02 	vldr	s13, [r2, #-8]
 80052b6:	f103 0310 	add.w	r3, r3, #16
 80052ba:	ed12 7a01 	vldr	s14, [r2, #-4]
 80052be:	ee20 6a06 	vmul.f32	s12, s0, s12
 80052c2:	ed52 7a04 	vldr	s15, [r2, #-16]
 80052c6:	ee60 6a26 	vmul.f32	s13, s0, s13
 80052ca:	ee20 7a07 	vmul.f32	s14, s0, s14
 80052ce:	f102 0210 	add.w	r2, r2, #16
 80052d2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80052d6:	ed03 6a07 	vstr	s12, [r3, #-28]	; 0xffffffe4
 80052da:	ed43 6a06 	vstr	s13, [r3, #-24]	; 0xffffffe8
 80052de:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 80052e2:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
 80052e6:	d1e1      	bne.n	80052ac <arm_mat_scale_f32+0x24>
 80052e8:	0136      	lsls	r6, r6, #4
 80052ea:	4435      	add	r5, r6
 80052ec:	4434      	add	r4, r6
 80052ee:	f011 0303 	ands.w	r3, r1, #3
 80052f2:	bf18      	it	ne
 80052f4:	4622      	movne	r2, r4
 80052f6:	d007      	beq.n	8005308 <arm_mat_scale_f32+0x80>
 80052f8:	ecf5 7a01 	vldmia	r5!, {s15}
 80052fc:	3b01      	subs	r3, #1
 80052fe:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005302:	ece2 7a01 	vstmia	r2!, {s15}
 8005306:	d1f7      	bne.n	80052f8 <arm_mat_scale_f32+0x70>
 8005308:	2000      	movs	r0, #0
 800530a:	b240      	sxtb	r0, r0
 800530c:	bc70      	pop	{r4, r5, r6}
 800530e:	4770      	bx	lr
 8005310:	20fd      	movs	r0, #253	; 0xfd
 8005312:	e7fa      	b.n	800530a <arm_mat_scale_f32+0x82>

08005314 <arm_mat_mult_f32>:
 8005314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005318:	b087      	sub	sp, #28
 800531a:	8844      	ldrh	r4, [r0, #2]
 800531c:	880b      	ldrh	r3, [r1, #0]
 800531e:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8005322:	8800      	ldrh	r0, [r0, #0]
 8005324:	42a3      	cmp	r3, r4
 8005326:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 800532a:	4605      	mov	r5, r0
 800532c:	9003      	str	r0, [sp, #12]
 800532e:	6850      	ldr	r0, [r2, #4]
 8005330:	9004      	str	r0, [sp, #16]
 8005332:	f040 8091 	bne.w	8005458 <arm_mat_mult_f32+0x144>
 8005336:	8810      	ldrh	r0, [r2, #0]
 8005338:	42a8      	cmp	r0, r5
 800533a:	f040 808d 	bne.w	8005458 <arm_mat_mult_f32+0x144>
 800533e:	8852      	ldrh	r2, [r2, #2]
 8005340:	454a      	cmp	r2, r9
 8005342:	f040 8089 	bne.w	8005458 <arm_mat_mult_f32+0x144>
 8005346:	f003 0003 	and.w	r0, r3, #3
 800534a:	089a      	lsrs	r2, r3, #2
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	684d      	ldr	r5, [r1, #4]
 8005350:	4607      	mov	r7, r0
 8005352:	1e54      	subs	r4, r2, #1
 8005354:	4616      	mov	r6, r2
 8005356:	9305      	str	r3, [sp, #20]
 8005358:	1e7a      	subs	r2, r7, #1
 800535a:	2300      	movs	r3, #0
 800535c:	9000      	str	r0, [sp, #0]
 800535e:	ea4f 1009 	mov.w	r0, r9, lsl #4
 8005362:	9302      	str	r3, [sp, #8]
 8005364:	b292      	uxth	r2, r2
 8005366:	b2a3      	uxth	r3, r4
 8005368:	3201      	adds	r2, #1
 800536a:	ea4f 0489 	mov.w	r4, r9, lsl #2
 800536e:	3301      	adds	r3, #1
 8005370:	ea4f 0a82 	mov.w	sl, r2, lsl #2
 8005374:	fb00 fb03 	mul.w	fp, r0, r3
 8005378:	eb0c 1803 	add.w	r8, ip, r3, lsl #4
 800537c:	f8cd a004 	str.w	sl, [sp, #4]
 8005380:	46da      	mov	sl, fp
 8005382:	468b      	mov	fp, r1
 8005384:	4631      	mov	r1, r6
 8005386:	9b04      	ldr	r3, [sp, #16]
 8005388:	2700      	movs	r7, #0
 800538a:	9a02      	ldr	r2, [sp, #8]
 800538c:	f108 0610 	add.w	r6, r8, #16
 8005390:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 8005394:	2900      	cmp	r1, #0
 8005396:	d05b      	beq.n	8005450 <arm_mat_mult_f32+0x13c>
 8005398:	f10c 0010 	add.w	r0, ip, #16
 800539c:	eddf 7a31 	vldr	s15, [pc, #196]	; 8005464 <arm_mat_mult_f32+0x150>
 80053a0:	462a      	mov	r2, r5
 80053a2:	ed50 6a04 	vldr	s13, [r0, #-16]
 80053a6:	1913      	adds	r3, r2, r4
 80053a8:	ed92 7a00 	vldr	s14, [r2]
 80053ac:	3010      	adds	r0, #16
 80053ae:	edd3 5a00 	vldr	s11, [r3]
 80053b2:	4423      	add	r3, r4
 80053b4:	ee26 7a87 	vmul.f32	s14, s13, s14
 80053b8:	ed50 6a07 	vldr	s13, [r0, #-28]	; 0xffffffe4
 80053bc:	ed93 6a00 	vldr	s12, [r3]
 80053c0:	4423      	add	r3, r4
 80053c2:	ee26 5aa5 	vmul.f32	s10, s13, s11
 80053c6:	ed50 5a06 	vldr	s11, [r0, #-24]	; 0xffffffe8
 80053ca:	ee77 6a27 	vadd.f32	s13, s14, s15
 80053ce:	ed93 7a00 	vldr	s14, [r3]
 80053d2:	ee25 6a86 	vmul.f32	s12, s11, s12
 80053d6:	ed50 5a05 	vldr	s11, [r0, #-20]	; 0xffffffec
 80053da:	42b0      	cmp	r0, r6
 80053dc:	eb03 0204 	add.w	r2, r3, r4
 80053e0:	ee75 6a26 	vadd.f32	s13, s10, s13
 80053e4:	ee25 7a87 	vmul.f32	s14, s11, s14
 80053e8:	ee76 7a26 	vadd.f32	s15, s12, s13
 80053ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053f0:	d1d7      	bne.n	80053a2 <arm_mat_mult_f32+0x8e>
 80053f2:	4455      	add	r5, sl
 80053f4:	4643      	mov	r3, r8
 80053f6:	9a00      	ldr	r2, [sp, #0]
 80053f8:	b162      	cbz	r2, 8005414 <arm_mat_mult_f32+0x100>
 80053fa:	9a01      	ldr	r2, [sp, #4]
 80053fc:	189a      	adds	r2, r3, r2
 80053fe:	ecf3 6a01 	vldmia	r3!, {s13}
 8005402:	ed95 7a00 	vldr	s14, [r5]
 8005406:	4425      	add	r5, r4
 8005408:	4293      	cmp	r3, r2
 800540a:	ee26 7a87 	vmul.f32	s14, s13, s14
 800540e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005412:	d1f4      	bne.n	80053fe <arm_mat_mult_f32+0xea>
 8005414:	3701      	adds	r7, #1
 8005416:	ecee 7a01 	vstmia	lr!, {s15}
 800541a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800541e:	b2bf      	uxth	r7, r7
 8005420:	454f      	cmp	r7, r9
 8005422:	eb03 0587 	add.w	r5, r3, r7, lsl #2
 8005426:	d1b5      	bne.n	8005394 <arm_mat_mult_f32+0x80>
 8005428:	9802      	ldr	r0, [sp, #8]
 800542a:	9a03      	ldr	r2, [sp, #12]
 800542c:	4438      	add	r0, r7
 800542e:	9d05      	ldr	r5, [sp, #20]
 8005430:	3a01      	subs	r2, #1
 8005432:	4607      	mov	r7, r0
 8005434:	44ac      	add	ip, r5
 8005436:	44a8      	add	r8, r5
 8005438:	b292      	uxth	r2, r2
 800543a:	461d      	mov	r5, r3
 800543c:	b2bb      	uxth	r3, r7
 800543e:	9203      	str	r2, [sp, #12]
 8005440:	9302      	str	r3, [sp, #8]
 8005442:	2a00      	cmp	r2, #0
 8005444:	d19f      	bne.n	8005386 <arm_mat_mult_f32+0x72>
 8005446:	4610      	mov	r0, r2
 8005448:	b240      	sxtb	r0, r0
 800544a:	b007      	add	sp, #28
 800544c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005450:	4663      	mov	r3, ip
 8005452:	eddf 7a04 	vldr	s15, [pc, #16]	; 8005464 <arm_mat_mult_f32+0x150>
 8005456:	e7ce      	b.n	80053f6 <arm_mat_mult_f32+0xe2>
 8005458:	20fd      	movs	r0, #253	; 0xfd
 800545a:	b240      	sxtb	r0, r0
 800545c:	b007      	add	sp, #28
 800545e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005462:	bf00      	nop
 8005464:	00000000 	.word	0x00000000

08005468 <arm_mat_init_f32>:
 8005468:	8001      	strh	r1, [r0, #0]
 800546a:	8042      	strh	r2, [r0, #2]
 800546c:	6043      	str	r3, [r0, #4]
 800546e:	4770      	bx	lr

08005470 <arm_offset_f32>:
 8005470:	b470      	push	{r4, r5, r6}
 8005472:	0896      	lsrs	r6, r2, #2
 8005474:	d025      	beq.n	80054c2 <arm_offset_f32+0x52>
 8005476:	f100 0410 	add.w	r4, r0, #16
 800547a:	f101 0310 	add.w	r3, r1, #16
 800547e:	4635      	mov	r5, r6
 8005480:	ed14 6a04 	vldr	s12, [r4, #-16]
 8005484:	3d01      	subs	r5, #1
 8005486:	ed54 6a03 	vldr	s13, [r4, #-12]
 800548a:	f103 0310 	add.w	r3, r3, #16
 800548e:	ed14 7a02 	vldr	s14, [r4, #-8]
 8005492:	ee36 6a00 	vadd.f32	s12, s12, s0
 8005496:	ed54 7a01 	vldr	s15, [r4, #-4]
 800549a:	ee76 6a80 	vadd.f32	s13, s13, s0
 800549e:	ee37 7a00 	vadd.f32	s14, s14, s0
 80054a2:	f104 0410 	add.w	r4, r4, #16
 80054a6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80054aa:	ed03 6a08 	vstr	s12, [r3, #-32]	; 0xffffffe0
 80054ae:	ed43 6a07 	vstr	s13, [r3, #-28]	; 0xffffffe4
 80054b2:	ed03 7a06 	vstr	s14, [r3, #-24]	; 0xffffffe8
 80054b6:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 80054ba:	d1e1      	bne.n	8005480 <arm_offset_f32+0x10>
 80054bc:	0136      	lsls	r6, r6, #4
 80054be:	4430      	add	r0, r6
 80054c0:	4431      	add	r1, r6
 80054c2:	f012 0203 	ands.w	r2, r2, #3
 80054c6:	d007      	beq.n	80054d8 <arm_offset_f32+0x68>
 80054c8:	ecf0 7a01 	vldmia	r0!, {s15}
 80054cc:	3a01      	subs	r2, #1
 80054ce:	ee77 7a80 	vadd.f32	s15, s15, s0
 80054d2:	ece1 7a01 	vstmia	r1!, {s15}
 80054d6:	d1f7      	bne.n	80054c8 <arm_offset_f32+0x58>
 80054d8:	bc70      	pop	{r4, r5, r6}
 80054da:	4770      	bx	lr

080054dc <__libc_init_array>:
 80054dc:	b570      	push	{r4, r5, r6, lr}
 80054de:	4d0d      	ldr	r5, [pc, #52]	; (8005514 <__libc_init_array+0x38>)
 80054e0:	4c0d      	ldr	r4, [pc, #52]	; (8005518 <__libc_init_array+0x3c>)
 80054e2:	1b64      	subs	r4, r4, r5
 80054e4:	10a4      	asrs	r4, r4, #2
 80054e6:	2600      	movs	r6, #0
 80054e8:	42a6      	cmp	r6, r4
 80054ea:	d109      	bne.n	8005500 <__libc_init_array+0x24>
 80054ec:	4d0b      	ldr	r5, [pc, #44]	; (800551c <__libc_init_array+0x40>)
 80054ee:	4c0c      	ldr	r4, [pc, #48]	; (8005520 <__libc_init_array+0x44>)
 80054f0:	f000 f82e 	bl	8005550 <_init>
 80054f4:	1b64      	subs	r4, r4, r5
 80054f6:	10a4      	asrs	r4, r4, #2
 80054f8:	2600      	movs	r6, #0
 80054fa:	42a6      	cmp	r6, r4
 80054fc:	d105      	bne.n	800550a <__libc_init_array+0x2e>
 80054fe:	bd70      	pop	{r4, r5, r6, pc}
 8005500:	f855 3b04 	ldr.w	r3, [r5], #4
 8005504:	4798      	blx	r3
 8005506:	3601      	adds	r6, #1
 8005508:	e7ee      	b.n	80054e8 <__libc_init_array+0xc>
 800550a:	f855 3b04 	ldr.w	r3, [r5], #4
 800550e:	4798      	blx	r3
 8005510:	3601      	adds	r6, #1
 8005512:	e7f2      	b.n	80054fa <__libc_init_array+0x1e>
 8005514:	0800572c 	.word	0x0800572c
 8005518:	0800572c 	.word	0x0800572c
 800551c:	0800572c 	.word	0x0800572c
 8005520:	08005730 	.word	0x08005730

08005524 <memcpy>:
 8005524:	440a      	add	r2, r1
 8005526:	4291      	cmp	r1, r2
 8005528:	f100 33ff 	add.w	r3, r0, #4294967295
 800552c:	d100      	bne.n	8005530 <memcpy+0xc>
 800552e:	4770      	bx	lr
 8005530:	b510      	push	{r4, lr}
 8005532:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005536:	f803 4f01 	strb.w	r4, [r3, #1]!
 800553a:	4291      	cmp	r1, r2
 800553c:	d1f9      	bne.n	8005532 <memcpy+0xe>
 800553e:	bd10      	pop	{r4, pc}

08005540 <memset>:
 8005540:	4402      	add	r2, r0
 8005542:	4603      	mov	r3, r0
 8005544:	4293      	cmp	r3, r2
 8005546:	d100      	bne.n	800554a <memset+0xa>
 8005548:	4770      	bx	lr
 800554a:	f803 1b01 	strb.w	r1, [r3], #1
 800554e:	e7f9      	b.n	8005544 <memset+0x4>

08005550 <_init>:
 8005550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005552:	bf00      	nop
 8005554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005556:	bc08      	pop	{r3}
 8005558:	469e      	mov	lr, r3
 800555a:	4770      	bx	lr

0800555c <_fini>:
 800555c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555e:	bf00      	nop
 8005560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005562:	bc08      	pop	{r3}
 8005564:	469e      	mov	lr, r3
 8005566:	4770      	bx	lr
