   reg 				x_FINISH;
   reg 				x_FAIL;
   
always@(posedge clk or negedge START)
  if(!START)  x_FINISH             <= 1'b0;
  else
  if(gpio_0_out == 8'hee) x_FINISH <= 1'b1;
  else
  if(gpio_0_out == 8'hff) x_FINISH <= 1'b1;
  else                    x_FINISH <= 1'b0;

always@(posedge clk or negedge START)
  if(!START)  x_FAIL  <= 1'b0;
  else
  if(gpio_1_out != 8'h00) x_FAIL <= (gpio_0_out == 8'hff);


assign STOP = x_FINISH;
assign BAD = x_FAIL;
