# verilog-code-for-fulladder
fulladder using gate level abstraction and by using halfadder module instantiation on xilinx vivado software
