<!doctype html>
<html>
    <meta charset="utf-8">
    <title>Syllabus</title>
    <link href="styles.css" rel="stylesheet" type="text/css">
    <link href='https://fonts.googleapis.com/css?family=Roboto:400,700,500' rel='stylesheet' type='text/css'>
</html>
<body>
    <div class='card'>
<h1 align="center">FUNDAMENTALS OF HDL</h1>
<p align="center" class="Syllabus_Code"><strong>(Common to EC/TC/IT/BM/ML)</strong><br />
  <strong>Sub Code: 10EC45</strong><br />
<h2 align="center">PART – A</h2>
<h3>UNIT 1:</h3>
<p><strong>Introduction: </strong>Why HDL? , A Brief History of HDL, Structure of HDL Module,  Operators, Data types, Types of Descriptions, simulation and synthesis, Brief  comparison of VHDL and Verilog, <strong>7 Hours</strong></p>
<h3>UNIT 2:</h3>
<p><strong>Data  –Flow Descriptions: </strong>Highlights of Data-Flow Descriptions, Structure of Data-Flow  Description, Data Type – Vectors. <strong>6 Hours</strong></p>
<h3>UNIT 3:</h3>
<p><strong>Behavioral  Descriptions: </strong>Behavioral Description highlights, structure of HDL behavioral  Description, The VHDL variable –Assignment Statement, sequential statements. <strong>6  Hours</strong></p>
<h3>UNIT 4:</h3>
<p><strong>Structural  Descriptions</strong>: Highlights of structural Description, Organization of the  structural Descriptions, Binding, state Machines, Generate, Generic, and  Parameter statements. <strong>7 Hours</strong></p>
        
    </div>
    <div class='card'>
<h2 align="center">PART – B</h2>
<h3>UNIT 5:</h3>
<p><strong>Procedures,  Tasks, and Functions: </strong>Highlights of Procedures, tasks, and Functions,  Procedures and tasks, Functions.<br />
  <strong>Advanced  HDL Descriptions: </strong>File Processing, Examples of File Processing. <strong>7 Hours</strong></p>
<h3>UNIT 6:</h3>
<p><strong>Mixed  –Type Descriptions: </strong>Why Mixed-Type Description? VHDL User- Defined Types, VHDL  Packages, Mixed-Type Description examples. <strong>6 Hours</strong></p>
<h3>UNIT 7:</h3>
<p><strong>Mixed  –Language Descriptions: </strong>Highlights of Mixed-Language Description,  How to invoke One language from the Other, Mixed-language Description Examples,  Limitations of Mixed-Language Description. <strong>7 Hours</strong></p>
<h3>UNIT 8:</h3>
<p><strong>Synthesis  Basics: </strong>Highlights of Synthesis, Synthesis information from Entity and  Module, Mapping Process and Always in the Hardware Domain. <strong>6 Hours</strong></p>
    
    </div>
    <div class='card'> 
<h4>TEXT BOOKS:</h4>
<p>1. <strong>HDL  Programming (VHDL and Verilog</strong>)- Nazeih M.Botros- John Weily India Pvt. Ltd.  2008.</p>
<h4>REFERENCE BOOKS:</h4>
<p>1. <strong>Fundamentals  of HDL </strong>– Cyril P.R. Pearson/Sanguin 2010.<br />
  2. <strong>VHDL </strong>-Douglas perry-Tata McGraw-Hill.<br />
  3. <strong>A  Verilog HDL Primer</strong>- J.Bhaskar – BS Publications</p>
4. <strong>Circuit  Design with VHDL</strong>-Volnei A.Pedroni-PHI
    
    </div>

</body>