
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SKHSUU in circuit inverter (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_52DS5B in circuit inverter (1)(1 instance)

Subcircuit summary:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: inverter                        |Circuit 2: inverter                        
-------------------------------------------|-------------------------------------------
out                                        |a_744_746# **Mismatch**                    
in                                         |in                                         
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists for inverter and inverter altered to match.
Device classes inverter and inverter are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_ZB94FE in circuit tg (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_NDWVGB in circuit tg (1)(1 instance)

Subcircuit summary:
Circuit 1: tg                              |Circuit 2: tg                              
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg                              |Circuit 2: tg                              
-------------------------------------------|-------------------------------------------
enb                                        |sky130_fd_pr__pfet_01v8_ZB94FE_0/a_n15_n17 
vdd                                        |vdd                                        
en                                         |sky130_fd_pr__nfet_01v8_NDWVGB_0/a_n15_n10 
vss                                        |vss                                        
vout                                       |vout                                       
vin                                        |a_16_278# **Mismatch**                     
---------------------------------------------------------------------------------------
Cell pin lists for tg and tg altered to match.
Device classes tg and tg are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_NDWVGB#0 in circuit nor (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_52K3FE in circuit nor (1)(4 instances)

Class nor (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (4->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
vss                                        |VSUBS **Mismatch**                         
B                                          |B                                          
A                                          |A                                          
Z                                          |a_524_320# **Mismatch**                    
vdd                                        |m1_28_1004# **Mismatch**                   
---------------------------------------------------------------------------------------
Cell pin lists for nor and nor altered to match.
Device classes nor and nor are equivalent.

Subcircuit summary:
Circuit 1: sch/dffc.spice                  |Circuit 2: mag/dffc/dffc.spice             
-------------------------------------------|-------------------------------------------
inverter (4)                               |inverter (4)                               
tg (4)                                     |tg (4)                                     
nor (2)                                    |nor (2)                                    
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: sch/dffc.spice                  |Circuit 2: mag/dffc/dffc.spice             

---------------------------------------------------------------------------------------
Net: net4                                  |Net: nor_1/A                               
  inverter/out = 1                         |  nor/A = 1                                
  nor/B = 1                                |                                           
  tg/vin = 1                               |                                           
                                           |                                           
Net: net1                                  |Net: nor_0/B                               
  inverter/in = 1                          |  tg/vout = 2                              
  tg/vout = 2                              |  nor/B = 1                                
                                           |                                           
Net: net3                                  |Net: tg_3/vout                             
  nor/B = 1                                |  inverter/in = 1                          
  tg/vout = 2                              |  tg/vout = 2                              
                                           |                                           
Net: clr                                   |Net: m1_184_n360#                          
  nor/A = 2                                |  tg/a_16_278# = 1                         
                                           |  nor/a_524_320# = 1                       
                                           |                                           
Net: net2                                  |Net: nor_1/B                               
  nor/Z = 1                                |  tg/a_16_278# = 1                         
  tg/vin = 1                               |  inverter/a_744_746# = 1                  
                                           |  nor/A = 1                                
                                           |  nor/B = 1                                
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: p_clk                                 |Net: a_826_268#                            
  tg/en = 2                                |  tg/sky130_fd_pr__nfet_01v8_NDWVGB_0/a_n1 
  tg/enb = 2                               |  inverter/a_744_746# = 1                  
  inverter/out = 1                         |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: n_clk                                 |Net: inverter_2/in                         
  inverter/out = 1                         |  tg/sky130_fd_pr__pfet_01v8_ZB94FE_0/a_n1 
  inverter/in = 1                          |  inverter/in = 1                          
  tg/en = 2                                |  inverter/a_744_746# = 1                  
  tg/enb = 2                               |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vss                                   |Net: vss                                   
  inverter/vss = 4                         |  inverter/vss = 4                         
  tg/vss = 4                               |  tg/vss = 4                               
  nor/vss = 2                              |  nor/VSUBS = 2                            
                                           |                                           
Net: vdd                                   |Net: vdd                                   
  inverter/vdd = 4                         |  inverter/vdd = 4                         
  tg/vdd = 4                               |  tg/vdd = 4                               
  nor/vdd = 2                              |  nor/m1_28_1004# = 2                      
---------------------------------------------------------------------------------------
Netlists do not match.
Cells have no pins;  pin matching not needed.
Device classes sch/dffc.spice and mag/dffc/dffc.spice are equivalent.

Final result: Netlists do not match.
