Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> Reading design: ID.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ID.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ID"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ID
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID_REGFILE.v" into library work
Parsing module <ID_REGFILE>.
Analyzing Verilog file "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID_INSTR_PARSER.v" into library work
Parsing module <ID_INSTR_PARSER>.
Analyzing Verilog file "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID_EXTEND.v" into library work
Parsing module <ID_EXTEND>.
Analyzing Verilog file "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID_CU.v" into library work
Parsing module <ID_CU>.
Analyzing Verilog file "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v" into library work
Parsing module <ID>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v" Line 61: Port a1 is not connected to this instance

Elaborating module <ID>.

Elaborating module <ID_INSTR_PARSER>.
WARNING:HDLCompiler:1127 - "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v" Line 69: Assignment to imm ignored, since the identifier is never used

Elaborating module <ID_CU>.

Elaborating module <ID_REGFILE>.

Elaborating module <ID_EXTEND>.
WARNING:HDLCompiler:189 - "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v" Line 101: Size mismatch in connection of port <instr>. Formal port size is 25-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:634 - "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v" Line 96: Net <clk> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ID>.
    Related source file is "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v".
INFO:Xst:3210 - "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v" line 61: Output port <imm> of the instance <parser> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v" line 61: Output port <a1> of the instance <parser> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID.v" line 61: Output port <a2> of the instance <parser> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ID> synthesized.

Synthesizing Unit <ID_INSTR_PARSER>.
    Related source file is "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID_INSTR_PARSER.v".
    Summary:
	inferred  25 Multiplexer(s).
Unit <ID_INSTR_PARSER> synthesized.

Synthesizing Unit <ID_CU>.
    Related source file is "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID_CU.v".
WARNING:Xst:647 - Input <funct7<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <funct7<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ID_CU> synthesized.

Synthesizing Unit <ID_REGFILE>.
    Related source file is "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID_REGFILE.v".
    Found 32x32-bit dual-port RAM <Mram_regfile> for signal <regfile>.
    Summary:
	inferred   2 RAM(s).
Unit <ID_REGFILE> synthesized.

Synthesizing Unit <ID_EXTEND>.
    Related source file is "C:\Users\Muhammad Meesam\Documents\GitHub\RISC-V-PipelinedProcessor\ID_EXTEND.v".
    Found 1-bit 3-to-1 multiplexer for signal <imm_out<11>> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <imm_out<0>> created at line 30.
    Summary:
	inferred  22 Multiplexer(s).
Unit <ID_EXTEND> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 3-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ID_REGFILE>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regfile> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <a3>            |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <a1>            |          |
    |     doB            | connected to signal <rd1>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regfile1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <a3>            |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <a2>            |          |
    |     doB            | connected to signal <rd2>           |          |
    -----------------------------------------------------------------------
Unit <ID_REGFILE> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 3-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ID> ...

Optimizing unit <ID_INSTR_PARSER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ID, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ID.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 57
#      GND                         : 1
#      LUT2                        : 10
#      LUT3                        : 13
#      LUT4                        : 3
#      LUT5                        : 8
#      LUT6                        : 22
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# IO Buffers                       : 276
#      IBUF                        : 91
#      OBUF                        : 185

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  104  out of  63400     0%  
    Number used as Logic:                56  out of  63400     0%  
    Number used as Memory:               48  out of  19000     0%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:     104  out of    104   100%  
   Number with an unused LUT:             0  out of    104     0%  
   Number of fully used LUT-FF pairs:     0  out of    104     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         282
 Number of bonded IOBs:                 276  out of    210   131% (*) 

Specific Feature Utilization:

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | NONE(regfile/Mram_regfile11)| 14    |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 3.316ns
   Maximum output required time after clock: 1.648ns
   Maximum combinational path delay: 3.045ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1358 / 168
-------------------------------------------------------------------------
Offset:              3.316ns (Levels of Logic = 5)
  Source:            Instr<1> (PAD)
  Destination:       regfile/Mram_regfile11 (RAM)
  Destination Clock: clk rising

  Data Path: Instr<1> to regfile/Mram_regfile11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.421  Instr_1_IBUF (Instr_1_IBUF)
     LUT2:I0->O            1   0.097   0.693  parser/Mmux_rd12_SW0 (N6)
     LUT6:I0->O            5   0.097   0.314  parser/Mmux_rd12 (parser/Mmux_rd12)
     LUT2:I1->O           16   0.097   0.752  parser/Mmux_rd11 (Rd_0_OBUF)
     LUT6:I1->O           14   0.097   0.339  regfile/WriteEn_a3[4]_AND_12_o1 (regfile/WriteEn_a3[4]_AND_12_o)
     RAM32M:WE                 0.408          regfile/Mram_regfile11
    ----------------------------------------
    Total                      3.316ns (0.797ns logic, 2.519ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              1.648ns (Levels of Logic = 1)
  Source:            regfile/Mram_regfile5 (RAM)
  Destination:       Rd1<29> (PAD)
  Source Clock:      clk rising

  Data Path: regfile/Mram_regfile5 to Rd1<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOC1     1   1.369   0.279  regfile/Mram_regfile5 (Rd1_29_OBUF)
     OBUF:I->O                 0.000          Rd1_29_OBUF (Rd1<29>)
    ----------------------------------------
    Total                      1.648ns (1.369ns logic, 0.279ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3113 / 185
-------------------------------------------------------------------------
Delay:               3.045ns (Levels of Logic = 6)
  Source:            Instr<3> (PAD)
  Destination:       ALUControl<0> (PAD)

  Data Path: Instr<3> to ALUControl<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.562  Instr_3_IBUF (Instr_3_IBUF)
     LUT3:I0->O           14   0.097   0.743  parser/Mmux_imm451 (parser/Mmux_imm45)
     LUT6:I1->O            3   0.097   0.693  parser/Mmux_funct321 (funct3<1>)
     LUT5:I0->O            1   0.097   0.379  cu/ALUControl<3>2 (cu/ALUControl<3>1)
     LUT5:I3->O            1   0.097   0.279  cu/ALUControl<3>3 (ALUControl_0_OBUF)
     OBUF:I->O                 0.000          ALUControl_0_OBUF (ALUControl<0>)
    ----------------------------------------
    Total                      3.045ns (0.389ns logic, 2.656ns route)
                                       (12.8% logic, 87.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.29 secs
 
--> 

Total memory usage is 4676060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    6 (   0 filtered)

