/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.9.4
Hash     : a3890d5
Date     : Nov 30 2023
Type     : Engineering
Log Time   : Thu Nov 30 12:37:24 2023 GMT

INFO: Created design: ring_counter. Project type: rtl
INFO: Target device: GEMINI_COMPACT_10x8
INFO: Device version: v1.6.232
INFO: Adding VERILOG_2001 /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v 
INFO: Warning: Deprecated Pin Method: free
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: ring_counter
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/yosys -s /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/analysis/ring_counter_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/yosys -s /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/analysis/ring_counter_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/analysis/ring_counter_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v
Parsing Verilog input from `/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v' to AST representation.
Generating RTLIL representation for module `\ring_counter'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top ring_counter' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ring_counter

3.2. Analyzing design hierarchy..
Top module:  \ring_counter
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 77ee21717c, CPU: user 0.03s system 0.01s, MEM: 8.16 MB peak
Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design ring_counter is analyzed
INFO: ANL: Top Modules: ring_counter

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: ring_counter
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/yosys -s ring_counter.ys -l ring_counter_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/yosys -s ring_counter.ys -l ring_counter_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `ring_counter.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v
Parsing Verilog input from `/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v' to AST representation.
Generating RTLIL representation for module `\ring_counter'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ring_counter

3.2. Analyzing design hierarchy..
Top module:  \ring_counter
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.205

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:113.1-641.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:642.1-1070.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1072.1-1481.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1483.1-1886.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.16. Executing HIERARCHY pass (managing design hierarchy).

4.16.1. Analyzing design hierarchy..
Top module:  \ring_counter

4.16.2. Analyzing design hierarchy..
Top module:  \ring_counter
Removed 0 unused modules.

4.17. Executing PROC pass (convert processes to netlists).

4.17.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.17.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v:19$4 in module ring_counter.
Removed a total of 0 dead cases.

4.17.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

4.17.4. Executing PROC_INIT pass (extract init attributes).

4.17.5. Executing PROC_ARST pass (detect async resets in processes).

4.17.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.17.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ring_counter.$proc$/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v:19$4'.
     1/3: $0\out[15:0] [15]
     2/3: $0\out[15:0] [0]
     3/3: $0\out[15:0] [14:1]

4.17.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.17.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ring_counter.\out' using process `\ring_counter.$proc$/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v:19$4'.
  created $dff cell `$procdff$34' with positive edge clock.

4.17.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.17.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\ring_counter.$proc$/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v:19$4'.
Removing empty process `ring_counter.$proc$/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/rtl/ring_counter.v:19$4'.
Cleaned up 3 empty switches.

4.17.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.
<suppressed ~5 debug messages>

4.18. Executing DEMUXMAP pass.

4.19. Executing FLATTEN pass (flatten design).

4.20. Executing DEMUXMAP pass.

4.21. Executing TRIBUF pass.

4.22. Executing TRIBUF pass.

4.23. Executing DEMINOUT pass (demote inout ports to input or output).

4.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

4.26. Executing CHECK pass (checking for obvious problems).
Checking module ring_counter...
Found and reported 0 problems.

4.27. Printing statistics.

=== ring_counter ===

   Number of wires:                 16
   Number of wire bits:             87
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $dff                            1
     $eq                             1
     $mux                           10
     $not                            1

4.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$17.
    dead port 1/2 on $mux $procmux$26.
    dead port 1/2 on $mux $procmux$8.
Removed 3 multiplexer ports.
<suppressed ~4 debug messages>

4.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.33. Executing OPT_SHARE pass.

4.34. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.40. Executing OPT_SHARE pass.

4.41. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 2

4.44. Executing FSM pass (extract and optimize FSM).

4.44.1. Executing FSM_DETECT pass (finding FSMs in design).

4.44.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.44.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.44.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.44.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.44.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.44.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.45. Executing WREDUCE pass (reducing word size of cells).

4.46. Executing PEEPOPT pass (run peephole optimizers).

4.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.53. Executing OPT_SHARE pass.

4.54. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$34 ($dff) from module ring_counter (D = { $procmux$11_Y $procmux$29_Y $procmux$20_Y }, Q = \out, rval = 16'1000000000000000).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 3 unused cells and 1 unused wires.
<suppressed ~4 debug messages>

4.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.58. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.60. Executing OPT_SHARE pass.

4.61. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.63. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 2

4.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.69. Executing OPT_SHARE pass.

4.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.78. Executing OPT_SHARE pass.

4.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.80. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=16, #remove=0, time=0.01 sec.]

4.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing PEEPOPT pass (run peephole optimizers).

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.86. Executing DEMUXMAP pass.

4.87. Printing statistics.

=== ring_counter ===

   Number of wires:                 12
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             1
     $mux                            4
     $not                            1
     $sdff                           1

4.88. Executing RS_DSP_MULTADD pass.

4.89. Executing WREDUCE pass (reducing word size of cells).

4.90. Executing RS_DSP_MACC pass.

4.91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Printing statistics.

=== ring_counter ===

   Number of wires:                 12
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             1
     $mux                            4
     $not                            1
     $sdff                           1

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.96. Executing rs_pack_dsp_regs pass.

4.97. Executing RS_DSP_IO_REGS pass.

4.98. Printing statistics.

=== ring_counter ===

   Number of wires:                 12
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             1
     $mux                            4
     $not                            1
     $sdff                           1

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.100. Printing statistics.

=== ring_counter ===

   Number of wires:                 12
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             1
     $mux                            4
     $not                            1
     $sdff                           1

4.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ring_counter:
  created 0 $alu and 0 $macc cells.

4.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.107. Executing OPT_SHARE pass.

4.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.111. Printing statistics.

=== ring_counter ===

   Number of wires:                 12
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             1
     $mux                            4
     $not                            1
     $sdff                           1

4.112. Executing MEMORY pass.

4.112.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.112.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.112.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.112.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.112.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.112.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.112.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.112.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.112.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.112.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.113. Printing statistics.

=== ring_counter ===

   Number of wires:                 12
   Number of wire bits:             55
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $eq                             1
     $mux                            4
     $not                            1
     $sdff                           1

4.114. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.116. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing Rs_BRAM_Split pass.

4.119. Executing TECHMAP pass (map to technology primitives).

4.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.121. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.127. Executing OPT_SHARE pass.

4.128. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.131. Executing PMUXTREE pass.

4.132. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.133. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.134. Executing TECHMAP pass (map to technology primitives).

4.134.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.134.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.134.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~79 debug messages>

4.135. Printing statistics.

=== ring_counter ===

   Number of wires:                 19
   Number of wire bits:            103
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $_DFF_P_                       16
     $_MUX_                         33
     $_NOT_                          2
     $_OR_                          15
     $_XOR_                         16

4.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.
<suppressed ~1 debug messages>

4.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.141. Executing OPT_SHARE pass.

4.142. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.148. Executing OPT_SHARE pass.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 2

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.
<suppressed ~2 debug messages>

4.153. Executing TECHMAP pass (map to technology primitives).

4.153.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.153.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.154. Printing statistics.

=== ring_counter ===

   Number of wires:                 16
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     $_AND_                          1
     $_DFF_P_                       16
     $_MUX_                         31
     $_OR_                          16
     $_XOR_                         16

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.160. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.180. Printing statistics.

=== ring_counter ===

   Number of wires:                 16
   Number of wire bits:            100
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     $_AND_                          1
     $_DFF_P_                       16
     $_MUX_                         31
     $_OR_                          16
     $_XOR_                         16

   Number of Generic REGs:          16

ABC-DFF iteration : 1

4.181. Executing ABC pass (technology mapping using ABC).

4.181.1. Summary of detected clock domains:
  80 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.181.2. Extracting gate netlist of module `\ring_counter' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 80 gates and 100 wires to a netlist network with 19 inputs and 17 outputs.

4.181.2.1. Executing ABC.

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 0 unused cells and 61 unused wires.
<suppressed ~1 debug messages>

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  87 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.191.2. Extracting gate netlist of module `\ring_counter' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 87 gates and 106 wires to a netlist network with 19 inputs and 17 outputs.

4.191.2.1. Executing ABC.

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 0 unused cells and 122 unused wires.
<suppressed ~1 debug messages>

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.201. Executing ABC pass (technology mapping using ABC).

4.201.1. Summary of detected clock domains:
  93 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.201.2. Extracting gate netlist of module `\ring_counter' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 93 gates and 112 wires to a netlist network with 19 inputs and 17 outputs.

4.201.2.1. Executing ABC.

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 0 unused cells and 128 unused wires.
<suppressed ~1 debug messages>

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.211. Executing ABC pass (technology mapping using ABC).

4.211.1. Summary of detected clock domains:
  93 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.211.2. Extracting gate netlist of module `\ring_counter' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 93 gates and 112 wires to a netlist network with 19 inputs and 17 outputs.

4.211.2.1. Executing ABC.

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.217. Executing OPT_SHARE pass.

4.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 0 unused cells and 128 unused wires.
<suppressed ~1 debug messages>

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.221. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.227. Executing OPT_SHARE pass.

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.234. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.236. Executing OPT_SHARE pass.

4.237. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.241. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.245. Executing OPT_SHARE pass.

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.250. Executing BMUXMAP pass.

4.251. Executing DEMUXMAP pass.

4.252. Executing ABC pass (technology mapping using ABC).

4.252.1. Extracting gate netlist of module `\ring_counter' to `<abc-temp-dir>/input.blif'..
Extracted 77 gates and 112 wires to a netlist network with 35 inputs and 17 outputs.

4.252.1.1. Executing ABC.
DE:   #PIs =  35  #Luts =    27  Max Lvl =   3  Avg Lvl =   1.12  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  35  #Luts =    26  Max Lvl =   3  Avg Lvl =   1.12  [   0.10 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.13 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.30 sec. at Pass 4]{map}[36]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.36 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.00 sec. at Pass 6]{pushMap}[0]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.00 sec. at Pass 7]{finalMap}[0]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.258. Executing OPT_SHARE pass.

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 0 unused cells and 112 unused wires.
<suppressed ~1 debug messages>

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.262. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.266. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.268. Executing OPT_SHARE pass.

4.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.275. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.276. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.277. Executing OPT_SHARE pass.

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=16, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.282. Printing statistics.

=== ring_counter ===

   Number of wires:                 31
   Number of wire bits:             61
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_DFF_P_                       16
     $lut                           25

4.283. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.284. Executing RS_DFFSR_CONV pass.

4.285. Printing statistics.

=== ring_counter ===

   Number of wires:                 31
   Number of wire bits:             61
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_DFF_P_                       16
     $lut                           25

4.286. Executing TECHMAP pass (map to technology primitives).

4.286.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.286.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.286.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~161 debug messages>

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.
<suppressed ~454 debug messages>

4.288. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

4.291. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.292. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.
<suppressed ~2 debug messages>

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing TECHMAP pass (map to technology primitives).

4.302.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.302.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.303. Executing ABC pass (technology mapping using ABC).

4.303.1. Extracting gate netlist of module `\ring_counter' to `<abc-temp-dir>/input.blif'..
Extracted 85 gates and 122 wires to a netlist network with 35 inputs and 17 outputs.

4.303.1.1. Executing ABC.
DE:   #PIs =  35  #Luts =    26  Max Lvl =   3  Avg Lvl =   1.12  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  35  #Luts =    26  Max Lvl =   3  Avg Lvl =   1.12  [   0.10 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.10 sec. at Pass 2]{map}[6]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.14 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.19 sec. at Pass 4]{map}[36]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.32 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.00 sec. at Pass 6]{pushMap}[0]
DE:   #PIs =  35  #Luts =    25  Max Lvl =   3  Avg Lvl =   1.12  [   0.00 sec. at Pass 7]{finalMap}[0]

4.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ring_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.307. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ring_counter.
Performed a total of 0 changes.

4.308. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ring_counter'.
Removed a total of 0 cells.

4.309. Executing OPT_SHARE pass.

4.310. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..
Removed 0 unused cells and 108 unused wires.
<suppressed ~1 debug messages>

4.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module ring_counter.

RUN-OPT ITERATIONS DONE : 1

4.313. Executing HIERARCHY pass (managing design hierarchy).

4.313.1. Analyzing design hierarchy..
Top module:  \ring_counter

4.313.2. Analyzing design hierarchy..
Top module:  \ring_counter
Removed 0 unused modules.

4.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ring_counter..

4.315. Printing statistics.

=== ring_counter ===

   Number of wires:                 31
   Number of wire bits:             61
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $lut                           25
     DFFRE                          16

4.316. Executing TECHMAP pass (map to technology primitives).

4.316.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.316.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~106 debug messages>

4.317. Printing statistics.

=== ring_counter ===

   Number of wires:                 81
   Number of wire bits:            191
   Number of public wires:           7
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     DFFRE                          16
     LUT4                           20
     LUT5                            5

   Number of LUTs:                  25
   Number of REGs:                  16
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\ring_counter'.

6. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 6a3b43176d, CPU: user 0.66s system 0.07s, MEM: 28.11 MB peak
Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os)
Time spent: 98% 6x abc (41 sec), 0% 33x read_verilog (0 sec), ...
INFO: SYN: Design ring_counter is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: ring_counter
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: ring_counter_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 12.5 MiB, delta_rss +2.9 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net
Circuit placement file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place
Circuit routing file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route
Circuit SDC file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 79
    .input :      20
    .output:      17
    0-LUT  :       1
    6-LUT  :      25
    dffre  :      16
  Nets  : 62
    Avg Fanout:     3.0
    Max Fanout:    32.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 248
  Timing Graph Edges: 355
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 16 pins (6.5%), 16 blocks (20.3%)
# Load Timing Constraints

SDC file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.3 MiB)
# Packing
Begin packing '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif'.

After removing unused inputs...
	total blocks: 79, total nets: 62, total inputs: 20, total outputs: 17
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/63        3%                            1    12 x 10    
     4/63        6%                            1    12 x 10    
     6/63        9%                            1    12 x 10    
     8/63       12%                            1    12 x 10    
    10/63       15%                            1    12 x 10    
    12/63       19%                            1    12 x 10    
    14/63       22%                            1    12 x 10    
    16/63       25%                            1    12 x 10    
Failed route at end, repack cluster trying detailed routing at each stage.
    18/63       28%                            1    12 x 10    
    20/63       31%                            1    12 x 10    
    22/63       34%                            1    12 x 10    
    24/63       38%                            1    12 x 10    
    26/63       41%                            1    12 x 10    
    28/63       44%                            1    12 x 10    
    30/63       47%                            1    12 x 10    
    32/63       50%                            1    12 x 10    
Successfully packed Logic Block [15]
    34/63       53%                            2    12 x 10    
    36/63       57%                            2    12 x 10    
    38/63       60%                            2    12 x 10    
    40/63       63%                            2    12 x 10    
Successfully packed Logic Block [8]
    42/63       66%                            3    12 x 10    
Successfully packed Logic Block [1]
Successfully packed Logic Block [0]
    44/63       69%                            4    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    46/63       73%                            6    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    48/63       76%                            8    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    50/63       79%                           10    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    52/63       82%                           12    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    54/63       85%                           14    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    56/63       88%                           16    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    58/63       92%                           18    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    60/63       95%                           20    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    62/63       98%                           22    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    64/63      101%                           24    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    66/63      104%                           26    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    68/63      107%                           28    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    70/63      111%                           30    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    72/63      114%                           32    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    74/63      117%                           34    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    76/63      120%                           36    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
    78/63      123%                           38    12 x 10    
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 17
  LEs used for logic and registers    : 0
  LEs used for logic only             : 17
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000103815 sec
Full Max Req/Worst Slack updates 1 in 6.8975e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.5208e-05 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.03 (target 1.00)
	Block Utilization: 0.02 Type: io
	Block Utilization: 0.08 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         37                               0.459459                     0.540541   
       clb          3                                16.6667                            7   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 21 out of 62 nets, 41 nets not absorbed.

Netlist conversion complete.

# Packing took 0.11 seconds (max_rss 21.0 MiB, delta_rss +1.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.05 seconds (max_rss 59.0 MiB, delta_rss +37.9 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 41
Netlist num_blocks: 40
Netlist EMPTY blocks: 0.
Netlist io blocks: 37.
Netlist clb blocks: 3.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 20
Netlist output pins: 17

Pb types usage...
  io             : 37
   io_output     : 17
    outpad       : 17
   io_input      : 20
    inpad        : 20
  clb            : 3
   clb_lr        : 3
    fle          : 17
     ble5        : 26
      lut5       : 26
       lut       : 26
      ff         : 16
       DFFRE     : 16

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		37	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.03 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.08 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.49 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.51 seconds (max_rss 59.1 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00186069 seconds (0.0017262 STA, 0.000134498 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.86 seconds (max_rss 59.1 MiB)
INFO: PAC: Design ring_counter is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: ring_counter
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: ring_counter_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 12.5 MiB, delta_rss +2.9 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net
Circuit placement file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place
Circuit routing file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route
Circuit SDC file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ring_counter_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 79
    .input :      20
    .output:      17
    0-LUT  :       1
    6-LUT  :      25
    dffre  :      16
  Nets  : 62
    Avg Fanout:     3.0
    Max Fanout:    32.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 248
  Timing Graph Edges: 355
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 16 pins (6.5%), 16 blocks (20.3%)
# Load Timing Constraints

SDC file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 58.0 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 41
Netlist num_blocks: 40
Netlist EMPTY blocks: 0.
Netlist io blocks: 37.
Netlist clb blocks: 3.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 20
Netlist output pins: 17

Pb types usage...
  io             : 37
   io_output     : 17
    outpad       : 17
   io_input      : 20
    inpad        : 20
  clb            : 3
   clb_lr        : 3
    fle          : 17
     ble5        : 26
      lut5       : 26
       lut       : 26
      ff         : 16
       DFFRE     : 16

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		37	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.03 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.08 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.49 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.51 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.56 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.57 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.46 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.46 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

There are 66 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 315

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.96748 td_cost: 1.66209e-08
Initial placement estimated Critical Path Delay (CPD): 3.59812 ns
Initial placement estimated setup Total Negative Slack (sTNS): -51.9096 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.59812 ns

Initial placement estimated setup slack histogram:
[ -3.6e-09: -3.3e-09)  1 (  3.0%) |***
[ -3.3e-09:   -3e-09)  0 (  0.0%) |
[   -3e-09: -2.8e-09)  0 (  0.0%) |
[ -2.8e-09: -2.5e-09)  0 (  0.0%) |
[ -2.5e-09: -2.2e-09)  7 ( 21.2%) |*********************
[ -2.2e-09: -1.9e-09)  9 ( 27.3%) |***************************
[ -1.9e-09: -1.7e-09)  0 (  0.0%) |
[ -1.7e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -8.3e-10) 16 ( 48.5%) |************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 68
Warning 260: Starting t: 18 of 40 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 2.9e-04   0.937       1.65 1.4884e-08   3.598        -51   -3.598   0.382  0.0411   11.0     1.00 0.000        68  0.200
   2    0.0 2.8e-04   0.952       1.48 1.257e-08    3.439      -44.7   -3.439   0.368  0.0378   10.4     1.44 0.000       136  0.950
   3    0.0 2.6e-04   0.955       1.33 9.6552e-09   3.497      -44.2   -3.497   0.221  0.0294    9.6     1.97 0.000       204  0.950
   4    0.0 2.5e-04   0.985       1.23 7.4577e-09   3.500      -44.4   -3.500   0.235  0.0121    7.5     3.45 0.000       272  0.950
   5    0.0 2.4e-04   0.994       1.17 6.3712e-09   3.500      -44.3   -3.500   0.103  0.0034    6.0     4.52 0.000       340  0.950
   6    0.0 2.2e-04   0.991       1.14 5.4314e-09   3.500      -44.1   -3.500   0.103  0.0049    4.0     5.93 0.000       408  0.950
   7    0.0 2.1e-04   0.993       1.11 4.9502e-09   3.500      -44.1   -3.500   0.147  0.0047    2.6     6.86 0.000       476  0.950
   8    0.0 2.0e-04   0.930       1.04 4.3184e-09   3.500      -44.1   -3.500   0.162  0.0716    1.9     7.40 0.000       544  0.950
   9    0.0 1.9e-04   0.974       0.96 3.5574e-09   3.282      -47.7   -3.282   0.044  0.0343    1.3     7.76 0.000       612  0.950
  10    0.0 1.8e-04   0.995       0.95 3.11e-09     3.282      -47.7   -3.282   0.103  0.0035    1.0     8.00 0.000       680  0.950
  11    0.0 1.5e-04   0.991       0.94 3.0575e-09   3.282      -47.7   -3.282   0.059  0.0029    1.0     8.00 0.000       748  0.800
Agent's 2nd state: 
  12    0.0 0.0e+00   1.000       0.94 3.0427e-09   3.282      -47.7   -3.282   0.059  0.0000    1.0     8.00 0.000       816  0.800
## Placement Quench took 0.00 seconds (max_rss 58.3 MiB)
post-quench CPD = 3.28234 (ns) 

BB estimate of min-dist (placement) wire length: 150

Completed placement consistency check successfully.

Swaps called: 856

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.28234 ns, Fmax: 304.661 MHz
Placement estimated setup Worst Negative Slack (sWNS): -3.28234 ns
Placement estimated setup Total Negative Slack (sTNS): -47.7018 ns

Placement estimated setup slack histogram:
[ -3.3e-09:   -3e-09)  1 (  3.0%) |***
[   -3e-09: -2.7e-09)  0 (  0.0%) |
[ -2.7e-09: -2.5e-09)  0 (  0.0%) |
[ -2.5e-09: -2.2e-09)  0 (  0.0%) |
[ -2.2e-09: -1.9e-09) 16 ( 48.5%) |************************************************
[ -1.9e-09: -1.7e-09)  0 (  0.0%) |
[ -1.7e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -8.7e-10)  0 (  0.0%) |
[ -8.7e-10: -6.1e-10) 16 ( 48.5%) |************************************************

Placement estimated geomean non-virtual intra-domain period: 3.28234 ns (304.661 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 3.28234 ns (304.661 MHz)

Placement cost: 1, bb_cost: 0.93738, td_cost: 3.04267e-09, 

Placement resource usage:
  io  implemented as io_top : 36
  io  implemented as io_left: 1
  clb implemented as clb    : 3

Placement number of temperatures: 12
Placement total # of swap attempts: 856
	Swaps accepted: 153 (17.9 %)
	Swaps rejected: 696 (81.3 %)
	Swaps aborted :   7 ( 0.8 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                28.27            16.53           83.47          0.00         
                   Median                 20.44            18.29           78.86          2.86         
                   W. Centroid            15.77            24.44           75.56          0.00         
                   Centroid               24.88            20.66           79.34          0.00         
                   W. Median              1.17             0.00            100.00         0.00         
                   Crit. Uniform          0.70             0.00            100.00         0.00         
                   Feasible Region        0.47             0.00            100.00         0.00         

clb                Uniform                0.93             0.00            100.00         0.00         
                   Median                 1.05             0.00            100.00         0.00         
                   W. Centroid            3.04             11.54           80.77          7.69         
                   Centroid               1.87             6.25            93.75          0.00         
                   Crit. Uniform          0.93             0.00            100.00         0.00         
                   Feasible Region        0.47             0.00            100.00         0.00         


Placement Quench timing analysis took 0.00034924 seconds (0.000236726 STA, 0.000112514 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0156299 seconds (0.0137545 STA, 0.00187545 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.03 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0156299 seconds (0.0137545 STA, 0.00187545 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.82 seconds (max_rss 58.3 MiB)
Incr Slack updates 14 in 0.00136894 sec
Full Max Req/Worst Slack updates 3 in 0.000128469 sec
Incr Max Req/Worst Slack updates 11 in 0.000421075 sec
Incr Criticality updates 9 in 0.000716819 sec
Full Criticality updates 5 in 0.000338293 sec
INFO: PLC: Design ring_counter is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: ring_counter
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: ring_counter_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 12.5 MiB, delta_rss +2.9 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net
Circuit placement file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place
Circuit routing file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route
Circuit SDC file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ring_counter_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 79
    .input :      20
    .output:      17
    0-LUT  :       1
    6-LUT  :      25
    dffre  :      16
  Nets  : 62
    Avg Fanout:     3.0
    Max Fanout:    32.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 248
  Timing Graph Edges: 355
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 16 pins (6.5%), 16 blocks (20.3%)
# Load Timing Constraints

SDC file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 58.0 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 41
Netlist num_blocks: 40
Netlist EMPTY blocks: 0.
Netlist io blocks: 37.
Netlist clb blocks: 3.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 20
Netlist output pins: 17

Pb types usage...
  io             : 37
   io_output     : 17
    outpad       : 17
   io_input      : 20
    inpad        : 20
  clb            : 3
   clb_lr        : 3
    fle          : 17
     ble5        : 26
      lut5       : 26
       lut       : 26
      ff         : 16
       DFFRE     : 16

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		37	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.03 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.08 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.49 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.50 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place.

Successfully read /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.57 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.58 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  2 (  3.0%) |*****
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 12 ( 17.9%) |******************************
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 16 ( 23.9%) |****************************************
[      0.7:      0.8)  7 ( 10.4%) |******************
[      0.8:      0.9) 19 ( 28.4%) |************************************************
[      0.9:        1) 11 ( 16.4%) |****************************
## Initializing router criticalities took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    7113      40      66      23 ( 0.020%)     346 ( 1.2%)    3.735     -52.69     -3.735      0.000      0.000      N/A
   2    0.0     0.5    0    5207      25      46      11 ( 0.010%)     339 ( 1.2%)    3.735     -52.78     -3.735      0.000      0.000      N/A
   3    0.0     0.6    0    3223      18      33      11 ( 0.010%)     336 ( 1.2%)    3.735     -52.34     -3.735      0.000      0.000      N/A
   4    0.0     0.8    0    3614      15      30       8 ( 0.007%)     346 ( 1.2%)    3.735     -52.77     -3.735      0.000      0.000      N/A
   5    0.0     1.1    0    3155      14      25       8 ( 0.007%)     344 ( 1.2%)    3.735     -52.77     -3.735      0.000      0.000      N/A
   6    0.0     1.4    0    3220      14      26       9 ( 0.008%)     347 ( 1.2%)    3.735     -52.71     -3.735      0.000      0.000      N/A
   7    0.0     1.9    0    3051      13      22       7 ( 0.006%)     353 ( 1.2%)    3.735     -52.77     -3.735      0.000      0.000      N/A
   8    0.0     2.4    0    3363      11      19       6 ( 0.005%)     363 ( 1.3%)    3.735     -52.95     -3.735      0.000      0.000      N/A
   9    0.0     3.1    0    3117       9      18       6 ( 0.005%)     363 ( 1.3%)    3.735     -53.25     -3.735      0.000      0.000      N/A
  10    0.0     4.1    0    2678      11      18       5 ( 0.004%)     368 ( 1.3%)    3.735     -53.25     -3.735      0.000      0.000       27
  11    0.0     5.3    0    2412       5      12       1 ( 0.001%)     377 ( 1.3%)    3.735     -53.73     -3.735      0.000      0.000       22
  12    0.0     6.9    0     966       2       5       1 ( 0.001%)     375 ( 1.3%)    3.735     -53.73     -3.735      0.000      0.000       13
  13    0.0     9.0    0     960       2       6       1 ( 0.001%)     377 ( 1.3%)    3.735     -53.73     -3.735      0.000      0.000       12
  14    0.0    11.6    0    1143       3       6       0 ( 0.000%)     384 ( 1.3%)    3.735     -53.73     -3.735      0.000      0.000       13
Restoring best routing
Critical path: 3.7352 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  2 (  3.0%) |*****
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4) 12 ( 17.9%) |********************************
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 10 ( 14.9%) |***************************
[      0.7:      0.8)  7 ( 10.4%) |*******************
[      0.8:      0.9) 18 ( 26.9%) |************************************************
[      0.9:        1) 18 ( 26.9%) |************************************************
Router Stats: total_nets_routed: 182 total_connections_routed: 332 total_heap_pushes: 43222 total_heap_pops: 16315 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 43222 total_external_heap_pops: 16315 total_external_SOURCE_pushes: 332 total_external_SOURCE_pops: 279 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 332 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 332 total_external_SINK_pushes: 4209 total_external_SINK_pops: 4025 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 5050 total_external_IPIN_pops: 4703 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 334 total_external_OPIN_pops: 300 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 150 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 150 total_external_CHANX_pushes: 16379 total_external_CHANX_pops: 3596 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 252 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 252 total_external_CHANY_pushes: 16918 total_external_CHANY_pops: 3412 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 270 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 270 total_number_of_adding_all_rt: 1396 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.04 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -13296340
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Found 65 mismatches between routing and packing results.
Fixed 46 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         37                               0.459459                     0.540541   
       clb          3                                16.6667                            7   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 21 out of 62 nets, 41 nets not absorbed.


Average number of bends per net: 2.77500  Maximum # of bends: 7

Number of global nets: 1
Number of routed nets (nonglobal): 40
Wire length results (in units of 1 clb segments)...
	Total wirelength: 384, average net length: 9.60000
	Maximum net length: 19

Wire length results in terms of physical segments...
	Total wiring segments used: 176, average wire segments per net: 4.40000
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   8 (  4.0%) |**
[        0:      0.1) 190 ( 96.0%) |***********************************************
Maximum routing channel utilization:      0.19 at (6,7)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       2   0.583      160
                         6      24   5.583      160
                         7      30   6.583      160
                         8      21   6.417      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       2   0.300      160
                         4       7   1.100      160
                         5      15   3.700      160
                         6      30   9.300      160
                         7       4   0.800      160
                         8       1   0.200      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 161682

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0174
                                            4       0.012

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0142
                                            4      0.0106

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0      0.0158
                                 L4    1      0.0113

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.9e-10:    4e-10) 15 ( 45.5%) |************************************************
[    4e-10:    6e-10)  1 (  3.0%) |***
[    6e-10:  8.1e-10)  0 (  0.0%) |
[  8.1e-10:    1e-09)  0 (  0.0%) |
[    1e-09:  1.2e-09)  0 (  0.0%) |
[  1.2e-09:  1.4e-09)  0 (  0.0%) |
[  1.4e-09:  1.6e-09)  1 (  3.0%) |***
[  1.6e-09:  1.8e-09)  8 ( 24.2%) |**************************
[  1.8e-09:  2.1e-09)  7 ( 21.2%) |**********************
[  2.1e-09:  2.3e-09)  1 (  3.0%) |***

Final critical path delay (least slack): 3.7352 ns, Fmax: 267.723 MHz
Final setup Worst Negative Slack (sWNS): -3.7352 ns
Final setup Total Negative Slack (sTNS): -53.7274 ns

Final setup slack histogram:
[ -3.7e-09: -3.4e-09)  1 (  3.0%) |***
[ -3.4e-09: -3.1e-09)  0 (  0.0%) |
[ -3.1e-09: -2.8e-09)  0 (  0.0%) |
[ -2.8e-09: -2.6e-09)  0 (  0.0%) |
[ -2.6e-09: -2.3e-09)  9 ( 27.3%) |***************************
[ -2.3e-09:   -2e-09)  7 ( 21.2%) |*********************
[   -2e-09: -1.7e-09)  0 (  0.0%) |
[ -1.7e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -7.7e-10) 16 ( 48.5%) |************************************************

Final geomean non-virtual intra-domain period: 3.7352 ns (267.723 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 3.7352 ns (267.723 MHz)

Writing Implementation Netlist: ring_counter_post_synthesis.v
Writing Implementation Netlist: ring_counter_post_synthesis.blif
Writing Implementation SDF    : ring_counter_post_synthesis.sdf
Incr Slack updates 1 in 8.1997e-05 sec
Full Max Req/Worst Slack updates 1 in 9.796e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.6684e-05 sec
Flow timing analysis took 0.0152444 seconds (0.012002 STA, 0.00324241 slack) (16 full updates: 0 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 1.42 seconds (max_rss 58.3 MiB)
Incr Slack updates 15 in 0.00173073 sec
Full Max Req/Worst Slack updates 1 in 1.3894e-05 sec
Incr Max Req/Worst Slack updates 14 in 0.000703247 sec
Incr Criticality updates 13 in 0.00121751 sec
Full Criticality updates 2 in 0.000207592 sec
INFO: RTE: Design ring_counter is routed
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: ring_counter
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: ring_counter_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.08 seconds (max_rss 12.5 MiB, delta_rss +2.9 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net
Circuit placement file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place
Circuit routing file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route
Circuit SDC file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ring_counter_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +5.7 MiB)
Circuit file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.4 MiB, delta_rss +1.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 79
    .input :      20
    .output:      17
    0-LUT  :       1
    6-LUT  :      25
    dffre  :      16
  Nets  : 62
    Avg Fanout:     3.0
    Max Fanout:    32.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 248
  Timing Graph Edges: 355
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 16 pins (6.5%), 16 blocks (20.3%)
# Load Timing Constraints

SDC file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.05 seconds (max_rss 58.0 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 41
Netlist num_blocks: 40
Netlist EMPTY blocks: 0.
Netlist io blocks: 37.
Netlist clb blocks: 3.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 20
Netlist output pins: 17

Pb types usage...
  io             : 37
   io_output     : 17
    outpad       : 17
   io_input      : 20
    inpad        : 20
  clb            : 3
   clb_lr        : 3
    fle          : 17
     ble5        : 26
      lut5       : 26
       lut       : 26
      ff         : 16
       DFFRE     : 16

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		37	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.03 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.08 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.48 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.49 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place.

Successfully read /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -13296340
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Found 65 mismatches between routing and packing results.
Fixed 46 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.3 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         37                               0.459459                     0.540541   
       clb          3                                16.6667                            7   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 21 out of 62 nets, 41 nets not absorbed.


Average number of bends per net: 2.72500  Maximum # of bends: 6

Number of global nets: 1
Number of routed nets (nonglobal): 40
Wire length results (in units of 1 clb segments)...
	Total wirelength: 384, average net length: 9.60000
	Maximum net length: 19

Wire length results in terms of physical segments...
	Total wiring segments used: 176, average wire segments per net: 4.40000
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   8 (  4.0%) |**
[        0:      0.1) 190 ( 96.0%) |***********************************************
Maximum routing channel utilization:      0.19 at (6,7)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       2   0.583      160
                         6      24   5.583      160
                         7      30   6.583      160
                         8      21   6.417      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       2   0.300      160
                         4       7   1.100      160
                         5      15   3.700      160
                         6      30   9.300      160
                         7       4   0.800      160
                         8       1   0.200      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 161682

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0174
                                            4       0.012

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0142
                                            4      0.0106

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0      0.0158
                                 L4    1      0.0113

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.9e-10:    4e-10) 15 ( 45.5%) |************************************************
[    4e-10:    6e-10)  1 (  3.0%) |***
[    6e-10:  8.1e-10)  0 (  0.0%) |
[  8.1e-10:    1e-09)  0 (  0.0%) |
[    1e-09:  1.2e-09)  0 (  0.0%) |
[  1.2e-09:  1.4e-09)  0 (  0.0%) |
[  1.4e-09:  1.6e-09)  1 (  3.0%) |***
[  1.6e-09:  1.8e-09)  8 ( 24.2%) |**************************
[  1.8e-09:  2.1e-09)  7 ( 21.2%) |**********************
[  2.1e-09:  2.3e-09)  1 (  3.0%) |***

Final critical path delay (least slack): 3.7352 ns, Fmax: 267.723 MHz
Final setup Worst Negative Slack (sWNS): -3.7352 ns
Final setup Total Negative Slack (sTNS): -53.7274 ns

Final setup slack histogram:
[ -3.7e-09: -3.4e-09)  1 (  3.0%) |***
[ -3.4e-09: -3.1e-09)  0 (  0.0%) |
[ -3.1e-09: -2.8e-09)  0 (  0.0%) |
[ -2.8e-09: -2.6e-09)  0 (  0.0%) |
[ -2.6e-09: -2.3e-09)  9 ( 27.3%) |***************************
[ -2.3e-09:   -2e-09)  7 ( 21.2%) |*********************
[   -2e-09: -1.7e-09)  0 (  0.0%) |
[ -1.7e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -7.7e-10) 16 ( 48.5%) |************************************************

Final geomean non-virtual intra-domain period: 3.7352 ns (267.723 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 3.7352 ns (267.723 MHz)

Incr Slack updates 1 in 9.464e-05 sec
Full Max Req/Worst Slack updates 1 in 8.4245e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.3318e-05 sec
Flow timing analysis took 0.00558574 seconds (0.00508387 STA, 0.00050187 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 0.81 seconds (max_rss 58.3 MiB)
Incr Slack updates 1 in 8.7128e-05 sec
Full Max Req/Worst Slack updates 1 in 5.1606e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.6846e-05 sec
INFO: TMN: Design ring_counter is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: ring_counter
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/raptor.exe --cmd "set netlist_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.v;" --batch --script /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/get_power_data.tcl 
Warning: Could not locate SDC file, clock frequency cannot be calculated

Top-level Name:
	ring_counter

Clocks: 1
	clock0 

I/Os: 7
	1 clock0 Input Clock clock0
	16 counter_in Input SDR clock0
	1 loopback_en Input SDR clock0
	1 loopback_error Output SDR clock0
	1 lr Input SDR clock0
	16 out Output SDR clock0
	1 reset Input SDR clock0

LUTs: 25
	clock0 Very_High : 1
	clock0 Typical : 24

FFs: 16
	clock0 : 16

INFO: PWR: Created /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

INFO: PWR: Design ring_counter is power analysed
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "ring_counter" on device "GEMINI_COMPACT_10x8"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/bin/openfpga -batch -f ring_counter.openfpga
Reading script file ring_counter.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --route_chan_width 160 --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis  --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top ring_counter
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route --route_chan_width 160 --sdc_file /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top ring_counter

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: ring_counter_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 13.7 MiB, delta_rss +2.8 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net
Circuit placement file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place
Circuit routing file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/routing/ring_counter_post_synth.route
Circuit SDC file: /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.4 MiB, delta_rss +5.7 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 20.5 MiB, delta_rss +1.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 79
    .input :      20
    .output:      17
    0-LUT  :       1
    6-LUT  :      25
    dffre  :      16
  Nets  : 62
    Avg Fanout:     3.0
    Max Fanout:    32.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 248
  Timing Graph Edges: 355
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 16 pins (6.5%), 16 blocks (20.3%)
# Load Timing Constraints

SDC file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/packing/ring_counter_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.05 seconds (max_rss 59.1 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 41
Netlist num_blocks: 40
Netlist EMPTY blocks: 0.
Netlist io blocks: 37.
Netlist clb blocks: 3.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 20
Netlist output pins: 17

Pb types usage...
  io             : 37
   io_output     : 17
    outpad       : 17
   io_input      : 20
    inpad        : 20
  clb            : 3
   clb_lr        : 3
    fle          : 17
     ble5        : 26
      lut5       : 26
       lut       : 26
      ff         : 16
       DFFRE     : 16

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		37	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		3	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.03 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.08 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.50 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place.

Successfully read /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2299/ring_counter/run_1/synth_1_1/impl_1_1_1/placement/ring_counter_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -13296340
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Found 65 mismatches between routing and packing results.
Fixed 46 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         37                               0.459459                     0.540541   
       clb          3                                16.6667                            7   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 21 out of 62 nets, 41 nets not absorbed.


Average number of bends per net: 2.72500  Maximum # of bends: 6

Number of global nets: 1
Number of routed nets (nonglobal): 40
Wire length results (in units of 1 clb segments)...
	Total wirelength: 384, average net length: 9.60000
	Maximum net length: 19

Wire length results in terms of physical segments...
	Total wiring segments used: 176, average wire segments per net: 4.40000
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   8 (  4.0%) |**
[        0:      0.1) 190 ( 96.0%) |***********************************************
Maximum routing channel utilization:      0.19 at (6,7)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       2   0.583      160
                         6      24   5.583      160
                         7      30   6.583      160
                         8      21   6.417      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       2   0.300      160
                         4       7   1.100      160
                         5      15   3.700      160
                         6      30   9.300      160
                         7       4   0.800      160
                         8       1   0.200      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 161682

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0174
                                            4       0.012

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1      0.0142
                                            4      0.0106

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0      0.0158
                                 L4    1      0.0113

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.9e-10:    4e-10) 15 ( 45.5%) |************************************************
[    4e-10:    6e-10)  1 (  3.0%) |***
[    6e-10:  8.1e-10)  0 (  0.0%) |
[  8.1e-10:    1e-09)  0 (  0.0%) |
[    1e-09:  1.2e-09)  0 (  0.0%) |
[  1.2e-09:  1.4e-09)  0 (  0.0%) |
[  1.4e-09:  1.6e-09)  1 (  3.0%) |***
[  1.6e-09:  1.8e-09)  8 ( 24.2%) |**************************
[  1.8e-09:  2.1e-09)  7 ( 21.2%) |**********************
[  2.1e-09:  2.3e-09)  1 (  3.0%) |***

Final critical path delay (least slack): 3.7352 ns, Fmax: 267.723 MHz
Final setup Worst Negative Slack (sWNS): -3.7352 ns
Final setup Total Negative Slack (sTNS): -53.7274 ns

Final setup slack histogram:
[ -3.7e-09: -3.4e-09)  1 (  3.0%) |***
[ -3.4e-09: -3.1e-09)  0 (  0.0%) |
[ -3.1e-09: -2.8e-09)  0 (  0.0%) |
[ -2.8e-09: -2.6e-09)  0 (  0.0%) |
[ -2.6e-09: -2.3e-09)  9 ( 27.3%) |***************************
[ -2.3e-09:   -2e-09)  7 ( 21.2%) |*********************
[   -2e-09: -1.7e-09)  0 (  0.0%) |
[ -1.7e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.1e-09)  0 (  0.0%) |
[ -1.1e-09: -7.7e-10) 16 ( 48.5%) |************************************************

Final geomean non-virtual intra-domain period: 3.7352 ns (267.723 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 3.7352 ns (267.723 MHz)

Incr Slack updates 1 in 8.8512e-05 sec
Full Max Req/Worst Slack updates 1 in 7.2235e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.5273e-05 sec
Flow timing analysis took 0.00549142 seconds (0.00473216 STA, 0.000759263 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 0.80 seconds (max_rss 59.5 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 173: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 174: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 175: Override the previous node 'IPIN:61397 side: (TOP,) (6,6)' by previous node 'IPIN:61393 side: (TOP,) (6,6)' for node 'SINK:61340 (6,6)' with in routing context annotation!
Warning 176: Override the previous node 'IPIN:61393 side: (TOP,) (6,6)' by previous node 'IPIN:61400 side: (TOP,) (6,6)' for node 'SINK:61340 (6,6)' with in routing context annotation!
Warning 177: Override the previous node 'IPIN:61400 side: (TOP,) (6,6)' by previous node 'IPIN:61392 side: (TOP,) (6,6)' for node 'SINK:61340 (6,6)' with in routing context annotation!
Warning 178: Override the previous node 'IPIN:61392 side: (TOP,) (6,6)' by previous node 'IPIN:61394 side: (TOP,) (6,6)' for node 'SINK:61340 (6,6)' with in routing context annotation!
Warning 179: Override the previous node 'IPIN:61394 side: (TOP,) (6,6)' by previous node 'IPIN:61399 side: (TOP,) (6,6)' for node 'SINK:61340 (6,6)' with in routing context annotation!
Warning 180: Override the previous node 'IPIN:68090 side: (RIGHT,) (6,7)' by previous node 'IPIN:68089 side: (RIGHT,) (6,7)' for node 'SINK:68008 (6,7)' with in routing context annotation!
Warning 181: Override the previous node 'IPIN:61409 side: (TOP,) (6,6)' by previous node 'IPIN:61403 side: (TOP,) (6,6)' for node 'SINK:61341 (6,6)' with in routing context annotation!
Warning 182: Override the previous node 'IPIN:68102 side: (RIGHT,) (6,7)' by previous node 'IPIN:68101 side: (RIGHT,) (6,7)' for node 'SINK:68009 (6,7)' with in routing context annotation!
Warning 183: Override the previous node 'IPIN:61429 side: (RIGHT,) (6,6)' by previous node 'IPIN:61423 side: (RIGHT,) (6,6)' for node 'SINK:61342 (6,6)' with in routing context annotation!
Warning 184: Override the previous node 'IPIN:61435 side: (RIGHT,) (6,6)' by previous node 'IPIN:61432 side: (RIGHT,) (6,6)' for node 'SINK:61343 (6,6)' with in routing context annotation!
Warning 185: Override the previous node 'IPIN:68072 side: (TOP,) (6,7)' by previous node 'IPIN:68077 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 186: Override the previous node 'IPIN:68089 side: (RIGHT,) (6,7)' by previous node 'IPIN:68085 side: (RIGHT,) (6,7)' for node 'SINK:68008 (6,7)' with in routing context annotation!
Warning 187: Override the previous node 'IPIN:68085 side: (RIGHT,) (6,7)' by previous node 'IPIN:68093 side: (RIGHT,) (6,7)' for node 'SINK:68008 (6,7)' with in routing context annotation!
Warning 188: Override the previous node 'IPIN:68077 side: (TOP,) (6,7)' by previous node 'IPIN:68078 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 189: Override the previous node 'IPIN:68064 side: (TOP,) (6,7)' by previous node 'IPIN:68057 side: (TOP,) (6,7)' for node 'SINK:68006 (6,7)' with in routing context annotation!
Warning 190: Override the previous node 'IPIN:68078 side: (TOP,) (6,7)' by previous node 'IPIN:68075 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 191: Override the previous node 'IPIN:68093 side: (RIGHT,) (6,7)' by previous node 'IPIN:68086 side: (RIGHT,) (6,7)' for node 'SINK:68008 (6,7)' with in routing context annotation!
Warning 192: Override the previous node 'IPIN:68101 side: (RIGHT,) (6,7)' by previous node 'IPIN:68097 side: (RIGHT,) (6,7)' for node 'SINK:68009 (6,7)' with in routing context annotation!
Warning 193: Override the previous node 'IPIN:68057 side: (TOP,) (6,7)' by previous node 'IPIN:68066 side: (TOP,) (6,7)' for node 'SINK:68006 (6,7)' with in routing context annotation!
Warning 194: Override the previous node 'IPIN:68066 side: (TOP,) (6,7)' by previous node 'IPIN:68067 side: (TOP,) (6,7)' for node 'SINK:68006 (6,7)' with in routing context annotation!
Warning 195: Override the previous node 'IPIN:68067 side: (TOP,) (6,7)' by previous node 'IPIN:68062 side: (TOP,) (6,7)' for node 'SINK:68006 (6,7)' with in routing context annotation!
Warning 196: Override the previous node 'IPIN:68062 side: (TOP,) (6,7)' by previous node 'IPIN:68065 side: (TOP,) (6,7)' for node 'SINK:68006 (6,7)' with in routing context annotation!
Warning 197: Override the previous node 'IPIN:68065 side: (TOP,) (6,7)' by previous node 'IPIN:68063 side: (TOP,) (6,7)' for node 'SINK:68006 (6,7)' with in routing context annotation!
Warning 198: Override the previous node 'IPIN:68063 side: (TOP,) (6,7)' by previous node 'IPIN:68068 side: (TOP,) (6,7)' for node 'SINK:68006 (6,7)' with in routing context annotation!
Warning 199: Override the previous node 'IPIN:68068 side: (TOP,) (6,7)' by previous node 'IPIN:68061 side: (TOP,) (6,7)' for node 'SINK:68006 (6,7)' with in routing context annotation!
Warning 200: Override the previous node 'IPIN:68075 side: (TOP,) (6,7)' by previous node 'IPIN:68069 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 201: Override the previous node 'IPIN:68069 side: (TOP,) (6,7)' by previous node 'IPIN:68074 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 202: Override the previous node 'IPIN:68074 side: (TOP,) (6,7)' by previous node 'IPIN:68079 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 203: Override the previous node 'IPIN:68079 side: (TOP,) (6,7)' by previous node 'IPIN:68070 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 204: Override the previous node 'IPIN:68070 side: (TOP,) (6,7)' by previous node 'IPIN:68071 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 205: Override the previous node 'IPIN:68071 side: (TOP,) (6,7)' by previous node 'IPIN:68073 side: (TOP,) (6,7)' for node 'SINK:68007 (6,7)' with in routing context annotation!
Warning 206: Override the previous node 'IPIN:68086 side: (RIGHT,) (6,7)' by previous node 'IPIN:68091 side: (RIGHT,) (6,7)' for node 'SINK:68008 (6,7)' with in routing context annotation!
Warning 207: Override the previous node 'IPIN:68097 side: (RIGHT,) (6,7)' by previous node 'IPIN:68098 side: (RIGHT,) (6,7)' for node 'SINK:68009 (6,7)' with in routing context annotation!
Warning 208: Override the previous node 'IPIN:68098 side: (RIGHT,) (6,7)' by previous node 'IPIN:68105 side: (RIGHT,) (6,7)' for node 'SINK:68009 (6,7)' with in routing context annotation!
Warning 209: Override the previous node 'IPIN:68105 side: (RIGHT,) (6,7)' by previous node 'IPIN:68099 side: (RIGHT,) (6,7)' for node 'SINK:68009 (6,7)' with in routing context annotation!
Warning 210: Override the previous node 'IPIN:68099 side: (RIGHT,) (6,7)' by previous node 'IPIN:68103 side: (RIGHT,) (6,7)' for node 'SINK:68009 (6,7)' with in routing context annotation!
Warning 211: Override the previous node 'IPIN:67908 side: (TOP,) (5,7)' by previous node 'IPIN:67910 side: (TOP,) (5,7)' for node 'SINK:67855 (5,7)' with in routing context annotation!
Done with 374 nodes mapping
Built 231966 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[1%] Backannotated GSB[0][0][2%] Backannotated GSB[0][1][3%] Backannotated GSB[0][2][4%] Backannotated GSB[0][3][5%] Backannotated GSB[0][4][6%] Backannotated GSB[0][5][7%] Backannotated GSB[0][6][8%] Backannotated GSB[0][7][9%] Backannotated GSB[0][8][10%] Backannotated GSB[1][0][11%] Backannotated GSB[1][1][12%] Backannotated GSB[1][2][13%] Backannotated GSB[1][3][14%] Backannotated GSB[1][4][15%] Backannotated GSB[1][5][16%] Backannotated GSB[1][6][17%] Backannotated GSB[1][7][18%] Backannotated GSB[1][8][19%] Backannotated GSB[2][0][20%] Backannotated GSB[2][1][21%] Backannotated GSB[2][2][22%] Backannotated GSB[2][3][23%] Backannotated GSB[2][4][24%] Backannotated GSB[2][5][25%] Backannotated GSB[2][6][26%] Backannotated GSB[2][7][27%] Backannotated GSB[2][8][28%] Backannotated GSB[3][0][29%] Backannotated GSB[3][1][30%] Backannotated GSB[3][2][31%] Backannotated GSB[3][3][32%] Backannotated GSB[3][4][33%] Backannotated GSB[3][5][34%] Backannotated GSB[3][6][35%] Backannotated GSB[3][7][36%] Backannotated GSB[3][8][37%] Backannotated GSB[4][0][38%] Backannotated GSB[4][1][39%] Backannotated GSB[4][2][40%] Backannotated GSB[4][3][41%] Backannotated GSB[4][4][42%] Backannotated GSB[4][5][43%] Backannotated GSB[4][6][44%] Backannotated GSB[4][7][45%] Backannotated GSB[4][8][46%] Backannotated GSB[5][0][47%] Backannotated GSB[5][1][48%] Backannotated GSB[5][2][49%] Backannotated GSB[5][3][50%] Backannotated GSB[5][4][51%] Backannotated GSB[5][5][52%] Backannotated GSB[5][6][53%] Backannotated GSB[5][7][54%] Backannotated GSB[5][8][55%] Backannotated GSB[6][0][56%] Backannotated GSB[6][1][57%] Backannotated GSB[6][2][58%] Backannotated GSB[6][3][59%] Backannotated GSB[6][4][60%] Backannotated GSB[6][5][61%] Backannotated GSB[6][6][62%] Backannotated GSB[6][7][63%] Backannotated GSB[6][8][64%] Backannotated GSB[7][0][65%] Backannotated GSB[7][1][66%] Backannotated GSB[7][2][67%] Backannotated GSB[7][3][68%] Backannotated GSB[7][4][69%] Backannotated GSB[7][5][70%] Backannotated GSB[7][6][71%] Backannotated GSB[7][7][72%] Backannotated GSB[7][8][73%] Backannotated GSB[8][0][74%] Backannotated GSB[8][1][75%] Backannotated GSB[8][2][76%] Backannotated GSB[8][3][77%] Backannotated GSB[8][4][78%] Backannotated GSB[8][5][79%] Backannotated GSB[8][6][80%] Backannotated GSB[8][7][81%] Backannotated GSB[8][8][82%] Backannotated GSB[9][0][83%] Backannotated GSB[9][1][84%] Backannotated GSB[9][2][85%] Backannotated GSB[9][3][86%] Backannotated GSB[9][4][87%] Backannotated GSB[9][5][88%] Backannotated GSB[9][6][89%] Backannotated GSB[9][7][90%] Backannotated GSB[9][8][91%] Backannotated GSB[10][0][92%] Backannotated GSB[10][1][93%] Backannotated GSB[10][2][94%] Backannotated GSB[10][3][95%] Backannotated GSB[10][4][96%] Backannotated GSB[10][5][97%] Backannotated GSB[10][6][98%] Backannotated GSB[10][7][100%] Backannotated GSB[10][8]Backannotated 99 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.01 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[1%] Sorted incoming edges for each routing track output node of GSB[0][0][2%] Sorted incoming edges for each routing track output node of GSB[0][1][3%] Sorted incoming edges for each routing track output node of GSB[0][2][4%] Sorted incoming edges for each routing track output node of GSB[0][3][5%] Sorted incoming edges for each routing track output node of GSB[0][4][6%] Sorted incoming edges for each routing track output node of GSB[0][5][7%] Sorted incoming edges for each routing track output node of GSB[0][6][8%] Sorted incoming edges for each routing track output node of GSB[0][7][9%] Sorted incoming edges for each routing track output node of GSB[0][8][10%] Sorted incoming edges for each routing track output node of GSB[1][0][11%] Sorted incoming edges for each routing track output node of GSB[1][1][12%] Sorted incoming edges for each routing track output node of GSB[1][2][13%] Sorted incoming edges for each routing track output node of GSB[1][3][14%] Sorted incoming edges for each routing track output node of GSB[1][4][15%] Sorted incoming edges for each routing track output node of GSB[1][5][16%] Sorted incoming edges for each routing track output node of GSB[1][6][17%] Sorted incoming edges for each routing track output node of GSB[1][7][18%] Sorted incoming edges for each routing track output node of GSB[1][8][19%] Sorted incoming edges for each routing track output node of GSB[2][0][20%] Sorted incoming edges for each routing track output node of GSB[2][1][21%] Sorted incoming edges for each routing track output node of GSB[2][2][22%] Sorted incoming edges for each routing track output node of GSB[2][3][23%] Sorted incoming edges for each routing track output node of GSB[2][4][24%] Sorted incoming edges for each routing track output node of GSB[2][5][25%] Sorted incoming edges for each routing track output node of GSB[2][6][26%] Sorted incoming edges for each routing track output node of GSB[2][7][27%] Sorted incoming edges for each routing track output node of GSB[2][8][28%] Sorted incoming edges for each routing track output node of GSB[3][0][29%] Sorted incoming edges for each routing track output node of GSB[3][1][30%] Sorted incoming edges for each routing track output node of GSB[3][2][31%] Sorted incoming edges for each routing track output node of GSB[3][3][32%] Sorted incoming edges for each routing track output node of GSB[3][4][33%] Sorted incoming edges for each routing track output node of GSB[3][5][34%] Sorted incoming edges for each routing track output node of GSB[3][6][35%] Sorted incoming edges for each routing track output node of GSB[3][7][36%] Sorted incoming edges for each routing track output node of GSB[3][8][37%] Sorted incoming edges for each routing track output node of GSB[4][0][38%] Sorted incoming edges for each routing track output node of GSB[4][1][39%] Sorted incoming edges for each routing track output node of GSB[4][2][40%] Sorted incoming edges for each routing track output node of GSB[4][3][41%] Sorted incoming edges for each routing track output node of GSB[4][4][42%] Sorted incoming edges for each routing track output node of GSB[4][5][43%] Sorted incoming edges for each routing track output node of GSB[4][6][44%] Sorted incoming edges for each routing track output node of GSB[4][7][45%] Sorted incoming edges for each routing track output node of GSB[4][8][46%] Sorted incoming edges for each routing track output node of GSB[5][0][47%] Sorted incoming edges for each routing track output node of GSB[5][1][48%] Sorted incoming edges for each routing track output node of GSB[5][2][49%] Sorted incoming edges for each routing track output node of GSB[5][3][50%] Sorted incoming edges for each routing track output node of GSB[5][4][51%] Sorted incoming edges for each routing track output node of GSB[5][5][52%] Sorted incoming edges for each routing track output node of GSB[5][6][53%] Sorted incoming edges for each routing track output node of GSB[5][7][54%] Sorted incoming edges for each routing track output node of GSB[5][8][55%] Sorted incoming edges for each routing track output node of GSB[6][0][56%] Sorted incoming edges for each routing track output node of GSB[6][1][57%] Sorted incoming edges for each routing track output node of GSB[6][2][58%] Sorted incoming edges for each routing track output node of GSB[6][3][59%] Sorted incoming edges for each routing track output node of GSB[6][4][60%] Sorted incoming edges for each routing track output node of GSB[6][5][61%] Sorted incoming edges for each routing track output node of GSB[6][6][62%] Sorted incoming edges for each routing track output node of GSB[6][7][63%] Sorted incoming edges for each routing track output node of GSB[6][8][64%] Sorted incoming edges for each routing track output node of GSB[7][0][65%] Sorted incoming edges for each routing track output node of GSB[7][1][66%] Sorted incoming edges for each routing track output node of GSB[7][2][67%] Sorted incoming edges for each routing track output node of GSB[7][3][68%] Sorted incoming edges for each routing track output node of GSB[7][4][69%] Sorted incoming edges for each routing track output node of GSB[7][5][70%] Sorted incoming edges for each routing track output node of GSB[7][6][71%] Sorted incoming edges for each routing track output node of GSB[7][7][72%] Sorted incoming edges for each routing track output node of GSB[7][8][73%] Sorted incoming edges for each routing track output node of GSB[8][0][74%] Sorted incoming edges for each routing track output node of GSB[8][1][75%] Sorted incoming edges for each routing track output node of GSB[8][2][76%] Sorted incoming edges for each routing track output node of GSB[8][3][77%] Sorted incoming edges for each routing track output node of GSB[8][4][78%] Sorted incoming edges for each routing track output node of GSB[8][5][79%] Sorted incoming edges for each routing track output node of GSB[8][6][80%] Sorted incoming edges for each routing track output node of GSB[8][7][81%] Sorted incoming edges for each routing track output node of GSB[8][8][82%] Sorted incoming edges for each routing track output node of GSB[9][0][83%] Sorted incoming edges for each routing track output node of GSB[9][1][84%] Sorted incoming edges for each routing track output node of GSB[9][2][85%] Sorted incoming edges for each routing track output node of GSB[9][3][86%] Sorted incoming edges for each routing track output node of GSB[9][4][87%] Sorted incoming edges for each routing track output node of GSB[9][5][88%] Sorted incoming edges for each routing track output node of GSB[9][6][89%] Sorted incoming edges for each routing track output node of GSB[9][7][90%] Sorted incoming edges for each routing track output node of GSB[9][8][91%] Sorted incoming edges for each routing track output node of GSB[10][0][92%] Sorted incoming edges for each routing track output node of GSB[10][1][93%] Sorted incoming edges for each routing track output node of GSB[10][2][94%] Sorted incoming edges for each routing track output node of GSB[10][3][95%] Sorted incoming edges for each routing track output node of GSB[10][4][96%] Sorted incoming edges for each routing track output node of GSB[10][5][97%] Sorted incoming edges for each routing track output node of GSB[10][6][98%] Sorted incoming edges for each routing track output node of GSB[10][7][100%] Sorted incoming edges for each routing track output node of GSB[10][8]Sorted incoming edges for each routing track output node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.31 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[1%] Sorted incoming edges for each input pin node of GSB[0][0][2%] Sorted incoming edges for each input pin node of GSB[0][1][3%] Sorted incoming edges for each input pin node of GSB[0][2][4%] Sorted incoming edges for each input pin node of GSB[0][3][5%] Sorted incoming edges for each input pin node of GSB[0][4][6%] Sorted incoming edges for each input pin node of GSB[0][5][7%] Sorted incoming edges for each input pin node of GSB[0][6][8%] Sorted incoming edges for each input pin node of GSB[0][7][9%] Sorted incoming edges for each input pin node of GSB[0][8][10%] Sorted incoming edges for each input pin node of GSB[1][0][11%] Sorted incoming edges for each input pin node of GSB[1][1][12%] Sorted incoming edges for each input pin node of GSB[1][2][13%] Sorted incoming edges for each input pin node of GSB[1][3][14%] Sorted incoming edges for each input pin node of GSB[1][4][15%] Sorted incoming edges for each input pin node of GSB[1][5][16%] Sorted incoming edges for each input pin node of GSB[1][6][17%] Sorted incoming edges for each input pin node of GSB[1][7][18%] Sorted incoming edges for each input pin node of GSB[1][8][19%] Sorted incoming edges for each input pin node of GSB[2][0][20%] Sorted incoming edges for each input pin node of GSB[2][1][21%] Sorted incoming edges for each input pin node of GSB[2][2][22%] Sorted incoming edges for each input pin node of GSB[2][3][23%] Sorted incoming edges for each input pin node of GSB[2][4][24%] Sorted incoming edges for each input pin node of GSB[2][5][25%] Sorted incoming edges for each input pin node of GSB[2][6][26%] Sorted incoming edges for each input pin node of GSB[2][7][27%] Sorted incoming edges for each input pin node of GSB[2][8][28%] Sorted incoming edges for each input pin node of GSB[3][0][29%] Sorted incoming edges for each input pin node of GSB[3][1][30%] Sorted incoming edges for each input pin node of GSB[3][2][31%] Sorted incoming edges for each input pin node of GSB[3][3][32%] Sorted incoming edges for each input pin node of GSB[3][4][33%] Sorted incoming edges for each input pin node of GSB[3][5][34%] Sorted incoming edges for each input pin node of GSB[3][6][35%] Sorted incoming edges for each input pin node of GSB[3][7][36%] Sorted incoming edges for each input pin node of GSB[3][8][37%] Sorted incoming edges for each input pin node of GSB[4][0][38%] Sorted incoming edges for each input pin node of GSB[4][1][39%] Sorted incoming edges for each input pin node of GSB[4][2][40%] Sorted incoming edges for each input pin node of GSB[4][3][41%] Sorted incoming edges for each input pin node of GSB[4][4][42%] Sorted incoming edges for each input pin node of GSB[4][5][43%] Sorted incoming edges for each input pin node of GSB[4][6][44%] Sorted incoming edges for each input pin node of GSB[4][7][45%] Sorted incoming edges for each input pin node of GSB[4][8][46%] Sorted incoming edges for each input pin node of GSB[5][0][47%] Sorted incoming edges for each input pin node of GSB[5][1][48%] Sorted incoming edges for each input pin node of GSB[5][2][49%] Sorted incoming edges for each input pin node of GSB[5][3][50%] Sorted incoming edges for each input pin node of GSB[5][4][51%] Sorted incoming edges for each input pin node of GSB[5][5][52%] Sorted incoming edges for each input pin node of GSB[5][6][53%] Sorted incoming edges for each input pin node of GSB[5][7][54%] Sorted incoming edges for each input pin node of GSB[5][8][55%] Sorted incoming edges for each input pin node of GSB[6][0][56%] Sorted incoming edges for each input pin node of GSB[6][1][57%] Sorted incoming edges for each input pin node of GSB[6][2][58%] Sorted incoming edges for each input pin node of GSB[6][3][59%] Sorted incoming edges for each input pin node of GSB[6][4][60%] Sorted incoming edges for each input pin node of GSB[6][5][61%] Sorted incoming edges for each input pin node of GSB[6][6][62%] Sorted incoming edges for each input pin node of GSB[6][7][63%] Sorted incoming edges for each input pin node of GSB[6][8][64%] Sorted incoming edges for each input pin node of GSB[7][0][65%] Sorted incoming edges for each input pin node of GSB[7][1][66%] Sorted incoming edges for each input pin node of GSB[7][2][67%] Sorted incoming edges for each input pin node of GSB[7][3][68%] Sorted incoming edges for each input pin node of GSB[7][4][69%] Sorted incoming edges for each input pin node of GSB[7][5][70%] Sorted incoming edges for each input pin node of GSB[7][6][71%] Sorted incoming edges for each input pin node of GSB[7][7][72%] Sorted incoming edges for each input pin node of GSB[7][8][73%] Sorted incoming edges for each input pin node of GSB[8][0][74%] Sorted incoming edges for each input pin node of GSB[8][1][75%] Sorted incoming edges for each input pin node of GSB[8][2][76%] Sorted incoming edges for each input pin node of GSB[8][3][77%] Sorted incoming edges for each input pin node of GSB[8][4][78%] Sorted incoming edges for each input pin node of GSB[8][5][79%] Sorted incoming edges for each input pin node of GSB[8][6][80%] Sorted incoming edges for each input pin node of GSB[8][7][81%] Sorted incoming edges for each input pin node of GSB[8][8][82%] Sorted incoming edges for each input pin node of GSB[9][0][83%] Sorted incoming edges for each input pin node of GSB[9][1][84%] Sorted incoming edges for each input pin node of GSB[9][2][85%] Sorted incoming edges for each input pin node of GSB[9][3][86%] Sorted incoming edges for each input pin node of GSB[9][4][87%] Sorted incoming edges for each input pin node of GSB[9][5][88%] Sorted incoming edges for each input pin node of GSB[9][6][89%] Sorted incoming edges for each input pin node of GSB[9][7][90%] Sorted incoming edges for each input pin node of GSB[9][8][91%] Sorted incoming edges for each input pin node of GSB[10][0][92%] Sorted incoming edges for each input pin node of GSB[10][1][93%] Sorted incoming edges for each input pin node of GSB[10][2][94%] Sorted incoming edges for each input pin node of GSB[10][3][95%] Sorted incoming edges for each input pin node of GSB[10][4][96%] Sorted incoming edges for each input pin node of GSB[10][5][97%] Sorted incoming edges for each input pin node of GSB[10][6][98%] Sorted incoming edges for each input pin node of GSB[10][7][100%] Sorted incoming edges for each input pin node of GSB[10][8]Sorted incoming edges for each input pin node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.16 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 30 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.66 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --frame_view --compress_routing --duplicate_grid_pin

Confirm selected options when call command 'build_fabric':
--frame_view: on
--compress_routing: on
--duplicate_grid_pin: on
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 99 (compression rate=560.00%)
Identify unique General Switch Blocks (GSBs) took 1.92 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 60.2 MiB, delta_rss +0.7 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.19 seconds (max_rss 76.4 MiB, delta_rss +16.2 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.12 seconds (max_rss 88.3 MiB, delta_rss +11.9 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 94.2 MiB, delta_rss +5.9 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 95.5 MiB, delta_rss +1.3 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 95.7 MiB, delta_rss +0.3 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 96.3 MiB, delta_rss +0.5 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 100.9 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.73 seconds (max_rss 100.9 MiB, delta_rss +12.6 MiB)
Build fabric module graph took 1.05 seconds (max_rss 100.9 MiB, delta_rss +41.4 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 101.4 MiB, delta_rss +0.5 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 101.4 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2023_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 101.6 MiB, delta_rss +0.2 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 102.9 MiB, delta_rss +1.3 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$1686$abc$630$li12_li12'...Done
Repack clustered block '$abc$1686$new_new_n64__'...Done
Repack clustered block '$abc$1686$new_new_n65__'...Done
Repack clustered block 'out:loopback_error'...Done
Repack clustered block 'out:out[0]'...Done
Repack clustered block 'out:out[1]'...Done
Repack clustered block 'out:out[2]'...Done
Repack clustered block 'out:out[3]'...Done
Repack clustered block 'out:out[4]'...Done
Repack clustered block 'out:out[5]'...Done
Repack clustered block 'out:out[6]'...Done
Repack clustered block 'out:out[7]'...Done
Repack clustered block 'out:out[8]'...Done
Repack clustered block 'out:out[9]'...Done
Repack clustered block 'out:out[10]'...Done
Repack clustered block 'out:out[11]'...Done
Repack clustered block 'out:out[12]'...Done
Repack clustered block 'out:out[13]'...Done
Repack clustered block 'out:out[14]'...Done
Repack clustered block 'out:out[15]'...Done
Repack clustered block 'clock0'...Done
Repack clustered block 'reset'...Done
Repack clustered block 'lr'...Done
Repack clustered block 'loopback_en'...Done
Repack clustered block 'counter_in[0]'...Done
Repack clustered block 'counter_in[1]'...Done
Repack clustered block 'counter_in[2]'...Done
Repack clustered block 'counter_in[3]'...Done
Repack clustered block 'counter_in[4]'...Done
Repack clustered block 'counter_in[5]'...Done
Repack clustered block 'counter_in[6]'...Done
Repack clustered block 'counter_in[7]'...Done
Repack clustered block 'counter_in[8]'...Done
Repack clustered block 'counter_in[9]'...Done
Repack clustered block 'counter_in[10]'...Done
Repack clustered block 'counter_in[11]'...Done
Repack clustered block 'counter_in[12]'...Done
Repack clustered block 'counter_in[13]'...Done
Repack clustered block 'counter_in[14]'...Done
Repack clustered block 'counter_in[15]'...Done
Repack clustered blocks to physical implementation of logical tile took 0.01 seconds (max_rss 102.9 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 102.9 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 102.9 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'ring_counter'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'ring_counter'
 took 0.43 seconds (max_rss 114.7 MiB, delta_rss +11.9 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.10 seconds (max_rss 129.9 MiB, delta_rss +15.2 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 212: Directory path is empty and nothing will be created.
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 213: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.02 seconds (max_rss 130.0 MiB, delta_rss +0.1 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 214: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 130.0 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 5.06 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 0.000345846 sec
Full Max Req/Worst Slack updates 1 in 2.8368e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000279136 sec
INFO: BIT: Design ring_counter bitstream is generated
