#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec  1 15:37:15 2022
# Process ID: 8312
# Current directory: c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex
# Command line: vivado.exe -notrace -source c:/DSD/Labos_2022/DSD-project/code/DSD_audio/DSD_audio.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0_ex.tcl
# Log file: c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/vivado.log
# Journal file: c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/DSD/Labos_2022/DSD-project/code/DSD_audio/DSD_audio.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 874.465 ; gain = 231.762
INFO: [open_example_project] Setting board_part_repo_paths...
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'i2s_transmitter_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'i2s_transmitter_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'i2s_transmitter_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'i2s_transmitter_1'...
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/atg_data.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_data.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/atg_addr.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_addr.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/atg_mask.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_mask.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/atg_ctrl.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_ctrl.coe'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_traffic_gen_0'...
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/atg_data1.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_data1.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/atg_addr1.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_addr1.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/atg_mask1.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_mask1.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/imports/atg_ctrl1.coe' provided. It will be converted relative to IP Instance files '../../../../imports/atg_ctrl1.coe'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_traffic_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_traffic_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_traffic_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_traffic_gen_1'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_transmitter_1/xsim/i2s_transmitter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_transmitter_1/modelsim/i2s_transmitter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_transmitter_1/questa/i2s_transmitter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_transmitter_1/ies/i2s_transmitter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_transmitter_1/vcs/i2s_transmitter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_transmitter_1/riviera/i2s_transmitter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_transmitter_1/activehdl/i2s_transmitter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_transmitter_1/xcelium/i2s_transmitter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_data.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xsim/axi_traffic_gen_0_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_data.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/modelsim/axi_traffic_gen_0_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_data.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/questa/axi_traffic_gen_0_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/atg_data.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/ies/axi_traffic_gen_0_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_data.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/vcs/axi_traffic_gen_0_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_data.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/atg_ctrl.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/riviera/axi_traffic_gen_0_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/axi_traffic_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/atg_data.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/atg_addr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/atg_mask.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/activehdl/atg_ctrl.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_0/xcelium/axi_traffic_gen_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_receiver_0/xsim/i2s_receiver_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_receiver_0/modelsim/i2s_receiver_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_receiver_0/questa/i2s_receiver_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_receiver_0/ies/i2s_receiver_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_receiver_0/vcs/i2s_receiver_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_receiver_0/riviera/i2s_receiver_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_receiver_0/activehdl/i2s_receiver_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/i2s_receiver_0/xcelium/i2s_receiver_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/atg_data1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/atg_addr1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/atg_mask1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/atg_ctrl1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/atg_data1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/atg_addr1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/atg_mask1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/atg_ctrl1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/atg_data1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/atg_addr1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/atg_mask1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/atg_ctrl1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/atg_data1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/atg_addr1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/atg_mask1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/atg_ctrl1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/ies/axi_traffic_gen_1_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/atg_data1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/atg_addr1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/atg_mask1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/atg_ctrl1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/atg_data1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/atg_addr1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/atg_mask1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/atg_ctrl1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/default_prm.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/default_adr.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/default_mst.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1_addr.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1_data.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1_ctrl.mem'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1_mask.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/activehdl/axi_traffic_gen_1.sh'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/activehdl/atg_data1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/activehdl/atg_addr1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/activehdl/atg_mask1.coe'
INFO: [SIM-utils-43] Exported 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/activehdl/atg_ctrl1.coe'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xcelium/axi_traffic_gen_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/clk_wiz_0/ies/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/clk_wiz_0/activehdl/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xcelium/clk_wiz_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1018.527 ; gain = 14.617
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 7
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci' is already up-to-date
[Thu Dec  1 15:41:36 2022] Launched clk_wiz_0_synth_1, i2s_transmitter_1_synth_1, axi_traffic_gen_1_synth_1, axi_traffic_gen_0_synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/clk_wiz_0_synth_1/runme.log
i2s_transmitter_1_synth_1: c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/i2s_transmitter_1_synth_1/runme.log
axi_traffic_gen_1_synth_1: c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/axi_traffic_gen_1_synth_1/runme.log
axi_traffic_gen_0_synth_1: c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/axi_traffic_gen_0_synth_1/runme.log
[Thu Dec  1 15:41:36 2022] Launched synth_1...
Run output will be captured here: c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_1/axi_traffic_gen_1.dcp' for cell 'ATG1'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0.dcp' for cell 'ATG2'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK_GEN_INST1'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.dcp' for cell 'i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/i2s_transmitter_1/i2s_transmitter_1.dcp' for cell 'i2s_transmitter_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1300.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK_GEN_INST1/inst'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK_GEN_INST1/inst'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK_GEN_INST1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.320 ; gain = 573.051
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK_GEN_INST1/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_SCLKDIV_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_SCLKDIV_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/xpm_cdc_single_inst' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_JUSTIFY_MCLK_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/xpm_cdc_single_inst' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESBSYNCERR_INST/xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESBSYNCERR_INST/xpm_cdc_single_inst' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESBSYNCERR_INST/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESBSYNCERR_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCLRCHSTS_INST/xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCLRCHSTS_INST/xpm_cdc_single_inst' of design 'synth_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCLRCHSTS_INST/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCLRCHSTS_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1986.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 232 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 232 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1986.320 ; gain = 852.012
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 15:44:39 2022...
