.. 
   Input file: docs/IP_REFERENCES/FC_MPU_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +-------------------------------------------+------+-----+-----------------------------------------------+
    |                   Name                    |Offset|Width|                  Description                  |
    +===========================================+======+=====+===============================================+
    |:ref:`MPU_ENABLE<fc_mpu__MPU_ENABLE>`      |0x0   |   32|MPU enable configuration register              |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`FC_TCDM_RULE0<fc_mpu__FC_TCDM_RULE0>`|0x40  |   32|FC address filter rule 0                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`FC_TCDM_RULE1<fc_mpu__FC_TCDM_RULE1>`|0x44  |   32|FC address filter rule 1                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`FC_TCDM_RULE2<fc_mpu__FC_TCDM_RULE2>`|0x48  |   32|FC address filter rule 2                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`FC_TCDM_RULE3<fc_mpu__FC_TCDM_RULE3>`|0x4C  |   32|FC address filter rule 3                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`FC_TCDM_RULE4<fc_mpu__FC_TCDM_RULE4>`|0x50  |   32|FC address filter rule 4                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`FC_TCDM_RULE5<fc_mpu__FC_TCDM_RULE5>`|0x54  |   32|FC address filter rule 5                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`FC_TCDM_RULE6<fc_mpu__FC_TCDM_RULE6>`|0x58  |   32|FC address filter rule 6                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`FC_TCDM_RULE7<fc_mpu__FC_TCDM_RULE7>`|0x5C  |   32|FC address filter rule 7                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`L2_RULE0<fc_mpu__L2_RULE0>`          |0x80  |   32|L2 address filter rule 0                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`L2_RULE1<fc_mpu__L2_RULE1>`          |0x84  |   32|L2 address filter rule 1                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`L2_RULE2<fc_mpu__L2_RULE2>`          |0x88  |   32|L2 address filter rule 2                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`L2_RULE3<fc_mpu__L2_RULE3>`          |0x8C  |   32|L2 address filter rule 3                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`L2_RULE4<fc_mpu__L2_RULE4>`          |0x90  |   32|L2 address filter rule 4                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`L2_RULE5<fc_mpu__L2_RULE5>`          |0x94  |   32|L2 address filter rule 5                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`L2_RULE6<fc_mpu__L2_RULE6>`          |0x98  |   32|L2 address filter rule 6                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`L2_RULE7<fc_mpu__L2_RULE7>`          |0x9C  |   32|L2 address filter rule 7                       |
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`APB_RULE0<fc_mpu__APB_RULE0>`        |0xC0  |   32|External peripheral (APB) address filter rule 0|
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`APB_RULE1<fc_mpu__APB_RULE1>`        |0xC4  |   32|External peripheral (APB) address filter rule 1|
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`APB_RULE2<fc_mpu__APB_RULE2>`        |0xC8  |   32|External peripheral (APB) address filter rule 2|
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`APB_RULE3<fc_mpu__APB_RULE3>`        |0xCC  |   32|External peripheral (APB) address filter rule 3|
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`APB_RULE4<fc_mpu__APB_RULE4>`        |0xD0  |   32|External peripheral (APB) address filter rule 4|
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`APB_RULE5<fc_mpu__APB_RULE5>`        |0xD4  |   32|External peripheral (APB) address filter rule 5|
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`APB_RULE6<fc_mpu__APB_RULE6>`        |0xD8  |   32|External peripheral (APB) address filter rule 6|
    +-------------------------------------------+------+-----+-----------------------------------------------+
    |:ref:`APB_RULE7<fc_mpu__APB_RULE7>`        |0xDC  |   32|External peripheral (APB) address filter rule 7|
    +-------------------------------------------+------+-----+-----------------------------------------------+

.. _fc_mpu__MPU_ENABLE:

MPU_ENABLE
""""""""""

MPU enable configuration register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------+-----+----------------------------------------------------+
    |Bit #|R/W| Name |Reset|                    Description                     |
    +=====+===+======+=====+====================================================+
    |    0|R/W|ENABLE|0x0  |MPU enable status: b0: MPU disabled, b1: MPU enabled|
    +-----+---+------+-----+----------------------------------------------------+

.. _fc_mpu__FC_TCDM_RULE0:

FC_TCDM_RULE0
"""""""""""""

FC address filter rule 0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                                                                                            Description                                                                                                                                                            |
    +=====+===+====+=====+===================================================================================================================================================================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area (MSB indicates aliased memory area, LSB indicates L1 memory or peripheral memory): b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: L1 memory aliased (0x10000000); b11: Peripheral memory aliased (0x10200000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                                                                                                                                                            |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state: b0: Rule disabled; b1: Rule enabled                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__FC_TCDM_RULE1:

FC_TCDM_RULE1
"""""""""""""

FC address filter rule 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                                                                                            Description                                                                                                                                                            |
    +=====+===+====+=====+===================================================================================================================================================================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area (MSB indicates aliased memory area, LSB indicates L1 memory or peripheral memory): b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: L1 memory aliased (0x10000000); b11: Peripheral memory aliased (0x10200000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                                                                                                                                                            |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state: b0: Rule disabled; b1: Rule enabled                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__FC_TCDM_RULE2:

FC_TCDM_RULE2
"""""""""""""

FC address filter rule 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                                                                                            Description                                                                                                                                                            |
    +=====+===+====+=====+===================================================================================================================================================================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area (MSB indicates aliased memory area, LSB indicates L1 memory or peripheral memory): b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: L1 memory aliased (0x10000000); b11: Peripheral memory aliased (0x10200000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                                                                                                                                                            |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state: b0: Rule disabled; b1: Rule enabled                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__FC_TCDM_RULE3:

FC_TCDM_RULE3
"""""""""""""

FC address filter rule 3

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                                                                                            Description                                                                                                                                                            |
    +=====+===+====+=====+===================================================================================================================================================================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area (MSB indicates aliased memory area, LSB indicates L1 memory or peripheral memory): b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: L1 memory aliased (0x10000000); b11: Peripheral memory aliased (0x10200000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                                                                                                                                                            |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state: b0: Rule disabled; b1: Rule enabled                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__FC_TCDM_RULE4:

FC_TCDM_RULE4
"""""""""""""

FC address filter rule 4

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                                                                                            Description                                                                                                                                                            |
    +=====+===+====+=====+===================================================================================================================================================================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area (MSB indicates aliased memory area, LSB indicates L1 memory or peripheral memory): b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: L1 memory aliased (0x10000000); b11: Peripheral memory aliased (0x10200000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                                                                                                                                                            |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state: b0: Rule disabled; b1: Rule enabled                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__FC_TCDM_RULE5:

FC_TCDM_RULE5
"""""""""""""

FC address filter rule 5

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                                                                                            Description                                                                                                                                                            |
    +=====+===+====+=====+===================================================================================================================================================================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area (MSB indicates aliased memory area, LSB indicates L1 memory or peripheral memory): b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: L1 memory aliased (0x10000000); b11: Peripheral memory aliased (0x10200000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                                                                                                                                                            |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state: b0: Rule disabled; b1: Rule enabled                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__FC_TCDM_RULE6:

FC_TCDM_RULE6
"""""""""""""

FC address filter rule 6

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                                                                                            Description                                                                                                                                                            |
    +=====+===+====+=====+===================================================================================================================================================================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area (MSB indicates aliased memory area, LSB indicates L1 memory or peripheral memory): b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: L1 memory aliased (0x10000000); b11: Peripheral memory aliased (0x10200000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                                                                                                                                                            |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state: b0: Rule disabled; b1: Rule enabled                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__FC_TCDM_RULE7:

FC_TCDM_RULE7
"""""""""""""

FC address filter rule 7

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                                                                                            Description                                                                                                                                                            |
    +=====+===+====+=====+===================================================================================================================================================================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area (MSB indicates aliased memory area, LSB indicates L1 memory or peripheral memory): b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: L1 memory aliased (0x10000000); b11: Peripheral memory aliased (0x10200000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                                                                                                                                                            |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state: b0: Rule disabled; b1: Rule enabled                                                                                                                                                                                                                                                                                    |
    +-----+---+----+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__L2_RULE0:

L2_RULE0
""""""""

L2 address filter rule 0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------+
    |Bit #|R/W|Name|Reset|                 Description                  |
    +=====+===+====+=====+==============================================+
    |31:30|R/W|A   |0x0  |Area: unused. Always uses 0x1C000000.         |
    +-----+---+----+-----+----------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages               |
    +-----+---+----+-----+----------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                       |
    +-----+---+----+-----+----------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled|
    +-----+---+----+-----+----------------------------------------------+

.. _fc_mpu__L2_RULE1:

L2_RULE1
""""""""

L2 address filter rule 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------+
    |Bit #|R/W|Name|Reset|                 Description                  |
    +=====+===+====+=====+==============================================+
    |31:30|R/W|A   |0x0  |Area: unused. Always uses 0x1C000000.         |
    +-----+---+----+-----+----------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages               |
    +-----+---+----+-----+----------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                       |
    +-----+---+----+-----+----------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled|
    +-----+---+----+-----+----------------------------------------------+

.. _fc_mpu__L2_RULE2:

L2_RULE2
""""""""

L2 address filter rule 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------+
    |Bit #|R/W|Name|Reset|                 Description                  |
    +=====+===+====+=====+==============================================+
    |31:30|R/W|A   |0x0  |Area: unused. Always uses 0x1C000000.         |
    +-----+---+----+-----+----------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages               |
    +-----+---+----+-----+----------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                       |
    +-----+---+----+-----+----------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled|
    +-----+---+----+-----+----------------------------------------------+

.. _fc_mpu__L2_RULE3:

L2_RULE3
""""""""

L2 address filter rule 3

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------+
    |Bit #|R/W|Name|Reset|                 Description                  |
    +=====+===+====+=====+==============================================+
    |31:30|R/W|A   |0x0  |Area: unused. Always uses 0x1C000000.         |
    +-----+---+----+-----+----------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages               |
    +-----+---+----+-----+----------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                       |
    +-----+---+----+-----+----------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled|
    +-----+---+----+-----+----------------------------------------------+

.. _fc_mpu__L2_RULE4:

L2_RULE4
""""""""

L2 address filter rule 4

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------+
    |Bit #|R/W|Name|Reset|                 Description                  |
    +=====+===+====+=====+==============================================+
    |31:30|R/W|A   |0x0  |Area: unused. Always uses 0x1C000000.         |
    +-----+---+----+-----+----------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages               |
    +-----+---+----+-----+----------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                       |
    +-----+---+----+-----+----------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled|
    +-----+---+----+-----+----------------------------------------------+

.. _fc_mpu__L2_RULE5:

L2_RULE5
""""""""

L2 address filter rule 5

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------+
    |Bit #|R/W|Name|Reset|                 Description                  |
    +=====+===+====+=====+==============================================+
    |31:30|R/W|A   |0x0  |Area: unused. Always uses 0x1C000000.         |
    +-----+---+----+-----+----------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages               |
    +-----+---+----+-----+----------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                       |
    +-----+---+----+-----+----------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled|
    +-----+---+----+-----+----------------------------------------------+

.. _fc_mpu__L2_RULE6:

L2_RULE6
""""""""

L2 address filter rule 6

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------+
    |Bit #|R/W|Name|Reset|                 Description                  |
    +=====+===+====+=====+==============================================+
    |31:30|R/W|A   |0x0  |Area: unused. Always uses 0x1C000000.         |
    +-----+---+----+-----+----------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages               |
    +-----+---+----+-----+----------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                       |
    +-----+---+----+-----+----------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled|
    +-----+---+----+-----+----------------------------------------------+

.. _fc_mpu__L2_RULE7:

L2_RULE7
""""""""

L2 address filter rule 7

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+----------------------------------------------+
    |Bit #|R/W|Name|Reset|                 Description                  |
    +=====+===+====+=====+==============================================+
    |31:30|R/W|A   |0x0  |Area: unused. Always uses 0x1C000000.         |
    +-----+---+----+-----+----------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages               |
    +-----+---+----+-----+----------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                       |
    +-----+---+----+-----+----------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled|
    +-----+---+----+-----+----------------------------------------------+

.. _fc_mpu__APB_RULE0:

APB_RULE0
"""""""""

External peripheral (APB) address filter rule 0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                         Description                                                                                         |
    +=====+===+====+=====+=============================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area: b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: APB memory (0x1A100000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                              |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                      |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled                                                                                                                                               |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__APB_RULE1:

APB_RULE1
"""""""""

External peripheral (APB) address filter rule 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                         Description                                                                                         |
    +=====+===+====+=====+=============================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area: b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: APB memory (0x1A100000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                              |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                      |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled                                                                                                                                               |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__APB_RULE2:

APB_RULE2
"""""""""

External peripheral (APB) address filter rule 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                         Description                                                                                         |
    +=====+===+====+=====+=============================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area: b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: APB memory (0x1A100000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                              |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                      |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled                                                                                                                                               |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__APB_RULE3:

APB_RULE3
"""""""""

External peripheral (APB) address filter rule 3

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                         Description                                                                                         |
    +=====+===+====+=====+=============================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area: b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: APB memory (0x1A100000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                              |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                      |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled                                                                                                                                               |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__APB_RULE4:

APB_RULE4
"""""""""

External peripheral (APB) address filter rule 4

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                         Description                                                                                         |
    +=====+===+====+=====+=============================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area: b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: APB memory (0x1A100000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                              |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                      |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled                                                                                                                                               |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__APB_RULE5:

APB_RULE5
"""""""""

External peripheral (APB) address filter rule 5

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                         Description                                                                                         |
    +=====+===+====+=====+=============================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area: b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: APB memory (0x1A100000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                              |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                      |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled                                                                                                                                               |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__APB_RULE6:

APB_RULE6
"""""""""

External peripheral (APB) address filter rule 6

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                         Description                                                                                         |
    +=====+===+====+=====+=============================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area: b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: APB memory (0x1A100000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                              |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                      |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled                                                                                                                                               |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fc_mpu__APB_RULE7:

APB_RULE7
"""""""""

External peripheral (APB) address filter rule 7

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|Reset|                                                                                         Description                                                                                         |
    +=====+===+====+=====+=============================================================================================================================================================================================+
    |31:30|R/W|A   |0x0  |Area: b00: L1 memory (0x01B00000); b01: Peripheral memory (0x1B200000); b10: APB memory (0x1A100000). The unprotected area will start at the A base + 64K * base and will be 64K * size long.|
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |28:15|R/W|BASE|0x0  |Area address base in 64kB pages                                                                                                                                                              |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |13:1 |R/W|SIZE|0x0  |Area size in 64KB pages                                                                                                                                                                      |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|ST  |0x0  |Rule state b0: Rule disabled; b1: Rule enabled                                                                                                                                               |
    +-----+---+----+-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
