!!!!    6    0    1 1624853781  V81be                                         
! IPG: rev 09.20p  Mon Jun 28 12:16:22 2021
!
!***  All contents copyright 2002 Cisco Systems Inc.
!***  All rights reserved.
!***  No portion of this software may be used or reproduced in any form, or
!***  by any means, without prior written permission from Cisco Systems, Inc.
!
! Part Name:         NC7SZ125
! Alias:             NC7SV125, SN74AUC1G125
! Part Type:         VLSI
! Description:       TinyLogic UHS Buffer with 3_State Output
! Manufacturer:      Fairchild, Texas Instruments
! Package Style:     5 pin SOT23
! Created:           Sep 23, 2001
! Updated:           Jul 25, 2005. Added alias and Cisco part number.
! Programmer:        sama
! Tester:            HP3070
! Processor:         VPU
! Vector Format:     VCL
! Testjet Testable:  yes
! JTAG Device:       no
! Fault coverage:    100%
! Constraints:       No
! Cisco Part #:      15-3254-01,15-8647-01

sequential

vector cycle 500n
receive delay 400n

default device "u12"
set terminators to on
assign VDD   to pins *
assign GND   to pins *

power VDD,GND

assign DIN  to pins 2
assign DOUT to pins 4
assign OEB  to pins *

inputs  DIN,OEB
outputs DOUT

disable DOUT with OEB to "1"

family LVT_2V5  !need check the schematic to set appropriate family by FangJi

set load on pins 4 to pull up

assign Disablegroup to nodes "UNNAMED_11_LVC244A_I990_OE" default "1"
inputs Disablegroup

assign DisableFamilyLVT to nodes "UNNAMED_11_LVC244A_I990_OE"
family LVT on DisableFamilyLVT
inputs DisableFamilyLVT

!IPG: Safeguard will ignore disabled outputs
disabled device "u7" pins 11,13,15,17,3,5,7,9
!IPG: with pin 19 on node "UNNAMED_11_LVC244A_I990_OE"

vector DOUT_0
 set OEB  to "0"
 set DIN  to "0"
 set DOUT to "0"
end vector

vector DOUT_1
 set OEB  to "0"
 set DIN  to "1"
 set DOUT to "1"
end vector

vector DOUT_Z
 set OEB  to "1"
 set DIN  to "0"
 set DOUT to "1"
end vector

! ************************************************


sub DisableSub
  execute DisableVector
end sub

unit "DisableUnit"
  call DisableSub
end unit

unit "DOUT High test"
 execute DOUT_1
end unit

unit "DOUT Low test"
 execute DOUT_0
end unit

!IPG: Unit removed due to conflict in vector DOUT_Z
!IPG: Pin 1 tied low. 
!*IPG*unit "DOUT HighZ test"
!*IPG* execute DOUT_Z
!*IPG*end unit

