$date
	Tue Jun  2 15:17:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module read_instructions_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " program_counter [31:0] $end
$scope module instructionReader $end
$var wire 32 # program_counter [31:0] $end
$var reg 32 $ instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001001010010010100100101001001 $
b0 #
b0 "
b1001001010010010100100101001001 !
$end
#10
b10101010001010010010100101010101 !
b10101010001010010010100101010101 $
b1 "
b1 #
#20
b1001010010100100110011110110110 !
b1001010010100100110011110110110 $
b10 "
b10 #
#30
b10010010010010101001001001001010 !
b10010010010010101001001001001010 $
b11 "
b11 #
#40
b1010010010010100100100100101010 !
b1010010010010100100100100101010 $
b100 "
b100 #
#50
b10101001010100100100100100101010 !
b10101001010100100100100100101010 $
b101 "
b101 #
#60
