/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_47z;
  wire celloutsig_0_52z;
  reg [10:0] celloutsig_0_53z;
  wire celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= in_data[109:104];
  assign celloutsig_0_0z = in_data[71] & ~(in_data[16]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_0_33z = celloutsig_0_15z & ~(celloutsig_0_21z);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_47z = celloutsig_0_12z & ~(celloutsig_0_24z);
  assign celloutsig_0_52z = in_data[1] & ~(celloutsig_0_11z);
  assign celloutsig_1_0z = in_data[172] & ~(in_data[126]);
  assign celloutsig_1_1z = in_data[170] & ~(celloutsig_1_0z);
  assign celloutsig_1_5z = _00_[4] & ~(_00_[0]);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_1_13z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_16z = in_data[189] & ~(celloutsig_1_13z);
  assign celloutsig_1_17z = celloutsig_1_13z & ~(celloutsig_1_5z);
  assign celloutsig_1_18z = in_data[133] & ~(celloutsig_1_17z);
  assign celloutsig_1_19z = celloutsig_1_16z & ~(celloutsig_1_16z);
  assign celloutsig_0_8z = celloutsig_0_0z & ~(in_data[41]);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_1z);
  assign celloutsig_0_11z = celloutsig_0_9z & ~(celloutsig_0_6z);
  assign celloutsig_0_12z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_0_13z = celloutsig_0_1z & ~(celloutsig_0_8z);
  assign celloutsig_0_14z = celloutsig_0_9z & ~(celloutsig_0_7z[2]);
  assign celloutsig_0_15z = in_data[70] & ~(celloutsig_0_12z);
  assign celloutsig_0_16z = celloutsig_0_2z & ~(celloutsig_0_14z);
  assign celloutsig_0_17z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_0_18z = celloutsig_0_15z & ~(celloutsig_0_12z);
  assign celloutsig_0_19z = in_data[50] & ~(celloutsig_0_6z);
  assign celloutsig_0_20z = celloutsig_0_14z & ~(celloutsig_0_13z);
  assign celloutsig_0_21z = celloutsig_0_2z & ~(celloutsig_0_8z);
  assign celloutsig_0_23z = celloutsig_0_19z & ~(celloutsig_0_9z);
  assign celloutsig_0_24z = celloutsig_0_1z & ~(celloutsig_0_12z);
  assign celloutsig_0_25z = celloutsig_0_20z & ~(celloutsig_0_18z);
  assign celloutsig_0_26z = celloutsig_0_24z & ~(celloutsig_0_23z);
  assign celloutsig_0_28z = celloutsig_0_12z & ~(celloutsig_0_2z);
  assign celloutsig_0_29z = celloutsig_0_20z & ~(celloutsig_0_26z);
  assign celloutsig_0_32z = celloutsig_0_25z & ~(celloutsig_0_16z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_53z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_53z = { in_data[42], celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_47z, celloutsig_0_52z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_28z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
