/* Generated by Yosys 0.9+2406 (git sha1 334ec5fa, clang 7.0.1-8 -fPIC -Os) */

(* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:2.1-30.10" *)
(* top =  1  *)
module z4ml(\1 , \2 , \3 , \4 , \5 , \6 , \7 , \24 , \25 , \26 , \27 );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:4.3-4.5" *)
  input \1 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:5.3-5.5" *)
  input \2 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:12.3-12.6" *)
  output \24 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:13.3-13.6" *)
  output \25 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:14.3-14.6" *)
  output \26 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:15.3-15.6" *)
  output \27 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:6.3-6.5" *)
  input \3 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:7.3-7.5" *)
  input \4 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:8.3-8.5" *)
  input \5 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:9.3-9.5" *)
  input \6 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:10.3-10.5" *)
  input \7 ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:20.3-20.7" *)
  wire \[1] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:17.3-17.7" *)
  wire \[2] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:18.3-18.7" *)
  wire \[3] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/z4ml_orig.v:19.3-19.7" *)
  wire \[4] ;
  assign _046_ = _007_ & _026_;
  assign _047_ = _008_ & _027_;
  assign _048_ = _000_ & _028_;
  assign _049_ = _009_ & _029_;
  assign _050_ = _010_ & _030_;
  assign _000_ = 1'h0 & _031_;
  assign _001_ = _011_ & \2 ;
  assign _032_ = _012_ & _001_;
  assign _002_ = _013_ & _032_;
  assign _034_ = _014_ & _033_;
  assign _035_ = _015_ & _034_;
  assign _003_ = \2  & _035_;
  assign _051_ = _016_ & \1 ;
  assign _052_ = \4  & _036_;
  assign _038_ = _017_ & _037_;
  assign _053_ = \7  & _038_;
  assign _054_ = _018_ & _039_;
  assign _055_ = _019_ & _040_;
  assign _022_ = _020_ & _041_;
  assign _042_ = _021_ & 1'h0;
  assign _056_ = _022_ & _042_;
  assign _023_ = \7  & \4 ;
  assign _043_ = \6  & \5 ;
  assign _004_ = _023_ & _043_;
  assign _024_ = \7  & \1 ;
  assign _044_ = \6  & \5 ;
  assign _005_ = _024_ & _044_;
  assign _025_ = \7  & \2 ;
  assign _045_ = \6  & \4 ;
  assign _006_ = _025_ & _045_;
  assign _007_ = ~_002_;
  assign _026_ = ~_003_;
  assign _008_ = ~\7 ;
  assign _027_ = ~_046_;
  assign _028_ = ~_047_;
  assign \25  = ~_048_;
  assign _009_ = ~1'h0;
  assign _029_ = ~1'h0;
  assign _010_ = ~\7 ;
  assign _030_ = ~_049_;
  assign _031_ = ~_050_;
  assign _011_ = ~\1 ;
  assign _012_ = ~\6 ;
  assign _013_ = ~\5 ;
  assign _015_ = ~\6 ;
  assign _014_ = ~\5 ;
  assign _033_ = ~\4 ;
  assign \26  = ~1'h0;
  assign _018_ = ~\7 ;
  assign _016_ = ~\4 ;
  assign _036_ = ~\1 ;
  assign _017_ = ~_051_;
  assign _037_ = ~_052_;
  assign _039_ = ~_038_;
  assign _019_ = ~_053_;
  assign _040_ = ~_054_;
  assign \27  = ~_055_;
  assign _021_ = ~_004_;
  assign _020_ = ~_005_;
  assign _041_ = ~_006_;
  assign \24  = ~_056_;
  assign \[1]  = \24 ;
  assign \[2]  = \25 ;
  assign \[3]  = \26 ;
  assign \[4]  = \27 ;
endmodule
