#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001abf4e0ae20 .scope module, "tb" "tb" 2 54;
 .timescale 0 0;
v000001abf4e663a0_0 .var "clk", 0 0;
v000001abf4e67a20_0 .net "fifo_empty", 0 0, L_000001abf4e67340;  1 drivers
v000001abf4e67980_0 .net "fifo_full", 0 0, L_000001abf4e11e80;  1 drivers
v000001abf4e669e0_0 .var "i_rd_en", 0 0;
v000001abf4e67ca0_0 .var "i_wr_data", 7 0;
v000001abf4e67520_0 .var "i_wr_en", 0 0;
v000001abf4e66580_0 .net "o_rd_data", 7 0, L_000001abf4e119b0;  1 drivers
v000001abf4e67660_0 .var "rst", 0 0;
S_000001abf4e0afb0 .scope module, "uut" "fifo" 2 130, 2 1 0, S_000001abf4e0ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_rd_en";
    .port_info 1 /INPUT 1 "i_wr_en";
    .port_info 2 /INPUT 1 "i_clk";
    .port_info 3 /INPUT 1 "i_rst";
    .port_info 4 /INPUT 8 "i_wr_data";
    .port_info 5 /OUTPUT 8 "o_rd_data";
    .port_info 6 /OUTPUT 1 "o_fifo_full";
    .port_info 7 /OUTPUT 1 "o_fifo_empty";
L_000001abf4e119b0 .functor BUFZ 8, v000001abf4df85f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001abf4e11fd0 .functor XOR 1, L_000001abf4e67020, L_000001abf4e666c0, C4<0>, C4<0>;
L_000001abf4e11e80 .functor AND 1, L_000001abf4e66300, L_000001abf4e11fd0, C4<1>, C4<1>;
L_000001abf4e68048 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001abf4df89b0_0 .net/2u *"_ivl_0", 4 0, L_000001abf4e68048;  1 drivers
v000001abf4df8b90_0 .net *"_ivl_15", 3 0, L_000001abf4e67d40;  1 drivers
v000001abf4df8a50_0 .net *"_ivl_17", 3 0, L_000001abf4e66800;  1 drivers
v000001abf4df87d0_0 .net *"_ivl_18", 0 0, L_000001abf4e66300;  1 drivers
v000001abf4df84b0_0 .net *"_ivl_2", 4 0, L_000001abf4e67700;  1 drivers
v000001abf4df8910_0 .net *"_ivl_21", 0 0, L_000001abf4e67020;  1 drivers
v000001abf4df8af0_0 .net *"_ivl_23", 0 0, L_000001abf4e666c0;  1 drivers
v000001abf4df8690_0 .net *"_ivl_24", 0 0, L_000001abf4e11fd0;  1 drivers
L_000001abf4e68090 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001abf4df8730_0 .net/2u *"_ivl_6", 4 0, L_000001abf4e68090;  1 drivers
v000001abf4df8550_0 .net *"_ivl_8", 4 0, L_000001abf4e67c00;  1 drivers
v000001abf4df85f0_0 .var "data_out", 7 0;
v000001abf4e66e40_0 .net "i_clk", 0 0, v000001abf4e663a0_0;  1 drivers
v000001abf4e66440_0 .net "i_rd_en", 0 0, v000001abf4e669e0_0;  1 drivers
v000001abf4e664e0_0 .net "i_rst", 0 0, v000001abf4e67660_0;  1 drivers
v000001abf4e66760_0 .net "i_wr_data", 7 0, v000001abf4e67ca0_0;  1 drivers
v000001abf4e66620_0 .net "i_wr_en", 0 0, v000001abf4e67520_0;  1 drivers
v000001abf4e66ee0 .array "mem", 15 0, 7 0;
v000001abf4e677a0_0 .net "o_fifo_empty", 0 0, L_000001abf4e67340;  alias, 1 drivers
v000001abf4e67ac0_0 .net "o_fifo_full", 0 0, L_000001abf4e11e80;  alias, 1 drivers
v000001abf4e67160_0 .net "o_rd_data", 7 0, L_000001abf4e119b0;  alias, 1 drivers
v000001abf4e678e0_0 .net "rd_ptr_d", 4 0, L_000001abf4e66da0;  1 drivers
v000001abf4e67840_0 .var "rd_ptr_q", 4 0;
v000001abf4e67200_0 .net "wr_ptr_d", 4 0, L_000001abf4e67b60;  1 drivers
v000001abf4e675c0_0 .var "wr_ptr_q", 4 0;
E_000001abf4dfcd60 .event posedge, v000001abf4e66e40_0;
L_000001abf4e67700 .arith/sum 5, v000001abf4e675c0_0, L_000001abf4e68048;
L_000001abf4e67b60 .functor MUXZ 5, v000001abf4e675c0_0, L_000001abf4e67700, v000001abf4e67520_0, C4<>;
L_000001abf4e67c00 .arith/sum 5, v000001abf4e67840_0, L_000001abf4e68090;
L_000001abf4e66da0 .functor MUXZ 5, v000001abf4e67840_0, L_000001abf4e67c00, v000001abf4e669e0_0, C4<>;
L_000001abf4e67d40 .part v000001abf4e675c0_0, 0, 4;
L_000001abf4e66800 .part v000001abf4e67840_0, 0, 4;
L_000001abf4e66300 .cmp/eq 4, L_000001abf4e67d40, L_000001abf4e66800;
L_000001abf4e67020 .part v000001abf4e675c0_0, 4, 1;
L_000001abf4e666c0 .part v000001abf4e67840_0, 4, 1;
L_000001abf4e67340 .cmp/eq 5, v000001abf4e675c0_0, v000001abf4e67840_0;
    .scope S_000001abf4e0afb0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001abf4df85f0_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001abf4e675c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001abf4e67840_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_000001abf4e0afb0;
T_1 ;
    %wait E_000001abf4dfcd60;
    %load/vec4 v000001abf4e664e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001abf4e675c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001abf4e66620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001abf4e67200_0;
    %assign/vec4 v000001abf4e675c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001abf4e0afb0;
T_2 ;
    %wait E_000001abf4dfcd60;
    %load/vec4 v000001abf4e664e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001abf4e67840_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001abf4e66440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001abf4e678e0_0;
    %assign/vec4 v000001abf4e67840_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001abf4e0afb0;
T_3 ;
    %wait E_000001abf4dfcd60;
    %load/vec4 v000001abf4e66620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001abf4e66760_0;
    %load/vec4 v000001abf4e675c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001abf4e66ee0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001abf4e0afb0;
T_4 ;
    %wait E_000001abf4dfcd60;
    %load/vec4 v000001abf4e66440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001abf4e67840_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001abf4e66ee0, 4;
    %assign/vec4 v000001abf4df85f0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001abf4e0ae20;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abf4e67660_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abf4e67660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abf4e663a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abf4e67520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abf4e669e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abf4e67520_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abf4e67520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abf4e669e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abf4e669e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abf4e67520_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001abf4e67ca0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abf4e67520_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abf4e669e0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abf4e669e0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001abf4e0ae20;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001abf4e663a0_0;
    %inv;
    %store/vec4 v000001abf4e663a0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001abf4e0ae20;
T_7 ;
    %delay 400, 0;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001abf4e0ae20;
T_8 ;
    %vpi_call 2 136 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call 2 137 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001abf4e0ae20 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fifo.v";
