// Seed: 1276161949
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wire id_2,
    output wor id_3,
    input tri1 id_4,
    output wire id_5,
    output tri0 id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    output tri0 id_10,
    output uwire id_11
    , id_13
);
  assign id_2  = 1;
  assign id_11 = 1'b0;
  module_0(
      id_13, id_13, id_13
  );
  wire id_14, id_15;
  wire id_16, id_17, id_18;
endmodule
