{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626229003060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626229003060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 21:16:42 2021 " "Processing started: Tue Jul 13 21:16:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626229003060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229003060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_basico -c pwm_basico " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_basico -c pwm_basico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229003060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626229003463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626229003463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626229011418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico_tb " "Found entity 1: pwm_basico_tb" {  } { { "pwm_basico_tb.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626229011420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626229011421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_basico " "Elaborating entity \"pwm_basico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626229011450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable pwm_basico.v(21) " "Verilog HDL or VHDL warning at pwm_basico.v(21): object \"enable\" assigned a value but never read" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626229011450 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 pwm_basico.v(25) " "Verilog HDL assignment warning at pwm_basico.v(25): truncated value with size 32 to match size of target (27)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626229011451 "|pwm_basico"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "pwm_basico.v(31) " "Verilog HDL Conditional Statement error at pwm_basico.v(31): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 31 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1626229011452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_basico.v(35) " "Verilog HDL assignment warning at pwm_basico.v(35): truncated value with size 32 to match size of target (8)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626229011452 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pwm_basico.v(47) " "Verilog HDL Case Statement warning at pwm_basico.v(47): incomplete case statement has no default case item" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1626229011453 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ciclo pwm_basico.v(40) " "Verilog HDL Always Construct warning at pwm_basico.v(40): inferring latch(es) for variable \"ciclo\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1626229011453 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[0\] pwm_basico.v(40) " "Inferred latch for \"ciclo\[0\]\" at pwm_basico.v(40)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011454 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[1\] pwm_basico.v(40) " "Inferred latch for \"ciclo\[1\]\" at pwm_basico.v(40)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011454 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[2\] pwm_basico.v(40) " "Inferred latch for \"ciclo\[2\]\" at pwm_basico.v(40)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011454 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[3\] pwm_basico.v(40) " "Inferred latch for \"ciclo\[3\]\" at pwm_basico.v(40)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011454 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[4\] pwm_basico.v(40) " "Inferred latch for \"ciclo\[4\]\" at pwm_basico.v(40)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011454 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[5\] pwm_basico.v(40) " "Inferred latch for \"ciclo\[5\]\" at pwm_basico.v(40)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011454 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[6\] pwm_basico.v(40) " "Inferred latch for \"ciclo\[6\]\" at pwm_basico.v(40)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011454 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciclo\[7\] pwm_basico.v(40) " "Inferred latch for \"ciclo\[7\]\" at pwm_basico.v(40)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011454 "|pwm_basico"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626229011455 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626229011517 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 13 21:16:51 2021 " "Processing ended: Tue Jul 13 21:16:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626229011517 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626229011517 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626229011517 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229011517 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626229012140 ""}
