

================================================================
== Vitis HLS Report for 'tie_off_tcp_close_con'
================================================================
* Date:           Sun Dec 11 15:18:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.446 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       10|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       32|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|       42|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_io      |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io      |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_38_p3  |       and|   0|  0|   2|           2|           0|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  10|           6|           4|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done                                  |   9|          2|    1|          2|
    |m_axis_tcp_close_connection_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  32|          7|    3|          7|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |tmp_reg_76   |  0|   0|    1|          1|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    4|          1|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|                 tie_off_tcp_close_con|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|                 tie_off_tcp_close_con|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|                 tie_off_tcp_close_con|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|                 tie_off_tcp_close_con|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|                 tie_off_tcp_close_con|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|                 tie_off_tcp_close_con|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|                 tie_off_tcp_close_con|  return value|
|m_axis_tcp_close_connection_TDATA   |  out|   16|        axis|  m_axis_tcp_close_connection_V_data_V|       pointer|
|m_axis_tcp_close_connection_TVALID  |  out|    1|        axis|  m_axis_tcp_close_connection_V_last_V|       pointer|
|m_axis_tcp_close_connection_TREADY  |   in|    1|        axis|  m_axis_tcp_close_connection_V_last_V|       pointer|
|m_axis_tcp_close_connection_TLAST   |  out|    1|        axis|  m_axis_tcp_close_connection_V_last_V|       pointer|
|m_axis_tcp_close_connection_TKEEP   |  out|    2|        axis|  m_axis_tcp_close_connection_V_keep_V|       pointer|
|m_axis_tcp_close_connection_TSTRB   |  out|    2|        axis|  m_axis_tcp_close_connection_V_strb_V|       pointer|
+------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_close_connection_V_last_V, i2 %m_axis_tcp_close_connection_V_strb_V, i2 %m_axis_tcp_close_connection_V_keep_V, i16 %m_axis_tcp_close_connection_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%closeConnection = alloca i64 1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1510]   --->   Operation 4 'alloca' 'closeConnection' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %closeConnection, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %closeConnection, i32 1" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 6 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln1512 = br i1 %tmp, void %._crit_edge, void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1512]   --->   Operation 7 'br' 'br_ln1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.44ns)   --->   "%tmp_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %closeConnection" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'read' 'tmp_3' <Predicate = (tmp)> <Delay = 1.44> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %m_axis_tcp_close_connection_V_data_V, i2 %m_axis_tcp_close_connection_V_keep_V, i2 %m_axis_tcp_close_connection_V_strb_V, i1 %m_axis_tcp_close_connection_V_last_V, i16 %tmp_3, i2 0, i2 0, i1 0"   --->   Operation 9 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %m_axis_tcp_close_connection_V_data_V, i2 %m_axis_tcp_close_connection_V_keep_V, i2 %m_axis_tcp_close_connection_V_strb_V, i1 %m_axis_tcp_close_connection_V_last_V, i16 %tmp_3, i2 0, i2 0, i1 0"   --->   Operation 10 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln1516 = br void %._crit_edge" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1516]   --->   Operation 11 'br' 'br_ln1516' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln1517 = ret" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:1517]   --->   Operation 12 'ret' 'ret_ln1517' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_tcp_close_connection_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_close_connection_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_close_connection_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_close_connection_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
closeConnection   (alloca       ) [ 010]
specinterface_ln0 (specinterface) [ 000]
tmp               (nbreadreq    ) [ 011]
br_ln1512         (br           ) [ 000]
tmp_3             (read         ) [ 001]
write_ln304       (write        ) [ 000]
br_ln1516         (br           ) [ 000]
ret_ln1517        (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_tcp_close_connection_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_close_connection_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_tcp_close_connection_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_close_connection_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_tcp_close_connection_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_close_connection_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_tcp_close_connection_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_close_connection_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="closeConnection_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="closeConnection/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_nbreadreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="tmp_3_read_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="0"/>
<pin id="47" dir="0" index="1" bw="16" slack="0"/>
<pin id="48" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="0" index="2" bw="2" slack="0"/>
<pin id="54" dir="0" index="3" bw="2" slack="0"/>
<pin id="55" dir="0" index="4" bw="1" slack="0"/>
<pin id="56" dir="0" index="5" bw="16" slack="0"/>
<pin id="57" dir="0" index="6" bw="1" slack="0"/>
<pin id="58" dir="0" index="7" bw="1" slack="0"/>
<pin id="59" dir="0" index="8" bw="1" slack="0"/>
<pin id="60" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="closeConnection_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="closeConnection "/>
</bind>
</comp>

<comp id="76" class="1005" name="tmp_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="80" class="1005" name="tmp_3_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="1"/>
<pin id="82" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="24" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="49"><net_src comp="26" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="61"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="66"><net_src comp="45" pin="2"/><net_sink comp="50" pin=5"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="50" pin=8"/></net>

<net id="73"><net_src comp="34" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="75"><net_src comp="70" pin="1"/><net_sink comp="45" pin=1"/></net>

<net id="79"><net_src comp="38" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="45" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="50" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tcp_close_connection_V_data_V | {2 }
	Port: m_axis_tcp_close_connection_V_keep_V | {2 }
	Port: m_axis_tcp_close_connection_V_strb_V | {2 }
	Port: m_axis_tcp_close_connection_V_last_V | {2 }
 - Input state : 
	Port: tie_off_tcp_close_con : m_axis_tcp_close_connection_V_data_V | {}
	Port: tie_off_tcp_close_con : m_axis_tcp_close_connection_V_keep_V | {}
	Port: tie_off_tcp_close_con : m_axis_tcp_close_connection_V_strb_V | {}
	Port: tie_off_tcp_close_con : m_axis_tcp_close_connection_V_last_V | {}
  - Chain level:
	State 1
		specinterface_ln0 : 1
		tmp : 1
		br_ln1512 : 1
		tmp_3 : 1
		write_ln304 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
| nbreadreq| tmp_nbreadreq_fu_38 |
|----------|---------------------|
|   read   |   tmp_3_read_fu_45  |
|----------|---------------------|
|   write  |   grp_write_fu_50   |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|closeConnection_reg_70|   16   |
|     tmp_3_reg_80     |   16   |
|      tmp_reg_76      |    1   |
+----------------------+--------+
|         Total        |   33   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_50 |  p5  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   33   |    9   |
+-----------+--------+--------+--------+
