// VGEN START: Autogenerated by /Users/davidmapstone/Documents/SoCLabs/RTL/accelerator-system-top/CHIPKIT/tools/vgen/bin/vgen.py on 10:59:11 24/03/2023

# Programmers Model

## Module: CREGS

| Address Offset | Signal Name | Access | Bit width | Start bit | Description | 
| ---            | ---         | ---    | ---       | ---       | ---         | 
| 
| 0x0 | **ACCELERATOR_EN** | RW | 32 | 0 | Accelerator Enable Register | 
| 0x4 | **ACCELERATOR_CHANNEL_EN** | RW | 32 | 0 | Accelerator Channel Enable Register | 


// VGEN END: Autogenerated by /Users/davidmapstone/Documents/SoCLabs/RTL/accelerator-system-top/CHIPKIT/tools/vgen/bin/vgen.py on 10:59:11 24/03/2023

