
*** Running vivado
    with args -log memory_5x8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memory_5x8.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Mar 21 14:24:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source memory_5x8.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Dell/METNHATROI/Memory/Memory.srcs/utils_1/imports/synth_1/Memory.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Dell/METNHATROI/Memory/Memory.srcs/utils_1/imports/synth_1/Memory.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top memory_5x8 -part xc7z010iclg400-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17624
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 807.250 ; gain = 472.629
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'data', assumed default net type 'wire' [C:/Users/Dell/METNHATROI/Memory/Memory.srcs/sources_1/new/Memory.sv:44]
INFO: [Synth 8-6157] synthesizing module 'memory_5x8' [C:/Users/Dell/METNHATROI/Memory/Memory.srcs/sources_1/new/Memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_5x8' (0#1) [C:/Users/Dell/METNHATROI/Memory/Memory.srcs/sources_1/new/Memory.sv:23]
WARNING: [Synth 8-3330] design memory_5x8 has an empty top module
WARNING: [Synth 8-7129] Port data_out[7] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ld_ir in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_e in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[4] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[3] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[2] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module memory_5x8 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 913.168 ; gain = 578.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 913.168 ; gain = 578.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg400-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 913.168 ; gain = 578.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg400-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 913.168 ; gain = 578.547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design memory_5x8 has an empty top module
WARNING: [Synth 8-7129] Port data_out[7] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ld_ir in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_e in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[4] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[3] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[2] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module memory_5x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module memory_5x8 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1071.430 ; gain = 736.809
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1096.270 ; gain = 761.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1096.270 ; gain = 761.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1298.164 ; gain = 963.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1299.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c9a22bde
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.750 ; gain = 1091.367
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dell/METNHATROI/Memory/Memory.runs/synth_1/memory_5x8.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file memory_5x8_utilization_synth.rpt -pb memory_5x8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 14:24:51 2025...
