# E155 Lab 2

Multiplexed 7-Segment Display

This lab focuses on implementing a time-multiplexing scheme to drive two seven-segment displays with a single set of FPGA I/O pins Building a simple pnp transistor circuit to drive large currents from the FPGA pins. Modular verilog architecture.