<stg><name>partition<1000></name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="2" to="3">
<condition id="174">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="2" to="2">
<condition id="175">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="3" to="4">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="4" to="5">
<condition id="115">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="4" to="25">
<condition id="160">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="5" to="6">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="6" to="5">
<condition id="119">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="6" to="7">
<condition id="117">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="7" to="8">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="8" to="9">
<condition id="123">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="8" to="4">
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="9" to="10">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="10" to="11">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="11" to="12">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="12" to="13">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="13" to="14">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="14" to="15">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="15" to="16">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="16" to="17">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="17" to="24">
<condition id="133">
<or_exp><and_exp><literal name="tmp_147_i" val="1"/>
</and_exp><and_exp><literal name="tmp_152_i" val="1"/>
</and_exp><and_exp><literal name="tmp_159_i" val="1"/>
</and_exp><and_exp><literal name="tmp_166_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="17" to="18">
<condition id="138">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="18" to="19">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="19" to="18">
<condition id="141">
<or_exp><and_exp><literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="19" to="20">
<condition id="143">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="19" to="24">
<condition id="142">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="20" to="21">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="21" to="22">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="22" to="21">
<condition id="149">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="22" to="23">
<condition id="151">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="23" to="24">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="24" to="23">
<condition id="154">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="24" to="8">
<condition id="156">
<or_exp><and_exp><literal name="tmp_147_i" val="1"/>
</and_exp><and_exp><literal name="tmp_152_i" val="1"/>
</and_exp><and_exp><literal name="tmp_159_i" val="1"/>
</and_exp><and_exp><literal name="tmp_166_i" val="1"/>
</and_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="25" to="26">
<condition id="162">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="26" to="27">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="27" to="26">
<condition id="166">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="27" to="28">
<condition id="164">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="28" to="29">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="29" to="30">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="30" to="25">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %rects_length_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rects_length_read)

]]></Node>
<StgValue><ssdm name="rects_length_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:1  %nodes_0 = alloca [1000 x i32], align 4

]]></Node>
<StgValue><ssdm name="nodes_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:2  %nodes_1 = alloca [1000 x i32], align 4

]]></Node>
<StgValue><ssdm name="nodes_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i = phi i31 [ 0, %._crit_edge ], [ %i_1, %1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="31">
<![CDATA[
:1  %i_cast = zext i31 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = icmp slt i32 %i_cast, %rects_length_read_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1000, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %i_1 = add i31 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_s, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="31">
<![CDATA[
:2  %tmp_19 = zext i31 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nodes_0_addr = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="nodes_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store i32 -1, i32* %nodes_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %nodes_1_addr = getelementptr [1000 x i32]* %nodes_1, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="nodes_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store i32 0, i32* %nodes_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_20 = add i32 %rects_length_read_1, -1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.loopexit:0  %k_6 = phi i31 [ 0, %2 ], [ %i_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="31">
<![CDATA[
.loopexit:1  %k_6_cast = zext i31 %k_6 to i32

]]></Node>
<StgValue><ssdm name="k_6_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %tmp_21 = icmp slt i32 %k_6_cast, %rects_length_read_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1000, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit:4  %i_2 = add i31 %k_6, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %tmp_21, label %.preheader5.preheader, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:0  %nclasses = alloca i32

]]></Node>
<StgValue><ssdm name="nclasses"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:1  store i32 0, i32* %nclasses

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5:0  %root1 = phi i32 [ %root_4, %.preheader5 ], [ %k_6_cast, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="root1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
.preheader5:1  %tmp_22 = sext i32 %root1 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:2  %nodes_0_addr_1 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="nodes_0_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:3  %root_4 = load i32* %nodes_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="root_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
.preheader5:3  %root_4 = load i32* %nodes_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="root_4"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:4  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %root_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %tmp_42, label %.preheader4.preheader, label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="31">
<![CDATA[
.preheader4.preheader:0  %tmp_24 = zext i31 %k_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %rects_val_x_addr = getelementptr [1000 x i16]* %rects_val_x, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="rects_val_x_addr"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="10">
<![CDATA[
.preheader4.preheader:2  %rects_val_x_load = load i16* %rects_val_x_addr, align 2

]]></Node>
<StgValue><ssdm name="rects_val_x_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:3  %rects_val_y_addr = getelementptr [1000 x i16]* %rects_val_y, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="rects_val_y_addr"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="10">
<![CDATA[
.preheader4.preheader:4  %rects_val_y_load = load i16* %rects_val_y_addr, align 2

]]></Node>
<StgValue><ssdm name="rects_val_y_load"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:5  %rects_val_width_addr = getelementptr [1000 x i16]* %rects_val_width, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="rects_val_width_addr"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="10">
<![CDATA[
.preheader4.preheader:6  %rects_val_width_load_1 = load i16* %rects_val_width_addr, align 2

]]></Node>
<StgValue><ssdm name="rects_val_width_load_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:7  %rects_val_height_add = getelementptr [1000 x i16]* %rects_val_height, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="rects_val_height_add"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
.preheader4.preheader:8  %rects_val_height_loa = load i16* %rects_val_height_add, align 2

]]></Node>
<StgValue><ssdm name="rects_val_height_loa"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="10">
<![CDATA[
.preheader4.preheader:2  %rects_val_x_load = load i16* %rects_val_x_addr, align 2

]]></Node>
<StgValue><ssdm name="rects_val_x_load"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="10">
<![CDATA[
.preheader4.preheader:4  %rects_val_y_load = load i16* %rects_val_y_addr, align 2

]]></Node>
<StgValue><ssdm name="rects_val_y_load"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="10">
<![CDATA[
.preheader4.preheader:6  %rects_val_width_load_1 = load i16* %rects_val_width_addr, align 2

]]></Node>
<StgValue><ssdm name="rects_val_width_load_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
.preheader4.preheader:8  %rects_val_height_loa = load i16* %rects_val_height_add, align 2

]]></Node>
<StgValue><ssdm name="rects_val_height_loa"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="16">
<![CDATA[
.preheader4.preheader:9  %tmp_142_i_cast = sext i16 %rects_val_x_load to i17

]]></Node>
<StgValue><ssdm name="tmp_142_i_cast"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="16">
<![CDATA[
.preheader4.preheader:10  %tmp_148_i_cast = sext i16 %rects_val_y_load to i17

]]></Node>
<StgValue><ssdm name="tmp_148_i_cast"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="16">
<![CDATA[
.preheader4.preheader:11  %tmp_153_i_cast = sext i16 %rects_val_width_load_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_153_i_cast"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4.preheader:12  %tmp_155_i = add i17 %tmp_153_i_cast, %tmp_142_i_cast

]]></Node>
<StgValue><ssdm name="tmp_155_i"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="17">
<![CDATA[
.preheader4.preheader:13  %tmp_155_i_cast = sext i17 %tmp_155_i to i18

]]></Node>
<StgValue><ssdm name="tmp_155_i_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="16">
<![CDATA[
.preheader4.preheader:14  %tmp_160_i_cast = sext i16 %rects_val_height_loa to i17

]]></Node>
<StgValue><ssdm name="tmp_160_i_cast"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader4.preheader:15  %tmp_162_i = add i17 %tmp_160_i_cast, %tmp_148_i_cast

]]></Node>
<StgValue><ssdm name="tmp_162_i"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="17">
<![CDATA[
.preheader4.preheader:16  %tmp_162_i_cast = sext i17 %tmp_162_i to i18

]]></Node>
<StgValue><ssdm name="tmp_162_i_cast"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:17  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader4:0  %j_0_in = phi i32 [ %k_6_cast, %.preheader4.preheader ], [ %k_7, %.preheader4.backedge ]

]]></Node>
<StgValue><ssdm name="j_0_in"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader4:1  %root_1 = phi i32 [ %root1, %.preheader4.preheader ], [ %root_1_be, %.preheader4.backedge ]

]]></Node>
<StgValue><ssdm name="root_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4:2  %k_7 = add nsw i32 %j_0_in, 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4:3  %exitcond = icmp eq i32 %j_0_in, %tmp_20

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_26 = sext i32 %k_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rects_val_x_addr_1 = getelementptr [1000 x i16]* %rects_val_x, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="rects_val_x_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
:2  %rects_val_x_load_1 = load i16* %rects_val_x_addr_1, align 2

]]></Node>
<StgValue><ssdm name="rects_val_x_load_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %rects_val_y_addr_1 = getelementptr [1000 x i16]* %rects_val_y, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="rects_val_y_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="10">
<![CDATA[
:4  %rects_val_y_load_1 = load i16* %rects_val_y_addr_1, align 2

]]></Node>
<StgValue><ssdm name="rects_val_y_load_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %rects_val_width_addr_1 = getelementptr [1000 x i16]* %rects_val_width, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="rects_val_width_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
:6  %rects_val_width_load_2 = load i16* %rects_val_width_addr_1, align 2

]]></Node>
<StgValue><ssdm name="rects_val_width_load_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %rects_val_height_add_1 = getelementptr [1000 x i16]* %rects_val_height, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="rects_val_height_add_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="10">
<![CDATA[
:8  %rects_val_height_loa_1 = load i16* %rects_val_height_add_1, align 2

]]></Node>
<StgValue><ssdm name="rects_val_height_loa_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
:2  %rects_val_x_load_1 = load i16* %rects_val_x_addr_1, align 2

]]></Node>
<StgValue><ssdm name="rects_val_x_load_1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="10">
<![CDATA[
:4  %rects_val_y_load_1 = load i16* %rects_val_y_addr_1, align 2

]]></Node>
<StgValue><ssdm name="rects_val_y_load_1"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
:6  %rects_val_width_load_2 = load i16* %rects_val_width_addr_1, align 2

]]></Node>
<StgValue><ssdm name="rects_val_width_load_2"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="10">
<![CDATA[
:8  %rects_val_height_loa_1 = load i16* %rects_val_height_add_1, align 2

]]></Node>
<StgValue><ssdm name="rects_val_height_loa_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_i_i = icmp slt i16 %rects_val_width_load_1, %rects_val_width_load_2

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %tmp_i_i_81 = select i1 %tmp_i_i, i32 %k_6_cast, i32 %k_7

]]></Node>
<StgValue><ssdm name="tmp_i_i_81"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_i_i_cast = sext i32 %tmp_i_i_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %rects_val_width_addr_2 = getelementptr [1000 x i16]* %rects_val_width, i64 0, i64 %tmp_i_i_cast

]]></Node>
<StgValue><ssdm name="rects_val_width_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="10">
<![CDATA[
:13  %rects_val_width_load = load i16* %rects_val_width_addr_2, align 2

]]></Node>
<StgValue><ssdm name="rects_val_width_load"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_i1_i = icmp slt i16 %rects_val_height_loa, %rects_val_height_loa_1

]]></Node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %tmp_i2_i = select i1 %tmp_i1_i, i32 %k_6_cast, i32 %k_7

]]></Node>
<StgValue><ssdm name="tmp_i2_i"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
:17  %tmp_i2_i_cast = sext i32 %tmp_i2_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i2_i_cast"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %rects_val_height_add_2 = getelementptr [1000 x i16]* %rects_val_height, i64 0, i64 %tmp_i2_i_cast

]]></Node>
<StgValue><ssdm name="rects_val_height_add_2"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="10">
<![CDATA[
:19  %rects_val_height_loa_2 = load i16* %rects_val_height_add_2, align 2

]]></Node>
<StgValue><ssdm name="rects_val_height_loa_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="10">
<![CDATA[
:13  %rects_val_width_load = load i16* %rects_val_width_addr_2, align 2

]]></Node>
<StgValue><ssdm name="rects_val_width_load"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="16">
<![CDATA[
:14  %tmp_i_cast = sext i16 %rects_val_width_load to i17

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="10">
<![CDATA[
:19  %rects_val_height_loa_2 = load i16* %rects_val_height_add_2, align 2

]]></Node>
<StgValue><ssdm name="rects_val_height_loa_2"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="16">
<![CDATA[
:20  %tmp_137_i_cast = sext i16 %rects_val_height_loa_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_137_i_cast"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:21  %tmp_138_i = add i17 %tmp_i_cast, %tmp_137_i_cast

]]></Node>
<StgValue><ssdm name="tmp_138_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="17">
<![CDATA[
:22  %tmp_139_i1 = sext i17 %tmp_138_i to i32

]]></Node>
<StgValue><ssdm name="tmp_139_i1"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
:23  %tmp_139_i = sitofp i32 %tmp_139_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_139_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
:23  %tmp_139_i = sitofp i32 %tmp_139_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_139_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_140_i = fmul float %tmp_139_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_140_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="129" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_140_i = fmul float %tmp_139_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_140_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %x_assign_7 = fmul float %tmp_140_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="131" st_id="16" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %x_assign_7 = fmul float %tmp_140_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
:26  %p_Val2_1 = bitcast float %x_assign_7 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="32">
<![CDATA[
:29  %loc_V_1 = trunc i32 %p_Val2_1 to i23

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
:30  %tmp_230_i_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_230_i_i_i_i"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="63" op_0_bw="25">
<![CDATA[
:31  %tmp_230_i_i_i_i_cast = zext i25 %tmp_230_i_i_i_i to i63

]]></Node>
<StgValue><ssdm name="tmp_230_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8">
<![CDATA[
:32  %tmp_i_i_i_i_i_cast = zext i8 %loc_V to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:33  %sh_assign = add i9 -127, %tmp_i_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:34  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %tmp_231_i_i_i_i = sub i8 127, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_231_i_i_i_i"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8">
<![CDATA[
:36  %tmp_231_i_i_i_i_cast = sext i8 %tmp_231_i_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_231_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:37  %sh_assign_1 = select i1 %isNeg, i9 %tmp_231_i_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
:38  %sh_assign_1_i_i_i_i_s = sext i9 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_i_i_i_i_s"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="25" op_0_bw="9">
<![CDATA[
:39  %sh_assign_1_i_i_i_i_1 = sext i9 %sh_assign_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_1_i_i_i_i_1"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="63" op_0_bw="32">
<![CDATA[
:40  %tmp_232_i_i_i_i = zext i32 %sh_assign_1_i_i_i_i_s to i63

]]></Node>
<StgValue><ssdm name="tmp_232_i_i_i_i"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:41  %tmp_233_i_i_i_i = lshr i25 %tmp_230_i_i_i_i, %sh_assign_1_i_i_i_i_1

]]></Node>
<StgValue><ssdm name="tmp_233_i_i_i_i"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:42  %tmp_234_i_i_i_i = shl i63 %tmp_230_i_i_i_i_cast, %tmp_232_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_234_i_i_i_i"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:43  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_233_i_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="1">
<![CDATA[
:44  %tmp_2 = zext i1 %tmp_48 to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %tmp_234_i_i_i_i, i32 24, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:46  %p_Val2_3 = select i1 %isNeg, i16 %tmp_2, i16 %tmp_3

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47  %p_Val2_i_i_i_i = sub i16 0, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i_i"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:48  %p_Val2_s = select i1 %p_Result_s, i16 %p_Val2_i_i_i_i, i16 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="16">
<![CDATA[
:49  %tmp_143_i_cast5 = sext i16 %rects_val_x_load_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_143_i_cast5"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="16">
<![CDATA[
:50  %tmp_143_i_cast = sext i16 %rects_val_x_load_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_143_i_cast"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:51  %x_assign_3 = sub i17 %tmp_142_i_cast, %tmp_143_i_cast

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:52  %neg_i_i = sub i17 0, %x_assign_3

]]></Node>
<StgValue><ssdm name="neg_i_i"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:53  %abscond_i_i = icmp sgt i17 %x_assign_3, 0

]]></Node>
<StgValue><ssdm name="abscond_i_i"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
:54  %abs_i_i = select i1 %abscond_i_i, i17 %x_assign_3, i17 %neg_i_i

]]></Node>
<StgValue><ssdm name="abs_i_i"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="16">
<![CDATA[
:55  %tmp_146_i_cast4 = sext i16 %p_Val2_s to i18

]]></Node>
<StgValue><ssdm name="tmp_146_i_cast4"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="16">
<![CDATA[
:56  %tmp_146_i_cast = sext i16 %p_Val2_s to i17

]]></Node>
<StgValue><ssdm name="tmp_146_i_cast"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:57  %tmp_147_i = icmp sgt i17 %abs_i_i, %tmp_146_i_cast

]]></Node>
<StgValue><ssdm name="tmp_147_i"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:58  br i1 %tmp_147_i, label %.preheader4.backedge, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="16">
<![CDATA[
:0  %tmp_149_i_cast3 = sext i16 %rects_val_y_load_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_149_i_cast3"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="16">
<![CDATA[
:1  %tmp_149_i_cast = sext i16 %rects_val_y_load_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_149_i_cast"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %x_assign_4 = sub i17 %tmp_148_i_cast, %tmp_149_i_cast

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %neg_i3_i = sub i17 0, %x_assign_4

]]></Node>
<StgValue><ssdm name="neg_i3_i"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %abscond_i4_i = icmp sgt i17 %x_assign_4, 0

]]></Node>
<StgValue><ssdm name="abscond_i4_i"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
:5  %abs_i5_i = select i1 %abscond_i4_i, i17 %x_assign_4, i17 %neg_i3_i

]]></Node>
<StgValue><ssdm name="abs_i5_i"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp_152_i = icmp sgt i17 %abs_i5_i, %tmp_146_i_cast

]]></Node>
<StgValue><ssdm name="tmp_152_i"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_152_i, label %.preheader4.backedge, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="16">
<![CDATA[
:0  %tmp_154_i_cast = sext i16 %rects_val_width_load_2 to i18

]]></Node>
<StgValue><ssdm name="tmp_154_i_cast"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1  %tmp_156_i = sub i18 %tmp_155_i_cast, %tmp_143_i_cast5

]]></Node>
<StgValue><ssdm name="tmp_156_i"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %x_assign_5 = sub i18 %tmp_156_i, %tmp_154_i_cast

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %neg_i6_i = sub i18 0, %x_assign_5

]]></Node>
<StgValue><ssdm name="neg_i6_i"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %abscond_i7_i = icmp sgt i18 %x_assign_5, 0

]]></Node>
<StgValue><ssdm name="abscond_i7_i"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:5  %abs_i8_i = select i1 %abscond_i7_i, i18 %x_assign_5, i18 %neg_i6_i

]]></Node>
<StgValue><ssdm name="abs_i8_i"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
:6  %tmp_159_i = icmp sgt i18 %abs_i8_i, %tmp_146_i_cast4

]]></Node>
<StgValue><ssdm name="tmp_159_i"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_159_i, label %.preheader4.backedge, label %"SimilarRects<short>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="16">
<![CDATA[
SimilarRects<short>.exit:0  %tmp_161_i_cast = sext i16 %rects_val_height_loa_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_161_i_cast"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
SimilarRects<short>.exit:1  %tmp_163_i = sub i18 %tmp_162_i_cast, %tmp_149_i_cast3

]]></Node>
<StgValue><ssdm name="tmp_163_i"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
SimilarRects<short>.exit:2  %x_assign_6 = sub i18 %tmp_163_i, %tmp_161_i_cast

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
SimilarRects<short>.exit:3  %neg_i9_i = sub i18 0, %x_assign_6

]]></Node>
<StgValue><ssdm name="neg_i9_i"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
SimilarRects<short>.exit:4  %abscond_i10_i = icmp sgt i18 %x_assign_6, 0

]]></Node>
<StgValue><ssdm name="abscond_i10_i"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
SimilarRects<short>.exit:5  %abs_i11_i = select i1 %abscond_i10_i, i18 %x_assign_6, i18 %neg_i9_i

]]></Node>
<StgValue><ssdm name="abs_i11_i"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
SimilarRects<short>.exit:6  %tmp_166_i = icmp sgt i18 %abs_i11_i, %tmp_146_i_cast4

]]></Node>
<StgValue><ssdm name="tmp_166_i"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SimilarRects<short>.exit:7  br i1 %tmp_166_i, label %.preheader4.backedge, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader3:0  %root_6 = phi i32 [ %root2, %.preheader3 ], [ %k_7, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="root_6"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
.preheader3:1  %tmp_30 = sext i32 %root_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:2  %nodes_0_addr_3 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="nodes_0_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
.preheader3:3  %root2 = load i32* %nodes_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="root2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="194" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
.preheader3:3  %root2 = load i32* %nodes_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="root2"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader3:4  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %root2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %tmp_50, label %6, label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_31 = icmp eq i32 %root_6, %root_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_31, label %.preheader4.backedge, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_32 = sext i32 %root_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %nodes_1_addr_2 = getelementptr [1000 x i32]* %nodes_1, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="nodes_1_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
:2  %rank = load i32* %nodes_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="rank"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nodes_1_addr_3 = getelementptr [1000 x i32]* %nodes_1, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="nodes_1_addr_3"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
:4  %rank2 = load i32* %nodes_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="rank2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="204" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
:2  %rank = load i32* %nodes_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="rank"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
:4  %rank2 = load i32* %nodes_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="rank2"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_33 = icmp sgt i32 %rank, %rank2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_33, label %8, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %nodes_0_addr_4 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="nodes_0_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:1  store i32 %root_6, i32* %nodes_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_34 = icmp eq i32 %rank, %rank2

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1">
<![CDATA[
:3  %tmp_35 = zext i1 %tmp_34 to i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_36 = add nsw i32 %rank2, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:5  store i32 %tmp_36, i32* %nodes_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store i32 %root_1, i32* %nodes_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %root_2 = phi i32 [ %root_1, %8 ], [ %root_6, %9 ]

]]></Node>
<StgValue><ssdm name="root_2"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge7:0  %k = phi i32 [ %parent, %11 ], [ %k_7, %10 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge7:1  %tmp_37 = sext i32 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:2  %nodes_0_addr_5 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="nodes_0_addr_5"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge7:3  %parent = load i32* %nodes_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="parent"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="223" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge7:3  %parent = load i32* %nodes_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="parent"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge7:4  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %parent, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:5  br i1 %tmp_51, label %.preheader2.preheader, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store i32 %root_2, i32* %nodes_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2:0  %k_1 = phi i32 [ %parent_1, %12 ], [ %k_6_cast, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
.preheader2:1  %tmp_38 = sext i32 %k_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:2  %nodes_0_addr_6 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="nodes_0_addr_6"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
.preheader2:3  %parent_1 = load i32* %nodes_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="parent_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="233" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
.preheader2:3  %parent_1 = load i32* %nodes_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="parent_1"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader2:4  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %parent_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %tmp_52, label %.preheader4.loopexit, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:0  store i32 %root_2, i32* %nodes_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_147_i" val="0"/>
<literal name="tmp_152_i" val="0"/>
<literal name="tmp_159_i" val="0"/>
<literal name="tmp_166_i" val="0"/>
<literal name="tmp_31" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_147_i" val="1"/>
</and_exp><and_exp><literal name="tmp_152_i" val="1"/>
</and_exp><and_exp><literal name="tmp_159_i" val="1"/>
</and_exp><and_exp><literal name="tmp_166_i" val="1"/>
</and_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4.backedge:0  %root_1_be = phi i32 [ %root_1, %6 ], [ %root_1, %"SimilarRects<short>.exit" ], [ %root_1, %5 ], [ %root_1, %4 ], [ %root_1, %3 ], [ %root_2, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="root_1_be"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_147_i" val="1"/>
</and_exp><and_exp><literal name="tmp_152_i" val="1"/>
</and_exp><and_exp><literal name="tmp_159_i" val="1"/>
</and_exp><and_exp><literal name="tmp_166_i" val="1"/>
</and_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.backedge:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="241" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader1:0  %root_3 = phi i31 [ %i_3, %._crit_edge8 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="root_3"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="31">
<![CDATA[
.preheader1:1  %root_3_cast = zext i31 %root_3 to i32

]]></Node>
<StgValue><ssdm name="root_3_cast"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:2  %tmp_23 = icmp slt i32 %root_3_cast, %rects_length_read_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1000, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader1:4  %i_3 = add i31 %root_3, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="246" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %tmp_23, label %.preheader.preheader, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
:0  %nclasses_load_1 = load i32* %nclasses

]]></Node>
<StgValue><ssdm name="nclasses_load_1"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %nclasses_load_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %root3 = phi i32 [ %root_5, %.preheader ], [ %root_3_cast, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="root3"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
.preheader:1  %tmp_25 = sext i32 %root3 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:2  %nodes_0_addr_2 = getelementptr [1000 x i32]* %nodes_0, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="nodes_0_addr_2"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
.preheader:3  %root_5 = load i32* %nodes_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="root_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="254" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="10">
<![CDATA[
.preheader:3  %root_5 = load i32* %nodes_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="root_5"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:4  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %root_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_44, label %13, label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %nodes_1_addr_1 = getelementptr [1000 x i32]* %nodes_1, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="nodes_1_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
:1  %nodes_1_load = load i32* %nodes_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="nodes_1_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="259" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
:1  %nodes_1_load = load i32* %nodes_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="nodes_1_load"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %nodes_1_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_49, label %._crit_edge8, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
:0  %nclasses_load = load i32* %nclasses

]]></Node>
<StgValue><ssdm name="nclasses_load"/></StgValue>
</operation>

<operation id="263" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %nclasses_1 = add nsw i32 %nclasses_load, 1

]]></Node>
<StgValue><ssdm name="nclasses_1"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_27 = xor i32 %nclasses_load, -1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3  store i32 %tmp_27, i32* %nodes_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %nclasses_1, i32* %nclasses

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="268" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge8:0  %nodes_1_load_1 = load i32* %nodes_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="nodes_1_load_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="269" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge8:0  %nodes_1_load_1 = load i32* %nodes_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="nodes_1_load_1"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge8:1  %tmp_28 = xor i32 %nodes_1_load_1, -1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge8:2  %tmp_29 = zext i31 %root_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge8:3  %labels_addr = getelementptr [1000 x i32]* %labels, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="labels_addr"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
._crit_edge8:4  store i32 %tmp_28, i32* %labels_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8:5  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
