FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    1.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C28xxx microcontroller devices.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting	
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) 
                                        (0082) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0083) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0084) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0085) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0086) ; bytes on the stack which are otherwise required for the return address. If
                                        (0087) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0088) ; release, the C compiler automatically places an infinite loop at the end
                                        (0089) ; of main, rather than a return instruction.)
                                        (0090) ;
                                        (0091) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0092) 
                                        (0093) 
                                        (0094) ;-----------------------------------------------------------------------------
                                        (0095) ; Interrupt Vector Table
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;
                                        (0098) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0099) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0100) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0101) ; vector jump targets are modified automatically according to the user
                                        (0102) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0103) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0104) ; configuration files. If you need to hard code a vector, update the
                                        (0105) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0106) ; of this file.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) 
                                        (0109)     AREA TOP (ROM, ABS, CON)
                                        (0110) 
                                        (0111)     org   0                        ;Reset Interrupt Vector
                                        (0112) IF	(TOOLCHAIN & HITECH)
                                        (0113) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0114) ELSE
0000: 80 7F    JMP   0x0080             (0115)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0116) ENDIF
                                        (0117)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0118)     ;---------------------------------------------------
                                        (0119)     ; Insert your custom code below this banner
                                        (0120)     ;---------------------------------------------------
                                        (0121) 
                                        (0122)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0123)     halt                           ;Stop execution if power falls too low
                                        (0124) 
                                        (0125)     org   08h                      ;Analog Column 0 / Decimator 0 Interrupt Vector
                                        (0126)     // call	void_handler
0008: 7E       RETI                     (0127)     reti
                                        (0128) 
                                        (0129)     org   0Ch                      ;Analog Column 1 / Decimator 1 Interrupt Vector
                                        (0130)     // call	void_handler
000C: 7E       RETI                     (0131)     reti
                                        (0132) 
                                        (0133)     org   10h                      ;Analog Column 2 / Decimator 2 Interrupt Vector
                                        (0134)     // call	void_handler
0010: 7E       RETI                     (0135)     reti
                                        (0136) 
                                        (0137)     org   14h                      ;Analog Column 3 / Decimator 3 Interrupt Vector
                                        (0138)     // call	void_handler
0014: 7E       RETI                     (0139)     reti
                                        (0140)     
                                        (0141)     org   18h                      ;VC3 Interrupt Vector
                                        (0142)     // call	void_handler
0018: 7E       RETI                     (0143)     reti
                                        (0144) 
                                        (0145)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0146)     // call	void_handler
001C: 7E       RETI                     (0147)     reti
                                        (0148) 
                                        (0149)     org   20h                      ;PSoC Block DBC00 Interrupt Vector
                                        (0150)     // call	void_handler
0020: 7E       RETI                     (0151)     reti
                                        (0152) 
                                        (0153)     org   24h                      ;PSoC Block DBC01 Interrupt Vector
                                        (0154)     // call	void_handler
0024: 7E       RETI                     (0155)     reti
                                        (0156) 
                                        (0157)     org   28h                      ;PSoC Block DCC02 Interrupt Vector
                                        (0158)     // call	void_handler
0028: 7E       RETI                     (0159)     reti
                                        (0160) 
                                        (0161)     org   2Ch                      ;PSoC Block DCC03 Interrupt Vector
                                        (0162)     // call	void_handler
002C: 7E       RETI                     (0163)     reti
                                        (0164)     
                                        (0165)     org   30h                      ;PSoC Block DBC10 Interrupt Vector
                                        (0166)     // call	void_handler
0030: 7E       RETI                     (0167)     reti
                                        (0168) 
                                        (0169)     org   34h                      ;PSoC Block DBC11 Interrupt Vector
                                        (0170)     // call	void_handler
0034: 7E       RETI                     (0171)     reti
                                        (0172) 
                                        (0173)     org   38h                      ;PSoC Block DCC12 Interrupt Vector
                                        (0174)     // call	void_handler
0038: 7E       RETI                     (0175)     reti
                                        (0176) 
                                        (0177)     org   3Ch                      ;PSoC Block DCC13 Interrupt Vector
                                        (0178)     // call	void_handler
003C: 7E       RETI                     (0179)     reti
                                        (0180) 
                                        (0181) 	org   40h                      ;PSoC Block DBC20 Interrupt Vector
                                        (0182)     // call	void_handler
0040: 7E       RETI                     (0183)     reti
                                        (0184) 	
                                        (0185) 	org   44h                      ;PSoC Block DBC21 Interrupt Vector
                                        (0186)     // call	void_handler
0044: 7E       RETI                     (0187)     reti
                                        (0188) 	
                                        (0189) 	org   48h                      ;PSoC Block DCC22 Interrupt Vector
                                        (0190)     // call	void_handler
0048: 7E       RETI                     (0191)     reti
                                        (0192) 	
                                        (0193) 	org   4Ch                      ;PSoC Block DCC23 Interrupt Vector
                                        (0194)     // call	void_handler
004C: 7E       RETI                     (0195)     reti
                                        (0196) 	 
                                        (0197)     org   60h                      ;PSoC I2C0 Interrupt Vector
0060: 7D 05 82 LJMP  _I2CHW_Temp_ISR    (0198)     ljmp	_I2CHW_Temp_ISR
0063: 7E       RETI                     (0199)     reti
                                        (0200) 
                                        (0201) 	org   64h                      ;PSoC I2C1 Interrupt Vector
                                        (0202)     // call	void_handler
0064: 7E       RETI                     (0203)     reti
                                        (0204) 	
                                        (0205) 	org   68h                      ;PSoC SARADC Interrupt Vector
                                        (0206)     // call	void_handler
0068: 7E       RETI                     (0207)     reti
                                        (0208) 	
                                        (0209) 	org   6Ch                      ;PSoC RTC Interrupt Vector
                                        (0210)     // call	void_handler
006C: 7E       RETI                     (0211)     reti
                                        (0212) 	
                                        (0213) 	org   70h                      ;Analog Column 4 Interrupt Vector
                                        (0214)     // call	void_handler
0070: 7E       RETI                     (0215)     reti
                                        (0216) 	
                                        (0217) 	org   74h                      ;Analog Column 5 Interrupt Vector
                                        (0218)     // call	void_handler
0074: 7E       RETI                     (0219)     reti
                                        (0220) 	
                                        (0221)     org   7Ch                      ;Sleep Timer Interrupt Vector
                                        (0222)     // call	void_handler
007C: 7E       RETI                     (0223)     reti
0080: 71 10    OR    F,0x10             
                                        (0224)     ;---------------------------------------------------
                                        (0225)     ; Insert your custom code above this banner
                                        (0226)     ;---------------------------------------------------
                                        (0227)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0228) 
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;  Start of Execution.
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0233) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0234) ;
                                        (0235) 
                                        (0236) IF	(TOOLCHAIN & HITECH)
                                        (0237)  	AREA PD_startup(CODE, REL, CON)
                                        (0238) ELSE
                                        (0239)     org 80h
                                        (0240) ENDIF
                                        (0241) __Start:
                                        (0242) 
                                        (0243)     ; initialize SMP values for voltage stabilization, if required,
                                        (0244)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0245)     ; least for now. 
                                        (0246)     ;
                                        (0247)     M8C_SetBank1
0082: 62 E3 87 MOV   REG[0xE3],0x87     (0248)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0085: 70 EF    AND   F,0xEF             
0087: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0249)     M8C_SetBank0
                                        (0250) 
                                        (0251) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0252) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0253)     M8C_EnableWatchDog
                                        (0254) ENDIF
                                        (0255) 
                                        (0256) IF ( SELECT_32K )
                                        (0257)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0258) ELSE
008A: 41 FE FB AND   REG[0xFE],0xFB     (0259)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0260) ENDIF
                                        (0261) 
                                        (0262)     ;---------------------------
                                        (0263)     ; Set up the Temporary stack
                                        (0264)     ;---------------------------
                                        (0265)     ; A temporary stack is set up for the SSC instructions.
                                        (0266)     ; The real stack start will be assigned later.
                                        (0267)     ;
                                        (0268) _stack_start:          equ 80h
008D: 50 80    MOV   A,0x80             (0269)     mov   A, _stack_start          ; Set top of stack to end of used RAM
008F: 4E       SWAP  SP,A               (0270)     swap  SP, A                    ; This is only temporary if going to LMM
0090: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0271) 
                                        (0272)     ;------------------------
                                        (0273)     ; Set Power-related Trim 
                                        (0274)     ;------------------------
                                        (0275) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0276) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0277)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0278)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0279)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0280) ELSE
                                        (0281) 	IF ( AGND_BYPASS )
                                        (0282)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0283)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0284)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0285)     ; value using the proper trim values.
                                        (0286)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0287)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0288)   ENDIF
                                        (0289)  ENDIF
                                        (0290) ENDIF ; 5.0 V Operation
                                        (0291) 
                                        (0292) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0293)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0294)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0295)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0296)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0297)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0298)  ENDIF
                                        (0299) ENDIF ; 3.3 Volt Operation
                                        (0300) 
                                        (0301) 
0093: 55 F8 00 MOV   [0xF8],0x0         (0302)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
0096: 55 F9 00 MOV   [0xF9],0x0         (0303)     mov  [bSSC_KEYSP], 0
0099: 71 10    OR    F,0x10             
                                        (0304) 
                                        (0305)     ;---------------------------------------
                                        (0306)     ; Initialize Crystal Oscillator and PLL
                                        (0307)     ;---------------------------------------
                                        (0308) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0309)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0310)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0311)     ; is left off.  The SleepTimer period is set to 1 sec to time the wait for
                                        (0312)     ; the ECO to stabilize.
                                        (0313)     ;
                                        (0314)     M8C_SetBank1
                                        (0315)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0316)     M8C_SetBank0
                                        (0317)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0318)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0319)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0320) .WaitFor1s:
                                        (0321)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0322)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0323)                                           ;  since interrupts are not globally enabled
                                        (0324) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0325)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0326)     M8C_SetBank1
009B: 62 E0 02 MOV   REG[0xE0],0x2      (0327)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
009E: 70 EF    AND   F,0xEF             
00A0: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0328)     M8C_SetBank0
                                        (0329)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0330) 
                                        (0331) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0332) 
                                        (0333) IF ( PLL_MODE )
                                        (0334)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0335)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0336)     ;
                                        (0337)     M8C_SetBank1
                                        (0338)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0339)     M8C_SetBank0
                                        (0340)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0341)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0342) 
                                        (0343) .WaitFor16ms:
                                        (0344)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0345)     jz   .WaitFor16ms
                                        (0346)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0347)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0348)     M8C_SetBank0
                                        (0349) 
                                        (0350) IF      ( WAIT_FOR_32K )
                                        (0351) ELSE ; !( WAIT_FOR_32K )
                                        (0352)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0353)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0354) ENDIF ;(WAIT_FOR_32K)
                                        (0355) ENDIF ;(PLL_MODE)
                                        (0356) 
                                        (0357) 	;-------------------------------------------------------
                                        (0358)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0359)     ;-------------------------------------------------------
                                        (0360) 
                                        (0361)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0362) 
                                        (0363) IF (SYSCLK_SOURCE)
                                        (0364)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0365) ENDIF
                                        (0366)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0367) 
                                        (0368) 	;------------------------
                                        (0369) 	; Close CT leakage path.
                                        (0370) 	;------------------------
00A3: 62 71 05 MOV   REG[0x71],0x5      (0371) 	mov reg[ACC00CR0], 05h
00A6: 62 75 05 MOV   REG[0x75],0x5      (0372) 	mov reg[ACC01CR0], 05h
00A9: 62 79 05 MOV   REG[0x79],0x5      (0373) 	mov reg[ACC02CR0], 05h
00AC: 62 7D 05 MOV   REG[0x7D],0x5      (0374) 	mov reg[ACC03CR0], 05h
00AF: 62 D1 03 MOV   REG[0xD1],0x3      
                                        (0375) 
                                        (0376) 
                                        (0377) 
                                        (0378) IF	(TOOLCHAIN & HITECH)
                                        (0379)     ;---------------------------------------------
                                        (0380)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0381)     ;---------------------------------------------
                                        (0382) 	global		__Lstackps
                                        (0383) 	mov     a,low __Lstackps
                                        (0384) 	swap    a,sp
                                        (0385) 
                                        (0386) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0387)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0388)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0389)     RAM_SETPAGE_CUR 0
                                        (0390)     RAM_SETPAGE_MVW 0
                                        (0391)     RAM_SETPAGE_MVR 0
                                        (0392)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0393)       or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0394)     ELSE
                                        (0395)       or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0396)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0397) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0398) ELSE
                                        (0399)     ;---------------------------------------------
                                        (0400)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0401)     ;---------------------------------------------
                                        (0402) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0403)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00B2: 50 00    MOV   A,0x0              (0404)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00B4: 4E       SWAP  SP,A               (0405)     swap  A, SP
00B5: 62 D3 03 MOV   REG[0xD3],0x3      
00B8: 62 D0 00 MOV   REG[0xD0],0x0      
00BB: 62 D5 00 MOV   REG[0xD5],0x0      
00BE: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0406)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0407)     RAM_SETPAGE_CUR 0
                                        (0408)     RAM_SETPAGE_MVW 0
                                        (0409)     RAM_SETPAGE_MVR 0
                                        (0410) 
                                        (0411)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00C1: 71 C0    OR    F,0xC0             (0412)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0413)   ELSE
                                        (0414)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0415)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0416) ELSE
                                        (0417)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0418)     swap  SP, A
                                        (0419) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0420) ENDIF ;	TOOLCHAIN
                                        (0421) 
                                        (0422)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0423)     ;---------------------------------------------------
                                        (0424)     ; Insert your custom code below this banner
                                        (0425)     ;---------------------------------------------------
                                        (0426) 
                                        (0427)     ;---------------------------------------------------
                                        (0428)     ; Insert your custom code above this banner
                                        (0429)     ;---------------------------------------------------
                                        (0430)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0431) 
                                        (0432)     ;-------------------------
                                        (0433)     ; Load Base Configuration
                                        (0434)     ;-------------------------
                                        (0435)     ; Load global parameter settings and load the user modules in the
                                        (0436)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0437)     ; to minimize start up time; (2) We may still need to play with the
                                        (0438)     ; Sleep Timer.
                                        (0439)     ;
00C3: 7C 03 27 LCALL 0x0327             (0440)     lcall LoadConfigInit
00C6: 70 EF    AND   F,0xEF             
                                        (0441)     M8C_SetBank0
                                        (0442) 
                                        (0443)     ;-----------------------------------
                                        (0444)     ; Initialize C Run-Time Environment
                                        (0445)     ;-----------------------------------
                                        (0446) IF ( C_LANGUAGE_SUPPORT )
                                        (0447) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0448)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0449)     mov  [__r0],<__bss_start
                                        (0450) BssLoop:
                                        (0451)     cmp  [__r0],<__bss_end
                                        (0452)     jz   BssDone
                                        (0453)     mvi  [__r0],A
                                        (0454)     jmp  BssLoop
                                        (0455) BssDone:
                                        (0456)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0457)     mov  X,<__idata_start
                                        (0458)     mov  [__r0],<__data_start
                                        (0459) IDataLoop:
                                        (0460)     cmp  [__r0],<__data_end
                                        (0461)     jz   C_RTE_Done
                                        (0462)     push A
                                        (0463)     romx
                                        (0464)     mvi  [__r0],A
                                        (0465)     pop  A
                                        (0466)     inc  X
                                        (0467)     adc  A,0
                                        (0468)     jmp  IDataLoop
                                        (0469) 
                                        (0470) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0471) 
                                        (0472) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00C8: 62 D0 00 MOV   REG[0xD0],0x0      (0473)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0474)                                        ; to use the Virtual Register page.
                                        (0475) 
                                        (0476)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0477)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0478)     ; text segment and may have been relocated by the Code Compressor.
                                        (0479)     ;
00CB: 50 02    MOV   A,0x2              (0480)     mov   A, >__pXIData                ; Get the address of the flash
00CD: 57 60    MOV   X,0x60             (0481)     mov   X, <__pXIData                ;   pointer to the xidata area.
00CF: 08       PUSH  A                  (0482)     push  A
00D0: 28       ROMX                     (0483)     romx                               ; get the MSB of xidata's address
00D1: 53 0F    MOV   [__r0],A           (0484)     mov   [__r0], A
00D3: 18       POP   A                  (0485)     pop   A
00D4: 75       INC   X                  (0486)     inc   X
00D5: 09 00    ADC   A,0x0              (0487)     adc   A, 0
00D7: 28       ROMX                     (0488)     romx                               ; get the LSB of xidata's address
00D8: 4B       SWAP  A,X                (0489)     swap  A, X
00D9: 51 0F    MOV   A,[__r0]           (0490)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0491)                                        ;   XIData structure list in flash
00DB: 80 04    JMP   0x00E0             (0492)     jmp   .AccessStruct
                                        (0493) 
                                        (0494)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0495)     ; values of C variables. Each structure contains 3 member elements.
                                        (0496)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0497)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0498)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0499)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0500)     ; value in the second member element, an unsigned byte:
                                        (0501)     ; (1) If the value of the second element is non-zero, it represents
                                        (0502)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0503)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0504)     ; the bytes are copied to the block of RAM.
                                        (0505)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0506)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0507)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0508) 
                                        (0509) .AccessNextStructLoop:
00DD: 75       INC   X                  (0510)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0511)     adc   A, 0
00E0: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0512) .AccessStruct:                         ; Entry point for first block
                                        (0513)     ;
                                        (0514)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0515)     ;
                                        (0516)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00E3: 08       PUSH  A                  (0517)     push  A
00E4: 28       ROMX                     (0518)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00E5: 60 D5    MOV   REG[0xD5],A        (0519)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00E7: 74       INC   A                  (0520)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00E8: A0 4B    JZ    0x0134             (0521)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00EA: 18       POP   A                  (0522)     pop   A                            ; restore pXIData to [A,X]
00EB: 75       INC   X                  (0523)     inc   X                            ; pXIData++
00EC: 09 00    ADC   A,0x0              (0524)     adc   A, 0
00EE: 08       PUSH  A                  (0525)     push  A
00EF: 28       ROMX                     (0526)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00F0: 53 0F    MOV   [__r0],A           (0527)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00F2: 18       POP   A                  (0528)     pop   A                            ; restore pXIData to [A,X]
00F3: 75       INC   X                  (0529)     inc   X                            ; pXIData++ (point to size)
00F4: 09 00    ADC   A,0x0              (0530)     adc   A, 0
00F6: 08       PUSH  A                  (0531)     push  A
00F7: 28       ROMX                     (0532)     romx                               ; Get the size (CPU.A <- *pXIData)
00F8: A0 1C    JZ    0x0115             (0533)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00FA: 53 0E    MOV   [__r1],A           (0534)     mov   [__r1], A                    ;             else downcount in __r1
00FC: 18       POP   A                  (0535)     pop   A                            ; restore pXIData to [A,X]
                                        (0536) 
                                        (0537) .CopyNextByteLoop:
                                        (0538)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0539)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0540)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0541)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0542)     ;
00FD: 75       INC   X                  (0543)     inc   X                            ; pXIData++ (point to next data byte)
00FE: 09 00    ADC   A,0x0              (0544)     adc   A, 0
0100: 08       PUSH  A                  (0545)     push  A
0101: 28       ROMX                     (0546)     romx                               ; Get the data value (CPU.A <- *pXIData)
0102: 3F 0F    MVI   [__r0],A           (0547)     mvi   [__r0], A                    ; Transfer the data to RAM
0104: 47 0F FF TST   [__r0],0xFF        (0548)     tst   [__r0], 0xff                 ; Check for page crossing
0107: B0 06    JNZ   0x010E             (0549)     jnz   .CopyLoopTail                ;   No crossing, keep going
0109: 5D D5    MOV   A,REG[0xD5]        (0550)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
010B: 74       INC   A                  (0551)     inc   A
010C: 60 D5    MOV   REG[0xD5],A        (0552)     mov   reg[ MVW_PP], A
                                        (0553) .CopyLoopTail:
010E: 18       POP   A                  (0554)     pop   A                            ; restore pXIData to [A,X]
010F: 7A 0E    DEC   [__r1]             (0555)     dec   [__r1]                       ; End of this array in flash?
0111: BF EB    JNZ   0x00FD             (0556)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0113: 8F C9    JMP   0x00DD             (0557)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0558) 
                                        (0559) .ClearRAMBlockToZero:
0115: 18       POP   A                  (0560)     pop   A                            ; restore pXIData to [A,X]
0116: 75       INC   X                  (0561)     inc   X                            ; pXIData++ (point to next data byte)
0117: 09 00    ADC   A,0x0              (0562)     adc   A, 0
0119: 08       PUSH  A                  (0563)     push  A
011A: 28       ROMX                     (0564)     romx                               ; Get the run length (CPU.A <- *pXIData)
011B: 53 0E    MOV   [__r1],A           (0565)     mov   [__r1], A                    ; Initialize downcounter
011D: 50 00    MOV   A,0x0              (0566)     mov   A, 0                         ; Initialize source data
                                        (0567) 
                                        (0568) .ClearRAMBlockLoop:
                                        (0569)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0570)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0571)     ;
011F: 3F 0F    MVI   [__r0],A           (0572)     mvi   [__r0], A                    ; Clear a byte
0121: 47 0F FF TST   [__r0],0xFF        (0573)     tst   [__r0], 0xff                 ; Check for page crossing
0124: B0 08    JNZ   0x012D             (0574)     jnz   .ClearLoopTail               ;   No crossing, keep going
0126: 5D D5    MOV   A,REG[0xD5]        (0575)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0128: 74       INC   A                  (0576)     inc   A
0129: 60 D5    MOV   REG[0xD5],A        (0577)     mov   reg[ MVW_PP], A
012B: 50 00    MOV   A,0x0              (0578)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0579) .ClearLoopTail:
012D: 7A 0E    DEC   [__r1]             (0580)     dec   [__r1]                       ; Was this the last byte?
012F: BF EF    JNZ   0x011F             (0581)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0131: 18       POP   A                  (0582)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0132: 8F AA    JMP   0x00DD             (0583)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0584) 
                                        (0585) .C_RTE_WrapUp:
0134: 18       POP   A                  (0586)     pop   A                            ; balance stack
0135: 71 10    OR    F,0x10             
0137: 70 EF    AND   F,0xEF             
                                        (0587) 
                                        (0588) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0589) 
                                        (0590) C_RTE_Done:
                                        (0591) 
                                        (0592) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0593) 
                                        (0594)     ;-------------------------------
                                        (0595)     ; Voltage Stabilization for SMP
                                        (0596)     ;-------------------------------
                                        (0597) 
                                        (0598) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0599) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0600)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0601)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0602)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0603)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0604)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0605)     M8C_SetBank1
                                        (0606)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0607)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0608)     M8C_SetBank0
                                        (0609)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0610)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0611) .WaitFor2ms:
                                        (0612)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0613)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0614) ENDIF ; SMP is operational
                                        (0615) ENDIF ; 5.0V Operation
                                        (0616) 
                                        (0617)     ;-------------------------------
                                        (0618)     ; Set Power-On Reset (POR) Level
                                        (0619)     ;-------------------------------
                                        (0620) 
                                        (0621)     ; This checks for improper selection of CPU voltage and processer speed ratings. If an improper selection 
                                        (0622)     ; is made (in the global resources section of the device editor), a compilation error is created, disallowing
                                        (0623)     ; this selection. If the selection is valid, the POR level is then set.
                                        (0624)     ; Invalid cases checked: 
                                        (0625)     ;   -At 3.3 volt operation, the cpu rate must be at or below 12 MHz
                                        (0626) 
                                        (0627) 
                                        (0628) IF (POWER_SETTING & POWER_SET_3V3)		; 3.3V Operation?
                                        (0629)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** SLIMO = 6MHZ, Do Nothing ***
                                        (0630)  ELSE
                                        (0631)    IF (CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz)	; Not 24 MHz, Do Nothing...
                                        (0632)    ELSE						; Otherwise, 24 MHz is selected... raise error
                                        (0633) 	ERROR_PSoC SEE COMMENTS			; Error - cannot use 24 MHz w/ 3.3V operation (Clock <= 12 MHz)
                                        (0634)    ENDIF
                                        (0635)  ENDIF
                                        (0636) ENDIF
                                        (0637)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0638)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0639)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0640)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0641)     ;  Technical Reference Manual #001-52594 for more information.
                                        (0642) 
                                        (0643)     M8C_SetBank1
                                        (0644) 
                                        (0645) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0646)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0647)  ELSE                                       ;    No, fast mode
                                        (0648)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0649)                                             ;       no, set midpoint POR in user code, if desired
                                        (0650)   ELSE ; 24HMz                              ;
                                        (0651)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0652)   ENDIF ; 24MHz
                                        (0653)  ENDIF ; Slow Mode
                                        (0654) ENDIF ; 5.0V Operation
                                        (0655) 
                                        (0656)     M8C_SetBank0
                                        (0657) 
                                        (0658)     ;----------------------------
                                        (0659)     ; Wrap up and invoke "main"
                                        (0660)     ;----------------------------
                                        (0661) 
                                        (0662)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0663)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0664)     ;
0139: 62 E0 00 MOV   REG[0xE0],0x0      (0665)     mov  reg[INT_MSK0],0
013C: 71 10    OR    F,0x10             
                                        (0666) 
                                        (0667)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0668)     ;
                                        (0669)     M8C_SetBank1
013E: 62 E0 00 MOV   REG[0xE0],0x0      (0670)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0141: 43 E2 00 OR    REG[0xE2],0x0      (0671) 	or  reg[OSC_CR2], (SLEEP_TIMER_JUST2)
0144: 70 EF    AND   F,0xEF             
                                        (0672)     M8C_SetBank0
                                        (0673) 
                                        (0674)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0675)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0676)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0677)     ;
0146: 62 E2 00 MOV   REG[0xE2],0x0      (0678)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0679)                                    ; have been set during the boot process.
                                        (0680) IF	(TOOLCHAIN & HITECH)
                                        (0681) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0682) ELSE
                                        (0683) IF ENABLE_LJMP_TO_MAIN
                                        (0684)     ljmp  _main                    ; goto main (no return)
                                        (0685) ELSE
0149: 7C 07 3F LCALL __UserModules_end|__text_start|_main|_main(0686)     lcall _main                    ; call main
                                        (0687) .Exit:
014C: 8F FF    JMP   0x014C             (0688)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0689) ENDIF
                                        (0690) ENDIF ; TOOLCHAIN
                                        (0691) 
                                        (0692)     ;---------------------------------
                                        (0693)     ; Library Access to Global Parms
                                        (0694)     ;---------------------------------
                                        (0695)     ;
                                        (0696)  bGetPowerSetting:
                                        (0697) _bGetPowerSetting:
                                        (0698)     ; Returns value of POWER_SETTING in the A register.
                                        (0699)     ; No inputs. No Side Effects.
                                        (0700)     ;
                                        (0701) IF (POWER_SETTING & POWER_SET_2V7)
                                        (0702)     mov   A, POWER_SETTING | POWER_SET_SLOW_IMO
                                        (0703) ELSE
014E: 50 10    MOV   A,0x10             (0704)     mov   A, POWER_SETTING          ; Supply voltage and internal main osc
                                        (0705) ENDIF
0150: 7F       RET                      (0706)     ret
                                        (0707) 
                                        (0708) IF	(TOOLCHAIN & HITECH)
                                        (0709) ELSE
                                        (0710)     ;---------------------------------
                                        (0711)     ; Order Critical RAM & ROM AREAs
                                        (0712)     ;---------------------------------
                                        (0713)     ;  'TOP' is all that has been defined so far...
                                        (0714) 
                                        (0715)     ;  ROM AREAs for C CONST, static & global items
                                        (0716)     ;
                                        (0717)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0718)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0719) __idata_start:
                                        (0720) 
                                        (0721)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0722) __func_lit_start:
                                        (0723) 
                                        (0724) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0725)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0726)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0727)     ; relocated by the code compressor, but the text area may shrink and
                                        (0728)     ; that moves xidata around.
                                        (0729)     ;
                                        (0730) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0731) ENDIF
                                        (0732) 
                                        (0733)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0734)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0735) 
                                        (0736)     ; CODE segment for general use
                                        (0737)     ;
                                        (0738)     AREA text (ROM, REL, CON)
                                        (0739) __text_start:
                                        (0740) 
                                        (0741)     ; RAM area usage
                                        (0742)     ;
                                        (0743)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0744) __data_start:
                                        (0745) 
                                        (0746)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0747)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0748)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0749) __bss_start:
                                        (0750) ENDIF ; TOOLCHAIN
                                        (0751) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
0262: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_pdproject1_Bank1
                                        (0019) export LoadConfigTBL_pdproject1_Bank0
                                        (0020) export LoadConfigTBL_pdproject1_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_pdproject1_Bank0:
                                        (0023) ;  Instance name I2CHW_Temp, User Module I2CHW
                                        (0024) ;  Global Register values Bank 0
                                        (0025) 	db		62h, 00h		; AnalogClockSelect3 register (CLK_CR3)
                                        (0026) 	db		60h, 29h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0027) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0028) 	db		61h, 00h		; AnalogMuxBusConfig register (AMUX_CFG)
                                        (0029) 	db		fch, 00h		; AnalogMuxDACData:0 register (IDACR_D)
                                        (0030) 	db		fdh, 00h		; AnalogMuxDACData:1 register (IDACL_D)
                                        (0031) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0032) 	db		65h, 00h		; AnalogSynchronizationControl register (ASY_CR)
                                        (0033) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0034) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0035) 	db		a0h, 00h		; DecimatorDataHigh:0 register (DEC0_DH)
                                        (0036) 	db		a2h, 00h		; DecimatorDataHigh:1 register (DEC1_DH)
                                        (0037) 	db		a4h, 00h		; DecimatorDataHigh:2 register (DEC2_DH)
                                        (0038) 	db		a6h, 00h		; DecimatorDataHigh:3 register (DEC3_DH)
                                        (0039) 	db		a1h, 00h		; DecimatorDataLow:0 register (DEC0_DL)
                                        (0040) 	db		a3h, 00h		; DecimatorDataLow:1 register (DEC1_DL)
                                        (0041) 	db		a5h, 00h		; DecimatorDataLow:2 register (DEC2_DL)
                                        (0042) 	db		a7h, 00h		; DecimatorDataLow:3 register (DEC3_DL)
                                        (0043) 	db		d6h, 48h		; I2CConfig:0 register (I2C0_CFG)
                                        (0044) 	db		e8h, 00h		; Multiply0InputX register (MUL0_X)
                                        (0045) 	db		e9h, 00h		; Multiply0InputY register (MUL0_Y)
                                        (0046) 	db		a8h, 00h		; Multiply1InputX register (MUL1_X)
                                        (0047) 	db		a9h, 00h		; Multiply1InputY register (MUL1_Y)
                                        (0048) 	db		b7h, 00h		; RowDigitalInterconnectInputSelect:0 register (RDI0DSM)
                                        (0049) 	db		bfh, 00h		; RowDigitalInterconnectInputSelect:1 register (RDI1DSM)
                                        (0050) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0051) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0052) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0053) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0054) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0055) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0RO0)
                                        (0056) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0RO1)
                                        (0057) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0058) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0059) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0060) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0061) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0062) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1RO0)
                                        (0063) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1RO1)
                                        (0064) 	db		ffh
                                        (0065) LoadConfigTBL_pdproject1_Bank1:
                                        (0066) ;  Instance name I2CHW_Temp, User Module I2CHW
                                        (0067) ;  Global Register values Bank 1
                                        (0068) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0069) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0070) 	db		8bh, 00h		; AnalogColumnClockDivide register (ACE_CLK_CR3)
                                        (0071) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0072) 	db		8ah, 00h		; AnalogEClockSelect1 register (ACE_CLK_CR1)
                                        (0073) 	db		89h, 00h		; AnalogEColumnClockSelect register (ACE_CLK_CR0)
                                        (0074) 	db		75h, 09h		; AnalogEColumnInputSelect register (ACE_AMX_IN)
                                        (0075) 	db		76h, 00h		; AnalogEComparatorControl0 register (ACE_CMP_CR0)
                                        (0076) 	db		77h, 00h		; AnalogEComparatorControl1 register (ACE_CMP_CR1)
                                        (0077) 	db		7ah, 33h		; AnalogELUTControl0 register (ACE_ALT_CR0)
                                        (0078) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0079) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0080) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0081) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0082) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0083) 	db		6ah, 00h		; AnalogMuxBusConfig1 register (AMUX_CFG1)
                                        (0084) 	db		afh, 00h		; AnalogMuxClock register (AMUX_CLK)
                                        (0085) 	db		7bh, 00h		; AnalogOutBufferControl register (ACE_ABF_CR0)
                                        (0086) 	db		79h, 00h		; ComparatorGlobalInEn register (ACE_CMP_GI_EN)
                                        (0087) 	db		64h, 00h		; ComparatorGlobalOutEn register (CMP_GO_EN)
                                        (0088) 	db		65h, 00h		; ComparatorGlobalOutEn1 register (CMP_GO_EN1)
                                        (0089) 	db		fdh, 00h		; DAC_Control_0 register (IDAC_CR0)
                                        (0090) 	db		dch, 00h		; DAC_Control_1 register (IDAC_CR1)
                                        (0091) 	db		91h, 00h		; DEC_CR0:0 register (DEC0_CR0)
                                        (0092) 	db		95h, 00h		; DEC_CR0:1 register (DEC1_CR0)
                                        (0093) 	db		99h, 00h		; DEC_CR0:2 register (DEC2_CR0)
                                        (0094) 	db		9dh, 00h		; DEC_CR0:3 register (DEC3_CR0)
                                        (0095) 	db		9ah, 00h		; DecimatorControl_5 register (DEC_CR5)
                                        (0096) 	db		92h, 00h		; DecimatorEnable:0 register (DEC_CR3)
                                        (0097) 	db		96h, 00h		; DecimatorEnable:1 register (DEC_CR4)
                                        (0098) 	db		d4h, 00h		; Decimator_Control:0 register (DEC0_CR)
                                        (0099) 	db		d5h, 00h		; Decimator_Control:1 register (DEC1_CR)
                                        (0100) 	db		d6h, 00h		; Decimator_Control:2 register (DEC2_CR)
                                        (0101) 	db		d7h, 00h		; Decimator_Control:3 register (DEC3_CR)
                                        (0102) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0103) 	db		a1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input_Control register (GDI_E_IN_CR)
                                        (0104) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0105) 	db		a3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output_Control register (GDI_E_OU_CR)
                                        (0106) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0107) 	db		a0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input_Control register (GDI_O_IN_CR)
                                        (0108) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0109) 	db		a2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output_Control register (GDI_O_OU_CR)
                                        (0110) 	db		adh, 00h		; I2CAddress:0 register (I2C0_ADDR)
                                        (0111) 	db		e7h, 00h		; IDACMode register (IDACMODE)
                                        (0112) 	db		e1h, ffh		; OscillatorControl_1 register (OSC_CR1)
                                        (0113) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0114) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0115) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0116) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0117) 	db		85h, 00h		; PWM_Control register (ACE_PWM_CR)
                                        (0118) 	db		d8h, 00h		; Port_0_MUXBusCtrl register (MUX_CR0)
                                        (0119) 	db		d9h, 00h		; Port_1_MUXBusCtrl register (MUX_CR1)
                                        (0120) 	db		dah, 00h		; Port_2_MUXBusCtrl register (MUX_CR2)
                                        (0121) 	db		dbh, 00h		; Port_3_MUXBusCtrl register (MUX_CR3)
                                        (0122) 	db		ech, 00h		; Port_4_MUXBusCtrl register (MUX_CR4)
                                        (0123) 	db		edh, 00h		; Port_5_MUXBusCtrl register (MUX_CR5)
                                        (0124) 	db		a7h, 00h		; RTClockControl register (RTCCR)
                                        (0125) 	db		a4h, 00h		; RTCurrentHour register (RTCH)
                                        (0126) 	db		a5h, 00h		; RTCurrentMinute register (RTCM)
                                        (0127) 	db		a6h, 00h		; RTCurrentSecond register (RTCS)
                                        (0128) 	db		82h, 00h		; TSCMPHigh register (SADC_TSCMPH)
                                        (0129) 	db		81h, 00h		; TSCMPLow register (SADC_TSCMPL)
                                        (0130) 	db		71h, 00h		; TSource0 register (SADC_TSCR0)
                                        (0131) 	db		72h, 00h		; TSource1 register (SADC_TSCR1)
                                        (0132) 	db		ffh
                                        (0133) AREA psoc_config(rom, rel)
                                        (0134) LoadConfigTBL_pdproject1_Ordered:
                                        (0135) ;  Ordered Global Register values
                                        (0136) 	M8C_SetBank0
0264: 62 00 00 MOV   REG[0x0],0x0       (0137) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0267: 71 10    OR    F,0x10             
                                        (0138) 	M8C_SetBank1
0269: 62 00 00 MOV   REG[0x0],0x0       (0139) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
026C: 62 01 FF MOV   REG[0x1],0xFF      (0140) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
026F: 70 EF    AND   F,0xEF             
                                        (0141) 	M8C_SetBank0
0271: 62 03 FF MOV   REG[0x3],0xFF      (0142) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
0274: 62 02 00 MOV   REG[0x2],0x0       (0143) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
0277: 71 10    OR    F,0x10             
                                        (0144) 	M8C_SetBank1
0279: 62 02 00 MOV   REG[0x2],0x0       (0145) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
027C: 62 03 00 MOV   REG[0x3],0x0       (0146) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
027F: 70 EF    AND   F,0xEF             
                                        (0147) 	M8C_SetBank0
0281: 62 01 00 MOV   REG[0x1],0x0       (0148) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
0284: 62 04 03 MOV   REG[0x4],0x3       (0149) 	mov	reg[04h], 03h		; Port_1_Data register (PRT1DR)
0287: 71 10    OR    F,0x10             
                                        (0150) 	M8C_SetBank1
0289: 62 04 03 MOV   REG[0x4],0x3       (0151) 	mov	reg[04h], 03h		; Port_1_DriveMode_0 register (PRT1DM0)
028C: 62 05 FF MOV   REG[0x5],0xFF      (0152) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
028F: 70 EF    AND   F,0xEF             
                                        (0153) 	M8C_SetBank0
0291: 62 07 FF MOV   REG[0x7],0xFF      (0154) 	mov	reg[07h], ffh		; Port_1_DriveMode_2 register (PRT1DM2)
0294: 62 06 00 MOV   REG[0x6],0x0       (0155) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0297: 71 10    OR    F,0x10             
                                        (0156) 	M8C_SetBank1
0299: 62 06 00 MOV   REG[0x6],0x0       (0157) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
029C: 62 07 00 MOV   REG[0x7],0x0       (0158) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
029F: 70 EF    AND   F,0xEF             
                                        (0159) 	M8C_SetBank0
02A1: 62 05 00 MOV   REG[0x5],0x0       (0160) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
02A4: 62 08 00 MOV   REG[0x8],0x0       (0161) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
02A7: 71 10    OR    F,0x10             
                                        (0162) 	M8C_SetBank1
02A9: 62 08 00 MOV   REG[0x8],0x0       (0163) 	mov	reg[08h], 00h		; Port_2_DriveMode_0 register (PRT2DM0)
02AC: 62 09 FF MOV   REG[0x9],0xFF      (0164) 	mov	reg[09h], ffh		; Port_2_DriveMode_1 register (PRT2DM1)
02AF: 70 EF    AND   F,0xEF             
                                        (0165) 	M8C_SetBank0
02B1: 62 0B FF MOV   REG[0xB],0xFF      (0166) 	mov	reg[0bh], ffh		; Port_2_DriveMode_2 register (PRT2DM2)
02B4: 62 0A 00 MOV   REG[0xA],0x0       (0167) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
02B7: 71 10    OR    F,0x10             
                                        (0168) 	M8C_SetBank1
02B9: 62 0A 00 MOV   REG[0xA],0x0       (0169) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
02BC: 62 0B 00 MOV   REG[0xB],0x0       (0170) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
02BF: 70 EF    AND   F,0xEF             
                                        (0171) 	M8C_SetBank0
02C1: 62 09 00 MOV   REG[0x9],0x0       (0172) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
02C4: 62 0C 00 MOV   REG[0xC],0x0       (0173) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
02C7: 71 10    OR    F,0x10             
                                        (0174) 	M8C_SetBank1
02C9: 62 0C 00 MOV   REG[0xC],0x0       (0175) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
02CC: 62 0D 00 MOV   REG[0xD],0x0       (0176) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
02CF: 70 EF    AND   F,0xEF             
                                        (0177) 	M8C_SetBank0
02D1: 62 0F 00 MOV   REG[0xF],0x0       (0178) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
02D4: 62 0E 00 MOV   REG[0xE],0x0       (0179) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
02D7: 71 10    OR    F,0x10             
                                        (0180) 	M8C_SetBank1
02D9: 62 0E 00 MOV   REG[0xE],0x0       (0181) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
02DC: 62 0F 00 MOV   REG[0xF],0x0       (0182) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
02DF: 70 EF    AND   F,0xEF             
                                        (0183) 	M8C_SetBank0
02E1: 62 0D 00 MOV   REG[0xD],0x0       (0184) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
02E4: 62 10 00 MOV   REG[0x10],0x0      (0185) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
02E7: 71 10    OR    F,0x10             
                                        (0186) 	M8C_SetBank1
02E9: 62 10 00 MOV   REG[0x10],0x0      (0187) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
02EC: 62 11 00 MOV   REG[0x11],0x0      (0188) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
02EF: 70 EF    AND   F,0xEF             
                                        (0189) 	M8C_SetBank0
02F1: 62 13 00 MOV   REG[0x13],0x0      (0190) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
02F4: 62 12 00 MOV   REG[0x12],0x0      (0191) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
02F7: 71 10    OR    F,0x10             
                                        (0192) 	M8C_SetBank1
02F9: 62 12 00 MOV   REG[0x12],0x0      (0193) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
02FC: 62 13 00 MOV   REG[0x13],0x0      (0194) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
02FF: 70 EF    AND   F,0xEF             
                                        (0195) 	M8C_SetBank0
0301: 62 11 00 MOV   REG[0x11],0x0      (0196) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
0304: 62 14 00 MOV   REG[0x14],0x0      (0197) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
0307: 71 10    OR    F,0x10             
                                        (0198) 	M8C_SetBank1
0309: 62 14 00 MOV   REG[0x14],0x0      (0199) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
030C: 62 15 00 MOV   REG[0x15],0x0      (0200) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
030F: 70 EF    AND   F,0xEF             
                                        (0201) 	M8C_SetBank0
0311: 62 17 00 MOV   REG[0x17],0x0      (0202) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0314: 62 16 00 MOV   REG[0x16],0x0      (0203) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0317: 71 10    OR    F,0x10             
                                        (0204) 	M8C_SetBank1
0319: 62 16 00 MOV   REG[0x16],0x0      (0205) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
031C: 62 17 00 MOV   REG[0x17],0x0      (0206) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
031F: 70 EF    AND   F,0xEF             
                                        (0207) 	M8C_SetBank0
0321: 62 15 00 MOV   REG[0x15],0x0      (0208) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0324: 70 EF    AND   F,0xEF             
                                        (0209) 	M8C_SetBank0
0326: 7F       RET                      (0210) 	ret
                                        (0211) 
                                        (0212) 
                                        (0213) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_pdproject1
                                        (0026) export _LoadConfig_pdproject1
                                        (0027) 
                                        (0028) export NO_SHADOW
                                        (0029) export _NO_SHADOW
                                        (0030) 
                                        (0031) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0032) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0033) 
                                        (0034) AREA psoc_config(rom, rel)
                                        (0035) 
                                        (0036) ;---------------------------------------------------------------------------
                                        (0037) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0038) ;                  parameters handled by boot code, like CPU speed). This
                                        (0039) ;                  function can be called from user code, but typically it
                                        (0040) ;                  is only called from boot.
                                        (0041) ;
                                        (0042) ;       INPUTS: None.
                                        (0043) ;      RETURNS: Nothing.
                                        (0044) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0045) ;               In the large memory model currently only the page
                                        (0046) ;               pointer registers listed below are modified.  This does
                                        (0047) ;               not guarantee that in future implementations of this
                                        (0048) ;               function other page pointer registers will not be
                                        (0049) ;               modified.
                                        (0050) ;          
                                        (0051) ;               Page Pointer Registers Modified: 
                                        (0052) ;               CUR_PP
                                        (0053) ;
                                        (0054) _LoadConfigInit:
                                        (0055)  LoadConfigInit:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0057)     
0327: 7C 03 2E LCALL 0x032E             (0058) 	lcall	LoadConfig_pdproject1
032A: 7C 02 62 LCALL 0x0262             (0059) 	lcall	LoadConfigTBL_pdproject1_Ordered
                                        (0060) 
                                        (0061) 
                                        (0062)     RAM_EPILOGUE RAM_USE_CLASS_4
032D: 7F       RET                      (0063)     ret
                                        (0064) 
                                        (0065) ;---------------------------------------------------------------------------
                                        (0066) ; Load Configuration pdproject1
                                        (0067) ;
                                        (0068) ;    Load configuration registers for pdproject1.
                                        (0069) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0070) ;
                                        (0071) ;       INPUTS: None.
                                        (0072) ;      RETURNS: Nothing.
                                        (0073) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0074) ;               modified as may the Page Pointer registers!
                                        (0075) ;               In the large memory model currently only the page
                                        (0076) ;               pointer registers listed below are modified.  This does
                                        (0077) ;               not guarantee that in future implementations of this
                                        (0078) ;               function other page pointer registers will not be
                                        (0079) ;               modified.
                                        (0080) ;          
                                        (0081) ;               Page Pointer Registers Modified: 
                                        (0082) ;               CUR_PP
                                        (0083) ;
                                        (0084) _LoadConfig_pdproject1:
                                        (0085)  LoadConfig_pdproject1:
                                        (0086)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0087) 
032E: 10       PUSH  X                  (0088) 	push	x
032F: 70 EF    AND   F,0xEF             
                                        (0089)     M8C_SetBank0                    ; Force bank 0
0331: 50 00    MOV   A,0x0              (0090)     mov     a, 0                    ; Specify bank 0
0333: 67       ASR   A                  (0091)     asr     a                       ; Store in carry flag
                                        (0092)                                     ; Load bank 0 table:
0334: 50 01    MOV   A,0x1              (0093)     mov     A, >LoadConfigTBL_pdproject1_Bank0
0336: 57 90    MOV   X,0x90             (0094)     mov     X, <LoadConfigTBL_pdproject1_Bank0
0338: 7C 03 49 LCALL 0x0349             (0095)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0096) 
033B: 50 01    MOV   A,0x1              (0097)     mov     a, 1                    ; Specify bank 1
033D: 67       ASR   A                  (0098)     asr     a                       ; Store in carry flag
                                        (0099)                                     ; Load bank 1 table:
033E: 50 01    MOV   A,0x1              (0100)     mov     A, >LoadConfigTBL_pdproject1_Bank1
0340: 57 DF    MOV   X,0xDF             (0101)     mov     X, <LoadConfigTBL_pdproject1_Bank1
0342: 7C 03 49 LCALL 0x0349             (0102)     lcall   LoadConfig              ; Load the bank 1 values
0345: 70 EF    AND   F,0xEF             
                                        (0103) 
                                        (0104)     M8C_SetBank0                    ; Force return to bank 0
0347: 20       POP   X                  (0105) 	pop		x
                                        (0106) 
                                        (0107)     RAM_EPILOGUE RAM_USE_CLASS_4
0348: 7F       RET                      (0108)     ret
                                        (0109) 
                                        (0110) 
                                        (0111) 
                                        (0112) 
                                        (0113) ;---------------------------------------------------------------------------
                                        (0114) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0115) ;              pairs. Terminate on address=0xFF.
                                        (0116) ;
                                        (0117) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0118) ;           Flag Register Carry bit encodes the Register Bank
                                        (0119) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0120) ;
                                        (0121) ;  RETURNS: nothing.
                                        (0122) ;
                                        (0123) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0124) ;                X-3 Temporary store for register address
                                        (0125) ;                X-2 LSB of config table address
                                        (0126) ;                X-1 MSB of config table address
                                        (0127) ;
                                        (0128) LoadConfig:
                                        (0129)     RAM_PROLOGUE RAM_USE_CLASS_2
0349: 38 02    ADD   SP,0x2             (0130)     add     SP, 2                   ; Set up local vars
034B: 10       PUSH  X                  (0131)     push    X                       ; Save config table address on stack
034C: 08       PUSH  A                  (0132)     push    A
034D: 4F       MOV   X,SP               (0133)     mov     X, SP
034E: 56 FC 00 MOV   [X-4],0x0          (0134)     mov     [X-4], 0                ; Set default Destination to Bank 0
0351: D0 04    JNC   0x0356             (0135)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
0353: 56 FC 01 MOV   [X-4],0x1          (0136)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0137) .BankSelectSaved:
0356: 18       POP   A                  (0138)     pop     A
0357: 20       POP   X                  (0139)     pop     X
0358: 70 EF    AND   F,0xEF             
035A: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0140) 
                                        (0141) LoadConfigLp:
                                        (0142)     M8C_SetBank0                    ; Switch to bank 0
                                        (0143)     M8C_ClearWDT                    ; Clear the watchdog for long inits
035D: 10       PUSH  X                  (0144)     push    X                       ; Preserve the config table address
035E: 08       PUSH  A                  (0145)     push    A
035F: 28       ROMX                     (0146)     romx                            ; Load register address from table
0360: 39 FF    CMP   A,0xFF             (0147)     cmp     A, END_CONFIG_TABLE     ; End of table?
0362: A0 1F    JZ    0x0382             (0148)     jz      EndLoadConfig           ;   Yes, go wrap it up
0364: 4F       MOV   X,SP               (0149)     mov     X, SP                   ;
0365: 48 FC 01 TST   [X-4],0x1          (0150)     tst     [X-4], 1                ; Loading IO Bank 1?
0368: A0 03    JZ    0x036C             (0151)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
036A: 71 10    OR    F,0x10             
                                        (0152)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0153) .IOBankNowSet:
036C: 54 FD    MOV   [X-3],A            (0154)     mov     [X-3], A                ; Stash the register address
036E: 18       POP   A                  (0155)     pop     A                       ; Retrieve the table address
036F: 20       POP   X                  (0156)     pop     X
0370: 75       INC   X                  (0157)     inc     X                       ; Advance to the data byte
0371: 09 00    ADC   A,0x0              (0158)     adc     A, 0
0373: 10       PUSH  X                  (0159)     push    X                       ; Save the config table address again
0374: 08       PUSH  A                  (0160)     push    A
0375: 28       ROMX                     (0161)     romx                            ; load config data from the table
0376: 4F       MOV   X,SP               (0162)     mov     X, SP                   ; retrieve the register address
0377: 59 FD    MOV   X,[X-3]            (0163)     mov     X, [X-3]
0379: 61 00    MOV   REG[X+0x0],A       (0164)     mov     reg[X], A               ; Configure the register
037B: 18       POP   A                  (0165)     pop     A                       ; retrieve the table address
037C: 20       POP   X                  (0166)     pop     X
037D: 75       INC   X                  (0167)     inc     X                       ; advance to next table entry
037E: 09 00    ADC   A,0x0              (0168)     adc     A, 0
0380: 8F D7    JMP   0x0358             (0169)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0170) EndLoadConfig:
0382: 38 FC    ADD   SP,0xFC            (0171)     add     SP, -4
0384: 70 3F    AND   F,0x3F             
0386: 71 C0    OR    F,0xC0             
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_2
0388: 7F       RET                      (0173)     ret
                                        (0174) 
                                        (0175) AREA InterruptRAM(ram, rel)
                                        (0176) 
                                        (0177) NO_SHADOW:
                                        (0178) _NO_SHADOW:
FILE: lib\i2chw_tempmstr.asm            (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
0389: 62 D0 00 MOV   REG[0xD0],0x0      (0003) ;;  FILENAME: I2CHW_TempMSTR.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: <UMName> User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_TempCommon.inc"
                                        (0025) include "I2CHW_TempMstr.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ;  Global Symbols
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) export   I2CHW_Temp_fSendRepeatStart
                                        (0032) export  _I2CHW_Temp_fSendRepeatStart
                                        (0033) export   I2CHW_Temp_fSendStart
                                        (0034) export  _I2CHW_Temp_fSendStart
                                        (0035) export   I2CHW_Temp_SendStop
                                        (0036) export  _I2CHW_Temp_SendStop
                                        (0037) ; export the following 3 functions for C-implementations large or small mem models 
                                        (0038) export  _I2CHW_Temp_fReadBytes
                                        (0039) export  _I2CHW_Temp_bWriteBytes
                                        (0040) export  _I2CHW_Temp_bWriteCBytes
                                        (0041) 
                                        (0042) export   I2CHW_Temp_fWrite
                                        (0043) export  _I2CHW_Temp_fWrite
                                        (0044) 
                                        (0045) export   I2CHW_Temp_bRead
                                        (0046) export  _I2CHW_Temp_bRead
                                        (0047) 
                                        (0048) export    I2CHW_Temp_bReadBusStatus
                                        (0049) export   _I2CHW_Temp_bReadBusStatus
                                        (0050) 
                                        (0051) 
                                        (0052) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0053) 
                                        (0054) export   I2CHW_Temp_fReadBytes
                                        (0055) export   I2CHW_Temp_bWriteBytes
                                        (0056) export   I2CHW_Temp_bWriteCBytes
                                        (0057) 
                                        (0058) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (0059) 
                                        (0060) ;-------------------------------------------------------------------
                                        (0061) ;  Declare the varables for both the assembler and C compiler.
                                        (0062) ;
                                        (0063) ;-------------------------------------------------------------------
                                        (0064) export  I2CHW_Temp_bStatus
                                        (0065) export _I2CHW_Temp_bStatus
                                        (0066) 
                                        (0067) ;-----------------------------------------------
                                        (0068) ; Variable Allocation
                                        (0069) ;-----------------------------------------------
                                        (0070) area InterruptRAM(RAM, REL, CON)
                                        (0071) 
                                        (0072) _I2CHW_Temp_bStatus:
                                        (0073)  I2CHW_Temp_bStatus:                   blk   1  ; Status during transfers
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) ;-----------------------------------------------
                                        (0077) ;  EQUATES
                                        (0078) ;-----------------------------------------------
                                        (0079) I2CHW_Temp_SLAVE_ACKed:                equ 0x01 ; This bit set if Slave ACKed Master
                                        (0080) I2CHW_Temp_SEND_ACK:                   equ 0x10 ; If this flag set, Master should send ACK
                                        (0081) 
                                        (0082) 
                                        (0083) .SECTION
                                        (0084) ;-----------------------------------------------------------------------------
                                        (0085) ;  FUNCTION NAME: I2CHW_Temp_fReadBytes
                                        (0086) ;
                                        (0087) ;  DESCRIPTION:
                                        (0088) ;       Read Multiple bytes from a slave.  Use the ISR to perform operation.
                                        (0089) ;-----------------------------------------------------------------------------
                                        (0090) ;
                                        (0091) ;  ARGUMENTS:
                                        (0092) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0093) ;           to determine if:
                                        (0094) ;             0x01 => Use RepeatStart instead of Start
                                        (0095) ;             0x02 => Don't send Stop
                                        (0096) ;  [SP-6]=> Count of bytes to read.
                                        (0097) ;  [SP-5]=> MSB of Array address to put data in (ignorned for small mem model)
                                        (0098) ;  [SP-4]=> LSB of Array address to put data in 
                                        (0099) ;  [SP-3]=> Address of slave
                                        (0100) ;
                                        (0101) ;  RETURNS:       None
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;          
                                        (0110) ;    Currently only the page pointer registers listed below are modified: 
                                        (0111) ;          CUR_PP
                                        (0112) ;
                                        (0113) ;  THEORY of OPERATION or PROCEDURE:
                                        (0114) ;    I2C and block must be operational.
                                        (0115) ;    This routine will enable the I2C interrupt!
                                        (0116) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (0117) ;    pend on the ISR_ACTIVE bit until it can run
                                        (0118) ;
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) IF	(TOOLCHAIN & HITECH)
                                        (0121) RxMode:         set  -7
                                        (0122) RxCnt:          set  -6
                                        (0123) RxArrayHI:      set  -5
                                        (0124) RxArrayLO:      set  -4
                                        (0125) RxSlaveAddr:    set  -3
                                        (0126) ELSE
                                        (0127) RxMode:         equ  -7
                                        (0128) RxCnt:          equ  -6
                                        (0129) RxArrayHI:      equ  -5
                                        (0130) RxArrayLO:      equ  -4
                                        (0131) RxSlaveAddr:    equ  -3
                                        (0132) ENDIF
                                        (0133) 
                                        (0134) _I2CHW_Temp_fReadBytes:			      
                                        (0135)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0136)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0137) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
038C: 4F       MOV   X,SP               (0138) 	mov   X, SP
                                        (0139) I2CMSCR_NotReady1:
038D: 51 02    MOV   A,[0x2]            (0140)     mov    A, [I2CHW_Temp_RsrcStatus]                      ; test to see if previous command started ISR
038F: 47 02 80 TST   [0x2],0x80         (0141)     tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0142)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0143)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0144)           ;For multi master operations, a pening start or restart
                                        (0145)           ;request might be OK, the master might be waiting to
                                        (0146)           ;acquire the bus from another master
0392: BF FA    JNZ   0x038D             (0147)     jnz   I2CMSCR_NotReady1
0394: 2E 02 80 OR    [0x2],0x80         (0148)     or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE        ; flag set here and cleared by ISR
                                        (0149)     ;get the address from the parameters on the stack
0397: 52 FD    MOV   A,[X-3]            (0150)     mov   A, [X + RxSlaveAddr]
0399: 64       ASL   A                  (0151)     asl   A                                                ; Shift address to the left to make
                                        (0152)                                                            ; a complete byte with the R/W bit.
039A: 29 01    OR    A,0x1              (0153)     or    A,0x01                                           ; OR the address with the Read bit.
039C: 53 01    MOV   [0x1],A            (0154)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
039E: 60 D8    MOV   REG[0xD8],A        (0155)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
03A0: 55 00 00 MOV   [0x0],0x0          (0156)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
03A3: 52 F9    MOV   A,[X-7]            (0157)     mov   A, [X+RxMode]                                    ; place the RxMode in status so ISR can access it
03A5: 53 00    MOV   [0x0],A            (0158)     mov   [I2CHW_Temp_bStatus],A
                                        (0159)     ;
                                        (0160)     ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (0161)     ;
03A7: 10       PUSH  X                  (0162)     push   X                                               ;preserve since it's used later
03A8: 52 FA    MOV   A,[X-6]            (0163)     mov    A, [X+RxCnt]                                    ;get the write buf size
03AA: 08       PUSH  A                  (0164)     push   A
03AB: 52 FB    MOV   A,[X-5]            (0165)     mov    A, [X+RxArrayHI]                                ;get the write addrHI
03AD: 08       PUSH  A                  (0166)     push   A										   
03AE: 52 FC    MOV   A,[X-4]            (0167)     mov    A, [X+RxArrayLO]							                         ;get the write addrLO
03B0: 08       PUSH  A                  (0168)     push   A                                               ;this will be ignored
03B1: 93 0C    CALL  _I2CHW_Temp_InitWrite(0169)     call  I2CHW_Temp_InitWrite                             ;sets the addr and byte count to write to
03B3: 38 FD    ADD   SP,0xFD            (0170)     add    SP, -3
03B5: 20       POP   X                  (0171)     pop    X                                               ;restore X to be used for the rest of this routine
                                        (0172)     
03B6: 51 01    MOV   A,[0x1]            (0173)     mov   A,[I2CHW_Temp_SlaveAddr]
03B8: 48 F9 01 TST   [X-7],0x1          (0174)     tst   [x+RxMode],I2CHW_Temp_RepStart
03BB: B0 0A    JNZ   0x03C6             (0175)     jnz   DoRestartRx
03BD: 49 D7 01 TST   REG[0xD7],0x1      (0176)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
03C0: B0 05    JNZ   0x03C6             (0177)     jnz   DoRestartRx
03C2: 91 2E    CALL  0x04F2             (0178)     call  I2C_DoStart                                      ; Send a start and address.
03C4: 80 03    JMP   0x03C8             (0179)     jmp   CheckRxAck
                                        (0180) DoRestartRx:
03C6: 90 93    CALL  0x045B             (0181)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
03C8: 70 3F    AND   F,0x3F             
03CA: 71 C0    OR    F,0xC0             
                                        (0182)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (0183)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (0184)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (0185) 
                                        (0186) CheckRxAck:                                                ; Test to see if Slave ACKed
                                        (0187)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (0188)         ;is finished.
                                        (0189) End_RD:
                                        (0190)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0191)     RAM_EPILOGUE RAM_USE_CLASS_4
03CC: 7F       RET                      (0192)     ret
03CD: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0193) 
                                        (0194) .ENDSECTION
                                        (0195) 
                                        (0196) .SECTION
                                        (0197) ;-----------------------------------------------------------------------------
                                        (0198) ;  FUNCTION NAME: I2CHW_Temp_bWriteBytes
                                        (0199) ;
                                        (0200) ;  DESCRIPTION:
                                        (0201) ;    Write multiple data bits to slave device.
                                        (0202) ;
                                        (0203) ;-----------------------------------------------------------------------------
                                        (0204) ;
                                        (0205) ;  ARGUMENTS:
                                        (0206) ; [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0207) ;          to determine if:
                                        (0208) ;              0x01 => Use RePeatStart instead of Start
                                        (0209) ;              0x02 => Don't send Stop
                                        (0210) ; [SP-6]=> Count of bytes to write.
                                        (0211) ; [SP-5]=> MSB of Array address to put data in (ignored small mem model).
                                        (0212) ; [SP-4]=> LSB of Array address to put data in.
                                        (0213) ; [SP-3]=> Address of slave
                                        (0214) ;
                                        (0215) ;
                                        (0216) ;  RETURNS:     None
                                        (0217) ;
                                        (0218) ;  SIDE EFFECTS:
                                        (0219) ;    The A and X registers may be modified by this or future implementations
                                        (0220) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0221) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0222) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0223) ;    functions.
                                        (0224) ;          
                                        (0225) ;    Currently only the page pointer registers listed below are modified: 
                                        (0226) ;          CUR_PP
                                        (0227) ;
                                        (0228) ;  THEORY of OPERATION or PROCEDURE:
                                        (0229) ;
                                        (0230) ;-----------------------------------------------------------------------------
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232) TxMode:       set  -7
                                        (0233) TxByteCount:  set  -6
                                        (0234) TxArrayHI:    set  -5
                                        (0235) TxArrayLO:    set  -4
                                        (0236) TxSlaveAddr:  set  -3
                                        (0237) ELSE
                                        (0238) TxMode:       equ  -7
                                        (0239) TxByteCount:  equ  -6
                                        (0240) TxArrayHI:    equ  -5
                                        (0241) TxArrayLO:    equ  -4
                                        (0242) TxSlaveAddr:  equ  -3
                                        (0243) ENDIF
                                        (0244) 
                                        (0245) _I2CHW_Temp_bWriteBytes:
                                        (0246)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0247)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0248) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
                                        (0249) 
03D0: 4F       MOV   X,SP               (0250) 	mov   X, SP
                                        (0251) I2CMSCR_NotReady2:
03D1: 51 02    MOV   A,[0x2]            (0252)     mov    A, [I2CHW_Temp_RsrcStatus]                      ; test to see if previous command started ISR
03D3: 47 02 80 TST   [0x2],0x80         (0253)     tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0254)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0255)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0256)           ;For multi master operations, a pening start or restart
                                        (0257)           ;request might be OK, the master might be waiting to
                                        (0258)           ;acquire the bus from another master
03D6: BF FA    JNZ   0x03D1             (0259)     jnz   I2CMSCR_NotReady2
03D8: 2E 02 80 OR    [0x2],0x80         (0260)     or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE        ; flag set here and cleared at end of ISR
03DB: 52 FD    MOV   A,[X-3]            (0261)     mov   A, [X + TxSlaveAddr]
03DD: 64       ASL   A                  (0262)     asl   A                                                ; Shift address to the left to make
                                        (0263)                                                            ; a complete byte with the R/W bit.
                                        (0264)                                                            ; The ASL takes care of clearing bit 0.
03DE: 55 00 00 MOV   [0x0],0x0          (0265)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
03E1: 53 01    MOV   [0x1],A            (0266)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
03E3: 60 D8    MOV   REG[0xD8],A        (0267)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
03E5: 52 F9    MOV   A,[X-7]            (0268)     mov   A, [X+TxMode]                                    ; place the TxMode in status so ISR can access it
03E7: 53 00    MOV   [0x0],A            (0269)     mov   [I2CHW_Temp_bStatus],A
                                        (0270)     ;
                                        (0271)     ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (0272)     ;
03E9: 10       PUSH  X                  (0273)         push   X                                                ;preserve since it's used later
03EA: 77 FA    INC   [X-6]              (0274)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (0275) 
03EC: 52 FA    MOV   A,[X-6]            (0276)         mov    A, [X+TxByteCount]                               ;get the write buf size
03EE: 08       PUSH  A                  (0277)         push   A
03EF: 52 FB    MOV   A,[X-5]            (0278)         mov    A, [X+TxArrayHI]                                 ;get the write buf addr
03F1: 08       PUSH  A                  (0279)         push   A                                                                                            ;this will be ignored
03F2: 52 FC    MOV   A,[X-4]            (0280)         mov    A, [X+TxArrayLO]                                 ;get the write buf addr
03F4: 08       PUSH  A                  (0281)         push   A
03F5: 93 06    CALL  _I2CHW_Temp_InitRamRead(0282)         call  I2CHW_Temp_InitRamRead                       ;sets the addr and byte count to write to
03F7: 38 FD    ADD   SP,0xFD            (0283)         add SP, -3
03F9: 20       POP   X                  (0284)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0285)     ;and  [I2CHW_Temp_RsrcStatus],~I2C_READFLASH           ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (0286) 
                                        (0287) 
03FA: 51 01    MOV   A,[0x1]            (0288)     mov   A,[I2CHW_Temp_SlaveAddr]
03FC: 48 F9 01 TST   [X-7],0x1          (0289)     tst   [x+TxMode],I2CHW_Temp_RepStart
03FF: B0 0A    JNZ   0x040A             (0290)     jnz   DoRestartTx
0401: 49 D7 01 TST   REG[0xD7],0x1      (0291)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
0404: BF C1    JNZ   0x03C6             (0292)     jnz   DoRestartRx
0406: 90 EA    CALL  0x04F2             (0293)     call  I2C_DoStart                                      ; Send a start and address.
0408: 80 03    JMP   0x040C             (0294)     jmp   DoTxAck
                                        (0295) DoRestartTx:
040A: 90 4F    CALL  0x045B             (0296)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
040C: 70 3F    AND   F,0x3F             
040E: 71 C0    OR    F,0xC0             
                                        (0297) DoTxAck:
                                        (0298) 
                                        (0299) 
                                        (0300) WriteSlaveAck:
                                        (0301)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0302) 	RAM_EPILOGUE RAM_USE_CLASS_4
0410: 7F       RET                      (0303)     ret
0411: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0304) 
                                        (0305) .ENDSECTION
                                        (0306) 
                                        (0307) .SECTION
                                        (0308) ;-----------------------------------------------------------------------------
                                        (0309) ;  FUNCTION NAME: I2CHW_Temp_bWriteCBytes
                                        (0310) ;
                                        (0311) ;  DESCRIPTION:
                                        (0312) ;    Write multiple data bits to slave device from ROM
                                        (0313) ;
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;
                                        (0316) ;  ARGUMENTS:
                                        (0317) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0318) ;            to determine if:
                                        (0319) ;               0x01 => Use RepeatStart instead of Start
                                        (0320) ;               0x02 => Don't send Stop
                                        (0321) ;  [SP-6]=> Count of bytes to write.
                                        (0322) ;  [SP-5]=> MSB of ROM Array address to get data from
                                        (0323) ;  [SP-4]=> LSB of ROM Array address to get data from.
                                        (0324) ;  [SP-3]=> Address of slave
                                        (0325) ;
                                        (0326) ;  RETURNS:
                                        (0327) ;    None
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;
                                        (0339) ;  THEORY of OPERATION or PROCEDURE:
                                        (0340) ;
                                        (0341) ;-----------------------------------------------------------------------------
                                        (0342) IF	(TOOLCHAIN & HITECH)
                                        (0343) TxCMode:       set  -7
                                        (0344) TxCByteCount:  set  -6
                                        (0345) TxCArrayMSB:   set  -5
                                        (0346) TxCArrayLSB:   set  -4
                                        (0347) ;TxSlaveAddr:  set  -3	  ;defined above this line if for reference only
                                        (0348) ELSE
                                        (0349) TxCMode:       equ  -7
                                        (0350) TxCByteCount:  equ  -6
                                        (0351) TxCArrayMSB:   equ  -5
                                        (0352) TxCArrayLSB:   equ  -4
                                        (0353) ;TxSlaveAddr:  equ  -3	  ;defined above this line if for reference only
                                        (0354) ENDIF
                                        (0355) 
                                        (0356) _I2CHW_Temp_bWriteCBytes:
                                        (0357)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0358) 	RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0359) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
0414: 4F       MOV   X,SP               (0360) 	mov   X, SP
                                        (0361) I2CMSCR_NotReady3:
0415: 51 02    MOV   A,[0x2]            (0362)         mov    A, [I2CHW_Temp_RsrcStatus]                  ; test to see if previous command started ISR
0417: 47 02 80 TST   [0x2],0x80         (0363)         tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0364)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0365)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0366)           ;For multi master operations, a pening start or restart
                                        (0367)           ;request might be OK, the master might be waiting to
                                        (0368)           ;acquire the bus from another master
041A: BF FA    JNZ   0x0415             (0369)         jnz   I2CMSCR_NotReady3
041C: 2E 02 80 OR    [0x2],0x80         (0370)         or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE    ;lag set here but cleared in ISRf
041F: 52 FD    MOV   A,[X-3]            (0371)     mov   A, [X + TxSlaveAddr]
0421: 64       ASL   A                  (0372)     asl   A                                                ; Shift address to the left to make
                                        (0373)                                                            ; a complete byte with the R/W bit.
                                        (0374)                                                            ; The ASL takes care of clearing bit 0.
0422: 55 00 00 MOV   [0x0],0x0          (0375)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
0425: 53 01    MOV   [0x1],A            (0376)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
0427: 60 D8    MOV   REG[0xD8],A        (0377)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
0429: 52 F9    MOV   A,[X-7]            (0378)     mov   A, [X+TxCMode]                                                             ; place the RxMode in status so ISR can access it
042B: 53 00    MOV   [0x0],A            (0379)     mov   [I2CHW_Temp_bStatus],A
                                        (0380)     ;
                                        (0381)         ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (0382)         ;
042D: 10       PUSH  X                  (0383)         push   X                                                ;preserve X since it's used later
                                        (0384) 
042E: 50 00    MOV   A,0x0              (0385)          mov    A, 0                                             ;get the write buf size (this is the hi order part)
0430: 77 FA    INC   [X-6]              (0386)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
0432: D0 02    JNC   0x0435             (0387)         jnc    . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
0434: 74       INC   A                  (0388)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
0435: 08       PUSH  A                  (0389)         push   A
0436: 52 FA    MOV   A,[X-6]            (0390)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
0438: 08       PUSH  A                  (0391)         push   A
0439: 52 FB    MOV   A,[X-5]            (0392)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
043B: 08       PUSH  A                  (0393)         push   A                                                                                        ;this will be ignored
043C: 52 FC    MOV   A,[X-4]            (0394)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
043E: 08       PUSH  A                  (0395)         push   A
                                        (0396) 
043F: 92 E9    CALL  _I2CHW_Temp_InitFlashRead(0397)         call  I2CHW_Temp_InitFlashRead                     ;sets the addr and byte count to write to
0441: 38 FC    ADD   SP,0xFC            (0398)         add SP, -4
0443: 20       POP   X                  (0399)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0400) 
                                        (0401)     ;or  [I2CHW_Temp_RsrcStatus],I2C_READFLASH
0444: 51 01    MOV   A,[0x1]            (0402)     mov   A,[I2CHW_Temp_SlaveAddr]
0446: 48 F9 01 TST   [X-7],0x1          (0403)     tst   [x+TxMode],I2CHW_Temp_RepStart                   ; Check if a Start or RepeatStart
0449: B0 0A    JNZ   0x0454             (0404)     jnz   DoCRestartTx                                     ; should executed.
044B: 49 D7 01 TST   REG[0xD7],0x1      (0405)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
044E: BF 77    JNZ   0x03C6             (0406)     jnz   DoRestartRx
0450: 90 A0    CALL  0x04F2             (0407)     call  I2C_DoStart                                      ; Send a start and address.
0452: 80 03    JMP   0x0456             (0408)     jmp   DoCTxAck
                                        (0409) DoCRestartTx:
0454: 90 05    CALL  0x045B             (0410)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
0456: 70 3F    AND   F,0x3F             
0458: 71 C0    OR    F,0xC0             
                                        (0411) 
                                        (0412) DoCTxAck:                                                  ; Test to see if Slave is ACKed
                                        (0413) 
                                        (0414) CWriteSlaveAck:
                                        (0415)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0416)     RAM_EPILOGUE RAM_USE_CLASS_4
045A: 7F       RET                      (0417)     ret
045B: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0418) 
                                        (0419) .ENDSECTION
                                        (0420) 
                                        (0421) .SECTION
                                        (0422) ;-----------------------------------------------------------------------------
                                        (0423) ;  FUNCTION NAME: I2CHW_Temp_DoBufferRepeatStart
                                        (0424) ;
                                        (0425) ;  DESCRIPTION:
                                        (0426) ;    Send repeated start condition and send slave address for buffered transfers.
                                        (0427) ;
                                        (0428) ;-----------------------------------------------------------------------------
                                        (0429) ;
                                        (0430) ;  ARGUMENTS:
                                        (0431) ;     This routine is called internally only.  It is not exported or intended as an API
                                        (0432) ;
                                        (0433) ;  RETURNS:
                                        (0434) ;    None
                                        (0435) ;
                                        (0436) ;  SIDE EFFECTS:
                                        (0437) ;    The A and X registers may be modified by this or future implementations
                                        (0438) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0439) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0440) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0441) ;    functions.
                                        (0442) ;          
                                        (0443) ;  THEORY of OPERATION or PROCEDURE:
                                        (0444) ;    This is similar to the I2C_DoRepeatStart entry point but this function does not
                                        (0445) ;    wait for the byte_complete flag.  That is this is not polled and is therefore compatible
                                        (0446) ;    with the buffered read and write functions (above).
                                        (0447) ;
                                        (0448) ;-----------------------------------------------------------------------------
                                        (0449) 
                                        (0450) I2CHW_Temp_DoBufferRepeatStart:
                                        (0451)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0452) 	RAM_SETPAGE_CUR >I2CHW_Temp_SlaveAddr
                                        (0453)     ;here the path through the routine is dependent on the previous transmission.
                                        (0454)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0455)         ; I2C interrupt
                                        (0456)         ; 2a. the master must NAK the byte if he is reading from the slave.
                                        (0457)         ; We do have to look at the status of the I2C block to see what is going on because if there was a
                                        (0458)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0459)         ; by setting the master restart bit and clearing to I2C_SCR (I2C_TX)
                                        (0460)         ; 2b. if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0461)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0462)         ; 3. once the ISR starts it will figure out which direction we are going with data (sending/receiving)
                                        (0463)         ;
045E: 60 D8    MOV   REG[0xD8],A        (0464)     mov   reg[I2CHW_Temp_DR], A
0460: 53 01    MOV   [0x1],A            (0465)         mov   [I2CHW_Temp_SlaveAddr], A
                                        (0466)         ;tst      reg[I2CHW_Temp_MSCR], I2CM_MASTEROP         ;do we even have control of the bus?
                                        (0467)         ;jz    notBusMasterErr
0462: 5D D9    MOV   A,REG[0xD9]        (0468)     mov   A, reg[I2CHW_Temp_MSCR]                          ;read the mscr register to look for pending master operations
0464: 21 0F    AND   A,0xF              (0469)     and   A, 0x0f                                          ;only look at the lower bits
0466: A0 11    JZ    0x0478             (0470)         jz    BusIdleSendStart
0468: 62 D9 02 MOV   REG[0xD9],0x2      
                                        (0471)         ; for a single master system this should not be an issue,
                                        (0472)         ; so we'll go ahead and request the restart.  If a stop condition was already generated
                                        (0473)         ; the state machine will automatically generate a start instead.
                                        (0474) 
                                        (0475)         ;SetI2CHW_Temp_SCR I2CM_RESTRT
                                        (0476)     ;mov   reg[I2CHW_Temp_MSCR], I2CM_RESTRT
                                        (0477)         ;SetI2CHW_Temp_SCR          I2C_TX                                ;even though the restart has been requested the state
                                        (0478)         ;mov      reg[I2CHW_Temp_SCR], I2C_TX              ;even though the restart has been requested the state
                                        (0479) 
                                        (0480) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0481)         SetI2CHW_Temp_MSCR I2CM_RESTRT
                                        (0482) ;ELSE
                                        (0483) ;    mov   reg[I2CHW_Temp_MSCR], I2CM_RESTRT
                                        (0484) ;ENDIF
046B: 49 D7 04 TST   REG[0xD7],0x4      (0485)     tst   reg[I2CHW_Temp_SCR], I2C_TX
046E: B0 05    JNZ   0x0474             (0486)     jnz   I2C_RestartRecieve
0470: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0487) 
                                        (0488) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0489)     SetI2CHW_Temp_SCR I2C_TX                               ;even though the restart has been requested the state
                                        (0490) ;ELSE
                                        (0491) ;    mov   reg[I2CHW_Temp_SCR], I2C_TX                     ;send Ack
                                        (0492) ;ENDIF
                                        (0493) 
                                        (0494)     RAM_EPILOGUE RAM_USE_CLASS_4
0473: 7F       RET                      (0495)     ret
0474: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0496) I2C_RestartRecieve:
                                        (0497) 
                                        (0498) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0499)     SetI2CHW_Temp_SCR 0                                    ;even though the restart has been requested the state
                                        (0500) ;ELSE
                                        (0501) ;    mov   reg[I2CHW_Temp_SCR], 0                          ;send Ack
                                        (0502) ;ENDIF
                                        (0503) 
                                        (0504)    RAM_EPILOGUE RAM_USE_CLASS_4
0477: 7F       RET                      (0505)    ret
                                        (0506) 
                                        (0507) BusIdleSendStart:
0478: 51 01    MOV   A,[0x1]            (0508)    mov    A, [I2CHW_Temp_SlaveAddr]
047A: 90 76    CALL  0x04F2             (0509)    call   I2C_DoStart
                                        (0510)    ;Since something appears to be messed up do the next best thing to a repeat start, send a start.
                                        (0511)    RAM_EPILOGUE RAM_USE_CLASS_4
047C: 7F       RET                      (0512)    ret
047D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0513) 
                                        (0514) .ENDSECTION
                                        (0515) 
                                        (0516) .SECTION
                                        (0517) 
                                        (0518) ;-----------------------------------------------------------------------------
                                        (0519) ;  FUNCTION NAME: I2CHW_Temp_fSendRepeatStart
                                        (0520) ;
                                        (0521) ;  DESCRIPTION:
                                        (0522) ;    Send repeated start condition and send slave address.
                                        (0523) ;
                                        (0524) ;-----------------------------------------------------------------------------
                                        (0525) ;
                                        (0526) ;  ARGUMENTS:
                                        (0527) ;    I2CHW_Temp_bAddr - Contains the slave address and transfer direction.
                                        (0528) ;
                                        (0529) ;  RETURNS:
                                        (0530) ;    I2CHW_Temp_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0531) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0532) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0533) ;
                                        (0534) ;  SIDE EFFECTS:
                                        (0535) ;    The A and X registers may be modified by this or future implementations
                                        (0536) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0537) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0538) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0539) ;    functions.
                                        (0540) ;          
                                        (0541) ;    Currently only the page pointer registers listed below are modified: 
                                        (0542) ;          CUR_PP
                                        (0543) ;
                                        (0544) ;  THEORY of OPERATION or PROCEDURE:
                                        (0545) ;    Prepare to send start by setting SCl and SDA high.
                                        (0546) ;    must be followed directly by I2CHW_Temp_start.
                                        (0547) ;
                                        (0548) ;-----------------------------------------------------------------------------
                                        (0549)  I2CHW_Temp_fSendRepeatStart:
                                        (0550) _I2CHW_Temp_fSendRepeatStart:
                                        (0551)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0552) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
                                        (0553)     ;wait if the bus is already busy...
0480: 08       PUSH  A                  (0554)     push  A
0481: 55 00 00 MOV   [0x0],0x0          (0555)     mov   [I2CHW_Temp_bStatus], 0x00
                                        (0556) I2CMSCR_NotReady4:
0484: 51 02    MOV   A,[0x2]            (0557)     mov    A, [I2CHW_Temp_RsrcStatus]                      ; test to see if previous command started ISR
0486: 47 02 80 TST   [0x2],0x80         (0558)     tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0559)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0560)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0561)           ;For multi master operations, a pening start or restart
                                        (0562)           ;request might be OK, the master might be waiting to
                                        (0563)           ;acquire the bus from another master
0489: BF FA    JNZ   0x0484             (0564)     jnz   I2CMSCR_NotReady4
048B: 18       POP   A                  (0565)     pop   A
                                        (0566) 
                                        (0567) 
048C: 64       ASL   A                  (0568)     asl   a                                                ; Shift address to the left
048D: 79       DEC   X                  (0569)     dec   x                                                ; If zero, C flag will be set
048E: C0 03    JC    0x0492             (0570)     jc    I2C_DoRepeatStart                                ; Do a write if zero
0490: 29 01    OR    A,0x1              (0571)     or    a,0x01                                           ; Set Read flag
                                        (0572) 
                                        (0573) I2C_DoRepeatStart:
                                        (0574)     ;here the path through the routine is dependent on the previous transmission.
                                        (0575)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0576)         ; I2C interrupt
                                        (0577)         ; 2. the master must NAK the byte if he is reading from the slave.
                                        (0578)         ; We don't have to look at the status of the I2C block to see what is going on because if there was a
                                        (0579)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0580)         ; by setting the master restart bit and writing to I2C_SCR (I2C_TX)
                                        (0581)         ; if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0582)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0583)         ;
0492: 60 D8    MOV   REG[0xD8],A        (0584)     mov   reg[I2CHW_Temp_DR], A
0494: 53 01    MOV   [0x1],A            (0585)     mov   [I2CHW_Temp_SlaveAddr], A
0496: 49 D9 04 TST   REG[0xD9],0x4      (0586)     tst       reg[I2CHW_Temp_MSCR], I2CM_MASTEROP          ;do we even have control of the bus?
0499: A0 1C    JZ    0x04B6             (0587)     jz    notBusMaster1
049B: 62 D9 02 MOV   REG[0xD9],0x2      
049E: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0588)     ;SetI2CHW_Temp_MSCR  I2CM_RESTRT
                                        (0589)     ;mov   reg[I2CHW_Temp_MSCR], I2CM_RESTRT
                                        (0590)     ;SetI2CHW_Temp_SCR         I2C_TX                         ;even though the restart has been requested the state
                                        (0591)     ;mov      reg[I2CHW_Temp_SCR], I2C_TX                  ;even though the restart has been requested the state
                                        (0592)                                                                 ; machine is stalling the SCL and has to be 'released'
                                        (0593) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0594)     SetI2CHW_Temp_MSCR I2CM_RESTRT
                                        (0595)     SetI2CHW_Temp_SCR  0                                   ;getting a restart out requires a 0 into the SCR reg
                                        (0596) ;ELSE
                                        (0597) ;    mov   reg[I2CHW_Temp_MSCR], I2CM_RESTRT
                                        (0598) ;    mov   reg[I2CHW_Temp_SCR], 0                          ;getting a restart out requires a 0 into the SCR reg
                                        (0599) ;ENDIF
                                        (0600) 
                                        (0601) WaitRepStrtCompl:
04A1: 5D D7    MOV   A,REG[0xD7]        (0602)     mov   A,  reg[I2CHW_Temp_SCR]
04A3: 49 D7 01 TST   REG[0xD7],0x1      (0603)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ; Test to see if Slave ACKed
04A6: AF FA    JZ    0x04A1             (0604)     jz    WaitRepStrtCompl
04A8: 49 D7 02 TST   REG[0xD7],0x2      (0605)     tst   reg[I2CHW_Temp_SCR], I2C_LST_BIT
04AB: B0 07    JNZ   0x04B3             (0606)     jnz   Err_Exit_RepStart
04AD: 55 00 01 MOV   [0x0],0x1          (0607)     mov   [I2CHW_Temp_bStatus], 0x01
04B0: 50 01    MOV   A,0x1              (0608)     mov   A, 01
                                        (0609)     RAM_EPILOGUE RAM_USE_CLASS_4
04B2: 7F       RET                      (0610)     ret
                                        (0611) 
                                        (0612) Err_Exit_RepStart:
04B3: 50 00    MOV   A,0x0              (0613)     mov   A, 0
                                        (0614)     RAM_EPILOGUE RAM_USE_CLASS_4
04B5: 7F       RET                      (0615)     ret
                                        (0616) 
                                        (0617)  notBusMaster1:
                                        (0618)     ;SetI2CHW_Temp_MSCR 0
                                        (0619)     ;mov reg[I2CHW_Temp_MSCR], 0                           ;we certainly cant restart if we've not Master
                                        (0620)     ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
04B6: 50 00    MOV   A,0x0              (0621)     mov   A, 0
                                        (0622)     RAM_EPILOGUE RAM_USE_CLASS_4
04B8: 7F       RET                      (0623)     ret
04B9: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0624) 
                                        (0625) .ENDSECTION
                                        (0626) 
                                        (0627) .SECTION
                                        (0628) ;-----------------------------------------------------------------------------
                                        (0629) ;  FUNCTION NAME: I2CHW_Temp_fSendStart
                                        (0630) ;
                                        (0631) ;  DESCRIPTION:
                                        (0632) ;    Generates start condition and sends slave address.
                                        (0633) ;
                                        (0634) ;-----------------------------------------------------------------------------
                                        (0635) ;
                                        (0636) ;  ARGUMENTS:
                                        (0637) ;    A => Contains the slave address.
                                        (0638) ;
                                        (0639) ;  RETURNS:
                                        (0640) ;    I2CHW_Temp_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0641) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0642) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0643) ;
                                        (0644) ;  SIDE EFFECTS:
                                        (0645) ;    The A and X registers may be modified by this or future implementations
                                        (0646) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0647) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0648) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0649) ;    functions.
                                        (0650) ;          
                                        (0651) ;    Currently only the page pointer registers listed below are modified: 
                                        (0652) ;          CUR_PP
                                        (0653) ;
                                        (0654) ;  THEORY of OPERATION or PROCEDURE:
                                        (0655) ;   Send start by setting SDA low while SCL is high. Set
                                        (0656) ;   SCL low in preparation to send address. 
                                        (0657) ;   Sends address, waits for byte complete
                                        (0658) ;   An address must be followed by a read or write of data if it was acked by a slave
                                        (0659) ;
                                        (0660) ;  WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0661) ;   flag is set to return.
                                        (0662) ;
                                        (0663) ;
                                        (0664) ;-----------------------------------------------------------------------------
                                        (0665)  I2CHW_Temp_fSendStart:
                                        (0666) _I2CHW_Temp_fSendStart:
                                        (0667)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0668) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus 
                                        (0669)     ;wait if the bus is already busy...
04BC: 08       PUSH  A                  (0670)     push  A
04BD: 55 00 00 MOV   [0x0],0x0          (0671)     mov   [I2CHW_Temp_bStatus], 0x00
                                        (0672) I2CMSCR_NotReady5:
04C0: 51 02    MOV   A,[0x2]            (0673)     mov    A, [I2CHW_Temp_RsrcStatus]                      ; test to see if previous command started ISR
04C2: 47 02 80 TST   [0x2],0x80         (0674)     tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0675)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (0676)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0677)           ;For multi master operations, a pening start or restart
                                        (0678)           ;request might be OK, the master might be waiting to
                                        (0679)           ;acquire the bus from another master
04C5: BF FA    JNZ   0x04C0             (0680)     jnz   I2CMSCR_NotReady5
04C7: 18       POP   A                  (0681)     pop   A
04C8: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0682) 
                                        (0683) 
                                        (0684)     ; disable the interrupt
                                        (0685)         ; *** NOT REENABLED ***
                                        (0686)         ;
                                        (0687)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
04CB: 49 D7 01 TST   REG[0xD7],0x1      (0688)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ;If there is a pending BYTE_COMPL here
                                        (0689)                                                                 ;it is highly probable that a start is not the
                                        (0690)                                                                                                                     ;correct thing to do.
                                        (0691)                                                                                                                     ;leaving
04CE: B0 20    JNZ   0x04EF             (0692)     jnz   Err_Exit_Start
                                        (0693) 
04D0: 64       ASL   A                  (0694)     asl   a                                                ; Shift address to the left
04D1: 79       DEC   X                  (0695)     dec   x                                                ; If zero, C flag will be set
04D2: C0 03    JC    0x04D6             (0696)     jc    I2C_SndWRStart                                   ; Do a write if zero
04D4: 29 01    OR    A,0x1              (0697)     or    a,0x01                                           ; Set Read flag
                                        (0698) I2C_SndWRStart:
04D6: 60 D8    MOV   REG[0xD8],A        (0699)     mov   reg[I2CHW_Temp_DR], A
04D8: 53 01    MOV   [0x1],A            (0700)     mov   [I2CHW_Temp_SlaveAddr], A
04DA: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0701)     ;SetI2CHW_Temp_MSCR, I2CM_SNDSTRT
                                        (0702)     ;mov   reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
                                        (0703) 
                                        (0704) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0705)     SetI2CHW_Temp_MSCR I2CM_SNDSTRT
                                        (0706) ;ELSE
                                        (0707) ;    mov   reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
                                        (0708) ;ENDIF
                                        (0709) 
                                        (0710) 
                                        (0711) WaitStrtByteCompl:
04DD: 5D D7    MOV   A,REG[0xD7]        (0712)     mov   A,  reg[I2CHW_Temp_SCR]
04DF: 49 D7 01 TST   REG[0xD7],0x1      (0713)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ; Test to see if Slave ACKed
04E2: AF FA    JZ    0x04DD             (0714)     jz    WaitStrtByteCompl
04E4: 49 D7 02 TST   REG[0xD7],0x2      (0715)     tst   reg[I2CHW_Temp_SCR], I2C_LST_BIT
04E7: B0 07    JNZ   0x04EF             (0716)     jnz   Err_Exit_Start
04E9: 55 00 01 MOV   [0x0],0x1          (0717)     mov   [I2CHW_Temp_bStatus], 0x01
04EC: 50 01    MOV   A,0x1              (0718)     mov   A, 01
                                        (0719)     RAM_EPILOGUE RAM_USE_CLASS_4
04EE: 7F       RET                      (0720)     ret
                                        (0721) Err_Exit_Start:
04EF: 50 00    MOV   A,0x0              (0722)     mov   A, 0
                                        (0723)     RAM_EPILOGUE RAM_USE_CLASS_4
04F1: 7F       RET                      (0724)     ret
04F2: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0725) 
                                        (0726) I2C_DoStart:
                                        (0727)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0728)     RAM_SETPAGE_CUR >I2CHW_Temp_SlaveAddr
                                        (0729)     ;here we are not required to test for master operation since we are only attempting to gain control of the bus
                                        (0730)     ; by attempting to assert a Start
                                        (0731)     
04F5: 60 D8    MOV   REG[0xD8],A        (0732)     mov   reg[I2CHW_Temp_DR], A
04F7: 53 01    MOV   [0x1],A            (0733)     mov   [I2CHW_Temp_SlaveAddr], A
04F9: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0734)     ;SetI2CHW_Temp_MSCR  I2CM_SNDSTRT
                                        (0735)     ;mov   reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
                                        (0736) 
                                        (0737) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0738)     SetI2CHW_Temp_MSCR I2CM_SNDSTRT
                                        (0739) ;ELSE
                                        (0740) ;    mov   reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
                                        (0741) ;ENDIF
                                        (0742)     RAM_EPILOGUE RAM_USE_CLASS_4
04FC: 7F       RET                      (0743)     ret
04FD: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0744) ;
                                        (0745) ;   DO NOT PLACE
                                        (0746) ;   .SECTION
                                        (0747) ;   .ENDSECTION
                                        (0748) ;   _fSendStart USES CODE BELOW
                                        (0749) ;
                                        (0750) ;-----------------------------------------------------------------------------
                                        (0751) ;  FUNCTION NAME: I2CHW_Temp_fWrite
                                        (0752) ;
                                        (0753) ;  DESCRIPTION:
                                        (0754) ;    Writes a byte to the I2C master bus.
                                        (0755) ;
                                        (0756) ;-----------------------------------------------------------------------------
                                        (0757) ;
                                        (0758) ;  ARGUMENTS:
                                        (0759) ;    A contains Data to be written to I2C slave.
                                        (0760) ;
                                        (0761) ;  RETURNS:
                                        (0762) ;    1 If ACKed, else 0
                                        (0763) ;
                                        (0764) ;  SIDE EFFECTS:
                                        (0765) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0766) ;
                                        (0767) ; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0768) ;
                                        (0769) ;  FUNCTION NAME: I2CHW_Temp_fWrite
                                        (0770) ;
                                        (0771) ;  DESCRIPTION:
                                        (0772) ;    Writes a data byte to the I2C master bus. 
                                        (0773) ;
                                        (0774) ;  ARGUMENTS:
                                        (0775) ;    Reg A contains slave address.
                                        (0776) ;    I2CHW_Temp_bData - Contains data to be transmitted.
                                        (0777) ;
                                        (0778) ;  RETURNS:
                                        (0779) ;    I2CHW_Temp_bStatus - Cleared if a slave responds to a request. Set otherwise
                                        (0780) ;
                                        (0781) ;  SIDE EFFECTS:
                                        (0782) ;    The A and X registers may be modified by this or future implementations
                                        (0783) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0784) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0785) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0786) ;    functions.
                                        (0787) ;          
                                        (0788) ;    Currently only the page pointer registers listed below are modified: 
                                        (0789) ;          CUR_PP
                                        (0790) ;
                                        (0791) ;    Send data byte to slave. .
                                        (0792) ;
                                        (0793) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0794) ;    flag is set to return.
                                        (0795) ;
                                        (0796)  I2CHW_Temp_fWrite:
                                        (0797) _I2CHW_Temp_fWrite:
                                        (0798)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0799) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
                                        (0800)     ; disable the interrupt
                                        (0801)         ; *** NOT REENABLED ***
                                        (0802)         ;
0500: 60 D8    MOV   REG[0xD8],A        (0803)     mov   reg[I2CHW_Temp_DR],A                             ; Put data in Data Reg
0502: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0804)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
0505: 5D D9    MOV   A,REG[0xD9]        (0805)     mov   A,  reg[I2CHW_Temp_MSCR]                            ;MSCR into A incase there is an error here
0507: 49 D9 04 TST   REG[0xD9],0x4      (0806)     tst   reg[I2CHW_Temp_MSCR],I2CM_MASTEROP               ;Do we have control of the bus?
050A: A0 19    JZ    0x0524             (0807)     jz    Err_Exit_fWrite
                                        (0808) 
050C: 55 00 00 MOV   [0x0],0x0          (0809)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear ACK flag
050F: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0810)     ;SetI2CHW_Temp_SCR I2C_TX
                                        (0811)     ;mov   reg[I2CHW_Temp_SCR], I2C_TX                     ; Put data in Data Reg
                                        (0812) 
                                        (0813) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0814)         SetI2CHW_Temp_SCR I2C_TX                           ; Put data in Data Reg
                                        (0815) ;ELSE
                                        (0816) ;    mov   reg[I2CHW_Temp_SCR], I2C_TX                     ; Put data in Data Reg
                                        (0817) ;ENDIF
                                        (0818) 
                                        (0819) 
                                        (0820) I2CHW_Temp_write:
                                        (0821) _I2CHW_Temp_write:
                                        (0822) ;    mov   reg[I2CHW_Temp_SCR],A                           ; Put data in bData
                                        (0823) ;   jmp   I2CHW_Temp_get_ack                               ; This jump is not required since it falls
                                        (0824) 
                                        (0825) WaitTXByteCompl:
0512: 5D D7    MOV   A,REG[0xD7]        (0826)     mov   A, reg[I2CHW_Temp_SCR]
0514: 49 D7 01 TST   REG[0xD7],0x1      (0827)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ; Test to see if Slave ACKed
0517: AF FA    JZ    0x0512             (0828)     jz    WaitTXByteCompl
0519: 49 D7 02 TST   REG[0xD7],0x2      (0829)     tst   reg[I2CHW_Temp_SCR], I2C_LST_BIT
051C: B0 07    JNZ   0x0524             (0830)     jnz   Err_Exit_fWrite
051E: 55 00 FF MOV   [0x0],0xFF         (0831)     mov   [I2CHW_Temp_bStatus], 0xff
0521: 50 01    MOV   A,0x1              (0832)     mov   A, 01
                                        (0833)     RAM_EPILOGUE RAM_USE_CLASS_4
0523: 7F       RET                      (0834)     ret
                                        (0835) 
                                        (0836) Err_Exit_fWrite:
0524: 50 00    MOV   A,0x0              (0837)     mov   A, 0
0526: 53 00    MOV   [0x0],A            (0838)     mov   [I2CHW_Temp_bStatus], A
                                        (0839)     RAM_EPILOGUE RAM_USE_CLASS_4
0528: 7F       RET                      (0840)     ret
0529: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0841) 
                                        (0842) .ENDSECTION
                                        (0843) 
                                        (0844) .SECTION
                                        (0845) ;-----------------------------------------------------------------------------
                                        (0846) ;  FUNCTION NAME: I2CHW_Temp_get_ack
                                        (0847) ;
                                        (0848) ;  DESCRIPTION:
                                        (0849) ;    Get slave acknowledge response. Used to poll for I2C_BYTE_COMPL and then test Ack (I2C_LST_BIT)
                                        (0850) ;
                                        (0851) ;-----------------------------------------------------------------------------
                                        (0852) ;
                                        (0853) ;  ARGUMENTS:
                                        (0854) ;
                                        (0855) ;  RETURNS:
                                        (0856) ;    Sets flag in I2CHW_Temp_bStatus if ACKed by Slave.  !!!
                                        (0857) ;
                                        (0858) ;  SIDE EFFECTS:
                                        (0859) ;    The A and X registers may be modified by this or future implementations
                                        (0860) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0861) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0862) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0863) ;    functions.
                                        (0864) ;          
                                        (0865) ;    Currently only the page pointer registers listed below are modified: 
                                        (0866) ;          CUR_PP
                                        (0867) ;
                                        (0868) ;    Do the ack clock and check for Slave ACK
                                        (0869) ;
                                        (0870) I2CHW_Temp_get_ack:
                                        (0871) _I2CHW_Temp_get_ack:
                                        (0872)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0873) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
052C: 26 00 FE AND   [0x0],0xFE         (0874)     and [I2CHW_Temp_bStatus], ~I2CHW_Temp_SLAVE_ACKed
052F: 49 D7 01 TST   REG[0xD7],0x1      (0875)     tst reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL
0532: BF F6    JNZ   0x0529             (0876)     jnz I2CHW_Temp_get_ack
0534: 49 D7 02 TST   REG[0xD7],0x2      (0877)     tst reg[I2CHW_Temp_SCR], I2C_LST_BIT
0537: B0 04    JNZ   0x053C             (0878)     jnz notAcked
0539: 2E 00 01 OR    [0x0],0x1          (0879)     or [I2CHW_Temp_bStatus], I2CHW_Temp_SLAVE_ACKed
                                        (0880) notAcked:
                                        (0881)     RAM_EPILOGUE RAM_USE_CLASS_4
053C: 7F       RET                      (0882)     ret
053D: 62 D0 00 MOV   REG[0xD0],0x0      
0540: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0883) 
                                        (0884) .ENDSECTION
                                        (0885) 
                                        (0886) .SECTION
                                        (0887) 
                                        (0888) ;-----------------------------------------------------------------------------
                                        (0889) ;  FUNCTION NAME: I2CHW_Temp_bRead
                                        (0890) ;
                                        (0891) ;  DESCRIPTION:
                                        (0892) ;    Reads 1 data byte from the I2C master bus.
                                        (0893) ;
                                        (0894) ;-----------------------------------------------------------------------------
                                        (0895) ;
                                        (0896) ;  ARGUMENTS:
                                        (0897) ;    Reg A Contains the Slave Address.
                                        (0898) ;    I2CHW_Temp_bStatus - Set for no ack to be followed by stop.
                                        (0899) ;    Clear for ack to indicate more data to follow.
                                        (0900) ;
                                        (0901) ;  RETURNS:
                                        (0902) ;    I2CHW_Temp_bData - Contains received data.
                                        (0903) ;
                                        (0904) ;  SIDE EFFECTS:
                                        (0905) ;    The A and X registers may be modified by this or future implementations
                                        (0906) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0907) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0908) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0909) ;    functions.
                                        (0910) ;          
                                        (0911) ;    Currently only the page pointer registers listed below are modified: 
                                        (0912) ;          CUR_PP
                                        (0913) ;
                                        (0914) ;    Must be followed by I2CHW_Temp_put_ack.
                                        (0915) ;    The I2CHW_Temp interrupt should be disabled since this routine will poll the
                                        (0916) ;    reg[I2CHW_Temp_SCR] to determine when a byte is available
                                        (0917) ;
                                        (0918) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0919) ;    flag is set to return.
                                        (0920) ;
                                        (0921) I2CHW_Temp_bRead:
                                        (0922) _I2CHW_Temp_bRead:
                                        (0923)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0924) 	RAM_SETPAGE_CUR >I2CHW_Temp_bStatus
                                        (0925)     ; disable the interrupt
                                        (0926)     ; *** NOT REENABLED ***
                                        (0927)     ;
                                        (0928)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
0543: 49 D9 04 TST   REG[0xD9],0x4      (0929)     tst       reg[I2CHW_Temp_MSCR], I2CM_MASTEROP          ;do we even have control of the bus?
0546: A0 28    JZ    0x056F             (0930)     jz    notBusMaster2
                                        (0931) 
0548: 55 00 00 MOV   [0x0],0x0          (0932)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear ACK flag
                                        (0933)     ;or    I2CHW_Temp_SEND_ACK                             ; Set ACK flag
                                        (0934) ;
                                        (0935) ; Check for the special case of the first read after and address is sent
                                        (0936) ;
                                        (0937) 
054B: 08       PUSH  A                  (0938)     push  A                                                ;preserve the information about wether to ACK or NAK this byte
054C: 5D D7    MOV   A,REG[0xD7]        (0939)     mov   A, reg[I2CHW_Temp_SCR]
054E: 49 D7 08 TST   REG[0xD7],0x8      (0940)     tst   reg[I2CHW_Temp_SCR], I2C_ADDRIN
0551: A0 04    JZ    0x0556             (0941)     jz    WaitRXByteCompl                                  ;addr bit not set then this is a normal read
0553: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0942)     ;SetI2CHW_Temp_SCR 0
                                        (0943)     ;mov   reg[I2CHW_Temp_SCR], 0                          ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0944) 
                                        (0945) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0946)     SetI2CHW_Temp_SCR 0                                    ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0947) ;ELSE
                                        (0948) ;    mov   reg[I2CHW_Temp_SCR], 0                          ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0949) ;ENDIF
                                        (0950)                                                            ; through to I2CHW_Temp_put_ack.
                                        (0951) 
                                        (0952)     ;must DROP through to send an Ack and another byte,
                                        (0953)     ;to stop reading we NAK the slave
                                        (0954) WaitRXByteCompl:
0556: 49 D7 01 TST   REG[0xD7],0x1      (0955)     tst   reg[I2CHW_Temp_SCR],I2C_BYTE_COMPL               ; Test to see if Slave ACKed
0559: AF FC    JZ    0x0556             (0956)     jz    WaitRXByteCompl
                                        (0957) 
055B: 18       POP   A                  (0958)     pop   A                                                ;recover the saved ACK/NAK flag
055C: 21 FF    AND   A,0xFF             (0959)     and   A,0xFF                                           ; Is Ack flag set"
055E: A0 0A    JZ    0x0569             (0960)     jz    exit_bRead_NOACK                                 ; Don't ACK
                                        (0961) 
                                        (0962)         ;now if the ACK flag was set, Ack the data which will release the bus and start the next byte in
                                        (0963)         ;otherwise do NOTHING to the SCR reg.  This will allow the calling routine to generate a repeat start
                                        (0964)         ;or a stop depending on it's preference.
                                        (0965) 
                                        (0966) 
0560: 5D D8    MOV   A,REG[0xD8]        (0967)     mov   A, reg[I2CHW_Temp_DR]                            ; Record data received
0562: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0968)     ;SetI2CHW_Temp_SCR I2C_ACKOUT
                                        (0969)     ;mov   reg[I2CHW_Temp_SCR], I2C_ACKOUT                 ; Record data received
                                        (0970) 
                                        (0971) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (0972)     SetI2CHW_Temp_SCR I2C_ACKOUT                           ; Record data received
                                        (0973) ;ELSE
                                        (0974) ;    mov   reg[I2CHW_Temp_SCR], I2C_ACKOUT                 ; Record data received
                                        (0975) ;ENDIF
                                        (0976) 
0565: 55 00 01 MOV   [0x0],0x1          (0977)     mov   [I2CHW_Temp_bStatus],0x01                        ; Clear ACK flag
                                        (0978)     RAM_EPILOGUE RAM_USE_CLASS_4
0568: 7F       RET                      (0979)     ret
                                        (0980) 
                                        (0981) exit_bRead_NOACK:
0569: 5D D8    MOV   A,REG[0xD8]        (0982)     mov   A, reg[I2CHW_Temp_DR]                            ; Record data received
                                        (0983)     ; send no Ack or Nak, the calling routine will have to decide to NAK or execute a repeat start.
                                        (0984)     ; sending nothing leaves the bus held in wait until a decision is made.
056B: 55 00 00 MOV   [0x0],0x0          (0985)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear ACK flag
                                        (0986)     RAM_EPILOGUE RAM_USE_CLASS_4
056E: 7F       RET                      (0987)     ret
                                        (0988) 
                                        (0989) notBusMaster2:
056F: 55 00 FF MOV   [0x0],0xFF         (0990)    mov   [I2CHW_Temp_bStatus], 0xff
                                        (0991)    ;SetI2CHW_Temp_SCR 0
                                        (0992)    ;mov          reg[I2CHW_Temp_MSCR], 0                     ;we certainly cant restart if we've not Master
                                        (0993)    ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
                                        (0994)    RAM_EPILOGUE RAM_USE_CLASS_4
0572: 7F       RET                      (0995)    ret
                                        (0996) 
                                        (0997) .ENDSECTION
                                        (0998) 
                                        (0999) 
                                        (1000) .SECTION
                                        (1001) ;-----------------------------------------------------------------------------
                                        (1002) ;  FUNCTION NAME: I2CHW_Temp_SendStop
                                        (1003) ;
                                        (1004) ;  DESCRIPTION:
                                        (1005) ;    Assert stop condition.
                                        (1006) ;
                                        (1007) ;-----------------------------------------------------------------------------
                                        (1008) ;
                                        (1009) ;  ARGUMENTS: none
                                        (1010) ;
                                        (1011) ;  RETURNS: none
                                        (1012) ;
                                        (1013) ;  SIDE EFFECTS:
                                        (1014) ;    The A and X registers may be modified by this or future implementations
                                        (1015) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1016) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1017) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1018) ;    functions.
                                        (1019) ;
                                        (1020) ;  THEORY of OPERATION or PROCEDURE:
                                        (1021) ;     Send stop by releasing SDA high while SCL high. When in Master Read Mode, this
                                        (1022) ;     is done by nak'ing a read from the slave, in Master Write Mode this is done by clearing
                                        (1023) ;     the I2C_TX bit in  reg[I2CHW_Temp_SCR].  In either case this is a zero written to
                                        (1024) ;     reg[I2CHW_Temp_SCR].
                                        (1025) ;
                                        (1026)  I2CHW_Temp_SendStop:
                                        (1027) _I2CHW_Temp_SendStop:
                                        (1028)     RAM_PROLOGUE RAM_USE_CLASS_1
0573: 49 D9 04 TST   REG[0xD9],0x4      (1029)     tst   reg[I2CHW_Temp_MSCR], I2CM_MASTEROP              ;do we even have control of the bus?
0576: A0 04    JZ    0x057B             (1030)     jz    notBusMaster3
0578: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (1031)     ;SetI2CHW_Temp_SCR 0
                                        (1032)     ;mov  reg[I2CHW_Temp_SCR], 0
                                        (1033) ;IF I2CHW_Temp_THROTTLE_CLK_RATE
                                        (1034)     SetI2CHW_Temp_SCR 0                                    ; Put data in Data Reg
                                        (1035) ;ELSE
                                        (1036) ;    mov   reg[I2CHW_Temp_SCR], 0                          ; Put data in Data Reg
                                        (1037) ;ENDIF
                                        (1038) 
                                        (1039) notBusMaster3:
                                        (1040)     RAM_EPILOGUE RAM_USE_CLASS_1
057B: 7F       RET                      (1041)     ret
057C: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (1042) .ENDSECTION
                                        (1043) 
                                        (1044) .SECTION
                                        (1045) ;-----------------------------------------------------------------------------
                                        (1046) ;  FUNCTION NAME: I2CHW_Temp_bReadBusStatus
                                        (1047) ;
                                        (1048) ;  DESCRIPTION:
                                        (1049) ;     Returns the Status bits in the bStatus Register
                                        (1050) ;
                                        (1051) ;-----------------------------------------------------------------------------
                                        (1052) ;
                                        (1053) ;  ARGUMENTS:
                                        (1054) ;
                                        (1055) ;  RETURNS:
                                        (1056) ;     BYTE  bStatus -  Bus status data.  Use the following defined bits
                                        (1057) ;     returned in A.
                                        (1058) ;       I2CHW_Temp_RepStart:                equ  0x01
                                        (1059) ;       I2CHW_Temp_NoStop:                  equ  0x02
                                        (1060) ;       I2CHW_Temp_NAKnextWr:               equ  0x04
                                        (1061) ;
                                        (1062) ;  SIDE EFFECTS:
                                        (1063) ;    The A and X registers may be modified by this or future implementations
                                        (1064) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1065) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1066) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1067) ;    functions.
                                        (1068) ;          
                                        (1069) ;  THEORY of OPERATION or PROCEDURE:
                                        (1070) ;     Read the Bus Status register.
                                        (1071) ;
                                        (1072) 
                                        (1073)  I2CHW_Temp_bReadBusStatus:
                                        (1074) _I2CHW_Temp_bReadBusStatus:
                                        (1075)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1076)    RAM_SETPAGE_CUR >I2CHW_Temp_bStatus				                 ;Set the Page Pointer for LMM
057F: 51 00    MOV   A,[0x0]            (1077)    mov   A, [I2CHW_Temp_bStatus]                      ;return the status in A
                                        (1078)    RAM_EPILOGUE RAM_USE_CLASS_4
0581: 7F       RET                      (1079)    ret
                                        (1080) 
                                        (1081) .ENDSECTION
                                        (1082) 
                                        (1083) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1084) .SECTION
                                        (1085) ;-----------------------------------------------------------------------------
                                        (1086) ;  FUNCTION NAME: I2CHW_Temp_fReadBytes
                                        (1087) ;
                                        (1088) ;  DESCRIPTION:
                                        (1089) ;
                                        (1090) ;-----------------------------------------------------------------------------
                                        (1091) ;
                                        (1092) ;  ARGUMENTS:
                                        (1093) ;      A => Address of slave
                                        (1094) ;      X => Pointer to other arguments.
                                        (1095) ;    [x] => LSB of Array address to put data in.
                                        (1096) ;  [X-1] => MSB of Array address to put data in (ignorned)
                                        (1097) ;  [X-2] => Count of bytes to read.
                                        (1098) ;  [X-3] => Mode flags that allow the programmer to set flags
                                        (1099) ;           to determine if:
                                        (1100) ;             0x01 => Use RepeatStart instead of Start
                                        (1101) ;             0x02 => Don't send Stop
                                        (1102) ;
                                        (1103) ;  RETURNS:       None
                                        (1104) ;
                                        (1105) ;  SIDE EFFECTS:
                                        (1106) ;    The A and X registers may be modified by this or future implementations
                                        (1107) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1109) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1110) ;    functions.
                                        (1111) ;          
                                        (1112) ;    Currently only the page pointer registers listed below are modified: 
                                        (1113) ;          CUR_PP
                                        (1114) ;
                                        (1115) ;  THEORY of OPERATION or PROCEDURE:
                                        (1116) ;    I2C and block must be operational.
                                        (1117) ;    This routine will enable the I2C interrupt!
                                        (1118) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (1119) ;    pend on the ISR_ACTIVE bit until it can run
                                        (1120) ;
                                        (1121) IF	(TOOLCHAIN & HITECH)
                                        (1122) RxArray:      set   0
                                        (1123) RxByteCount:  set  -2
                                        (1124) RxMode:       set  -3
                                        (1125) ELSE
                                        (1126) RxArray:      equ   0
                                        (1127) RxByteCount:  equ  -2
                                        (1128) RxMode:       equ  -3
                                        (1129) ENDIF
                                        (1130) 
                                        (1131) 
                                        (1132)  I2CHW_Temp_fReadBytes:
                                        (1133)     push  A
                                        (1134) I2CMSCR_NotReady1Smm:
                                        (1135)         mov    A, [I2CHW_Temp_RsrcStatus]                  ; test to see if previous command started ISR
                                        (1136)         tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1137)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (1138)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1139)           ;For multi master operations, a pening start or restart
                                        (1140)           ;request might be OK, the master might be waiting to
                                        (1141)           ;acquire the bus from another master
                                        (1142)         jnz   I2CMSCR_NotReady1Smm
                                        (1143)     pop   A
                                        (1144)         or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE    ; flag set here and cleared by ISR
                                        (1145)     asl   A                                                ; Shift address to the left to make
                                        (1146)                                                            ; a complete byte with the R/W bit.
                                        (1147)     or    A,0x01                                           ; OR the address with the Read bit.
                                        (1148)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
                                        (1149)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
                                        (1150)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
                                        (1151)     mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
                                        (1152)     mov   [I2CHW_Temp_bStatus],A
                                        (1153)     ;
                                        (1154)         ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (1155)         ;
                                        (1156)         push   X                                                ;preserve since it's used later
                                        (1157)         mov    A, [X+RxByteCount]                               ;get the write buf size
                                        (1158)         push   A
                                        (1159)         push   A                                                                                            ;this will be ignored
                                        (1160)         mov    A, [X+RxArray]                                   ;get the write buf addr
                                        (1161)         push   A
                                        (1162)         mov    X, sp
                                        (1163)         dec    X
                                        (1164)         call  I2CHW_Temp_InitWrite                         ;sets the addr and byte count to write to
                                        (1165)         add SP, -3
                                        (1166)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1167) 
                                        (1168)     mov   A,[I2CHW_Temp_SlaveAddr]
                                        (1169)     tst   [x+RxMode],I2CHW_Temp_RepStart
                                        (1170)     jnz   DoRestartRxSmm
                                        (1171)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
                                        (1172)     jnz   DoRestartRxSmm
                                        (1173)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1174)     jmp   CheckRxAckSmm
                                        (1175) DoRestartRxSmm:
                                        (1176)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1177)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (1178)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (1179)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (1180) 
                                        (1181) CheckRxAckSmm:                                                ; Test to see if Slave ACKed
                                        (1182)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (1183)         ;is finished.
                                        (1184) ;End_RD:
                                        (1185)     ret
                                        (1186) 
                                        (1187) .ENDSECTION
                                        (1188) 
                                        (1189) .SECTION
                                        (1190) ;-----------------------------------------------------------------------------
                                        (1191) ;  FUNCTION NAME: I2CHW_Temp_bWriteBytes
                                        (1192) ;
                                        (1193) ;  DESCRIPTION:
                                        (1194) ;    Write multiple data bits to slave device.
                                        (1195) ;
                                        (1196) ;-----------------------------------------------------------------------------
                                        (1197) ;
                                        (1198) ;  ARGUMENTS:
                                        (1199) ;     A => Address of slave
                                        (1200) ;     X => Pointer to other arguments.
                                        (1201) ;   [x] => LSB of Array address to put data in.
                                        (1202) ; [X-1] => MSB of Array address to put data in (ignorned)
                                        (1203) ; [X-2] => Count of bytes to write.
                                        (1204) ; [X-3] => Mode flags that allow the programmer to set flags
                                        (1205) ;          to determine if:
                                        (1206) ;              0x01 => Use RePeatStart instead of Start
                                        (1207) ;              0x02 => Don't send Stop
                                        (1208) ;
                                        (1209) ;
                                        (1210) ;  RETURNS:     None
                                        (1211) ;
                                        (1212) ;  SIDE EFFECTS:
                                        (1213) ;    The A and X registers may be modified by this or future implementations
                                        (1214) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1215) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1216) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1217) ;    functions.
                                        (1218) ;          
                                        (1219) IF	(TOOLCHAIN & HITECH)
                                        (1220) TxArray:      set   0
                                        (1221) TxByteCount:  set  -2
                                        (1222) TxMode:       set  -3
                                        (1223) ELSE
                                        (1224) TxArray:      equ   0
                                        (1225) TxByteCount:  equ  -2
                                        (1226) TxMode:       equ  -3
                                        (1227) ENDIF
                                        (1228) 
                                        (1229)  I2CHW_Temp_bWriteBytes:
                                        (1230)     push  A
                                        (1231) I2CMSCR_NotReady2Smm:
                                        (1232)         mov    A, [I2CHW_Temp_RsrcStatus]                  ; test to see if previous command started ISR
                                        (1233)         tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1234)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (1235)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1236)           ;For multi master operations, a pening start or restart
                                        (1237)           ;request might be OK, the master might be waiting to
                                        (1238)           ;acquire the bus from another master
                                        (1239)         jnz   I2CMSCR_NotReady2Smm
                                        (1240)     pop   A
                                        (1241)         or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE    ; flag set here and cleared at end of ISR
                                        (1242)     asl   A                                                ; Shift address to the left to make
                                        (1243)                                                            ; a complete byte with the R/W bit.
                                        (1244)                                                            ; The ASL takes care of clearing bit 0.
                                        (1245)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
                                        (1246)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
                                        (1247)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
                                        (1248)     mov   A, [X+TxMode]                                                             ; place the TxMode in status so ISR can access it
                                        (1249)     mov   [I2CHW_Temp_bStatus],A
                                        (1250)     ;
                                        (1251)         ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (1252)         ;
                                        (1253)         push   X                                                ;preserve since it's used later
                                        (1254)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1255)                                                                 ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
                                        (1256)         mov    A, [X+TxByteCount]                               ;get the write buf size
                                        (1257)         push   A
                                        (1258)         push   A                                                                                            ;this will be ignored
                                        (1259)         mov    A, [X+TxArray]                                   ;get the write buf addr
                                        (1260)         push   A
                                        (1261)         mov    X, sp
                                        (1262)         dec    X
                                        (1263)         call  I2CHW_Temp_InitRamRead                       ;sets the addr and byte count to write to
                                        (1264)         add    SP, -3
                                        (1265)         pop    X                                                ;restore X to be used for the rest of this routine
                                        (1266)     ;and  [I2CHW_Temp_RsrcStatus],~I2C_READFLASH           ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (1267) 
                                        (1268) 
                                        (1269)     mov   A,[I2CHW_Temp_SlaveAddr]
                                        (1270)     tst   [x+TxMode],I2CHW_Temp_RepStart
                                        (1271)     jnz   DoRestartTxSmm
                                        (1272)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
                                        (1273)     jnz   DoRestartRxSmm
                                        (1274)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1275)     jmp   DoTxAckSmm
                                        (1276) DoRestartTxSmm:
                                        (1277)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1278) DoTxAckSmm:
                                        (1279) 
                                        (1280) 
                                        (1281) ;WriteSlaveAck:
                                        (1282)     ret
                                        (1283) 
                                        (1284) .ENDSECTION
                                        (1285) 
                                        (1286) .SECTION
                                        (1287) ;-----------------------------------------------------------------------------
                                        (1288) ;  FUNCTION NAME: I2CHW_Temp_bWriteCBytes
                                        (1289) ;
                                        (1290) ;  DESCRIPTION:
                                        (1291) ;    Write multiple data bits to slave device from ROM
                                        (1292) ;
                                        (1293) ;-----------------------------------------------------------------------------
                                        (1294) ;
                                        (1295) ;  ARGUMENTS:
                                        (1296) ;      A => Address of slave
                                        (1297) ;      X => Pointer to other arguments.
                                        (1298) ;     [x] => LSB of ROM Array address to put data in.
                                        (1299) ;   [X-1] => MSB of ROM Array address to put data in (ignorned)
                                        (1300) ;   [X-2] => Count of bytes to write.
                                        (1301) ;   [X-3] => Mode flags that allow the programmer to set flags
                                        (1302) ;            to determine if:
                                        (1303) ;               0x01 => Use RepeatStart instead of Start
                                        (1304) ;               0x02 => Don't send Stop
                                        (1305) ;
                                        (1306) ;  RETURNS:
                                        (1307) ;    None
                                        (1308) ;
                                        (1309) ;  SIDE EFFECTS:
                                        (1310) ;    The A and X registers may be modified by this or future implementations
                                        (1311) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1312) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1313) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1314) ;    functions.
                                        (1315) ;          
                                        (1316) IF	(TOOLCHAIN & HITECH)
                                        (1317) TxCArrayLSB:   set   0
                                        (1318) TxCArrayMSB:   set  -1
                                        (1319) TxCByteCount:  set  -2
                                        (1320) TxCMode:       set  -3
                                        (1321) ELSE
                                        (1322) TxCArrayLSB:   equ   0
                                        (1323) TxCArrayMSB:   equ  -1
                                        (1324) TxCByteCount:  equ  -2
                                        (1325) TxCMode:       equ  -3
                                        (1326) ENDIF
                                        (1327) 
                                        (1328)  I2CHW_Temp_bWriteCBytes:
                                        (1329)     push  A
                                        (1330) I2CMSCR_NotReady3Smm:
                                        (1331)         mov    A, [I2CHW_Temp_RsrcStatus]                  ; test to see if previous command started ISR
                                        (1332)         tst    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1333)     ;mov   A, reg[I2CHW_Temp_MSCR]                         ;read the mscr register to look for pending master operations
                                        (1334)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1335)           ;For multi master operations, a pening start or restart
                                        (1336)           ;request might be OK, the master might be waiting to
                                        (1337)           ;acquire the bus from another master
                                        (1338)         jnz   I2CMSCR_NotReady3Smm
                                        (1339)     pop   A
                                        (1340)         or    [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE    ;lag set here but cleared in ISRf
                                        (1341)         asl   A                                                 ; Shift address to the left to make
                                        (1342)                                                            ; a complete byte with the R/W bit.
                                        (1343)                                                            ; The ASL takes care of clearing bit 0.
                                        (1344)     mov   [I2CHW_Temp_bStatus],0x00                        ; Clear all flags
                                        (1345)     mov   [I2CHW_Temp_SlaveAddr], A                        ; preserve addr+r/w state for the ISR to use
                                        (1346)     mov   reg[I2CHW_Temp_DR], A                            ; put the write addr into the I2C_DR reg
                                        (1347)         mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
                                        (1348)     mov   [I2CHW_Temp_bStatus],A
                                        (1349)     ;
                                        (1350)         ;we must now initialize a read buffer using I2CHW_Temp_InitWrite
                                        (1351)         ;
                                        (1352)         push   X                                                ;preserve X since it's used later
                                        (1353)         mov    A, 0                                             ;get the write buf size (this is the hi order part)
                                        (1354)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1355)         jnc     . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
                                        (1356)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
                                        (1357)         push   A
                                        (1358)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
                                        (1359)         push   A
                                        (1360)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
                                        (1361)         push   A                                                                                        ;this will be ignored
                                        (1362)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
                                        (1363)         push   A
                                        (1364)         mov    X, sp
                                        (1365)         dec    X
                                        (1366)         call  I2CHW_Temp_InitFlashRead                     ;sets the addr and byte count to write to
                                        (1367)         add SP, -4
                                        (1368)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1369)     ;or  [I2CHW_Temp_RsrcStatus],I2C_READFLASH
                                        (1370)     mov   A,[I2CHW_Temp_SlaveAddr]
                                        (1371)     tst   [x+TxMode],I2CHW_Temp_RepStart                   ; Check if a Start or RepeatStart
                                        (1372)     jnz   DoCRestartTxSmm                                      ; should executed.
                                        (1373)     tst   reg[I2CHW_Temp_SCR], I2C_BYTE_COMPL              ; indicates the I2C bus is stalled
                                        (1374)     jnz   DoRestartRxSmm
                                        (1375)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1376)     jmp   DoCTxAckSmm
                                        (1377) DoCRestartTxSmm:
                                        (1378)     call  I2CHW_Temp_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1379) 
                                        (1380) DoCTxAckSmm:                                                   ; Test to see if Slave is ACKed
                                        (1381) 
                                        (1382) ;CWriteSlaveAck:
                                        (1383)         ret
                                        (1384) 
                                        (1385) .ENDSECTION
                                        (1386) 
                                        (1387) 
                                        (1388) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (1389) 
                                        (1390) ; End of File I2CHW_Temp.asm
                                        (1391) 
                                        (1392) 
FILE: lib\i2chw_tempint.asm             (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_TempINT.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CHW Master Interrupt Service Routine
                                        (0008) ;;  This is the interrupt service routine for the Single Master I2C function.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "I2CHW_TempCommon.inc"
                                        (0017) include "I2CHW_TempMstr.inc"
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) 
                                        (0023) export     I2CHW_Temp_Read_Count
                                        (0024) export    _I2CHW_Temp_Read_Count
                                        (0025) export     I2CHW_Temp_Write_Count
                                        (0026) export    _I2CHW_Temp_Write_Count
                                        (0027) 
                                        (0028) export    pI2CHW_Temp_Read_BufLO
                                        (0029) export   _pI2CHW_Temp_Read_BufLO
                                        (0030) export    pI2CHW_Temp_Write_BufLO
                                        (0031) export   _pI2CHW_Temp_Write_BufLO
                                        (0032) export    I2CHW_Temp_RsrcStatus
                                        (0033) export   _I2CHW_Temp_RsrcStatus
                                        (0034) export    I2CHW_Temp_SlaveAddr
                                        (0035) export   _I2CHW_Temp_SlaveAddr
                                        (0036) 
                                        (0037) ;-----------------------------------------------
                                        (0038) ; WARNING: The variables below are deprecated
                                        (0039) ; and have been replaced with Read_BufLO
                                        (0040) ; and Write_BufLO
                                        (0041) ;-----------------------------------------------
                                        (0042) export    pI2CHW_Temp_Read_Buf
                                        (0043) export   _pI2CHW_Temp_Read_Buf
                                        (0044) export    pI2CHW_Temp_Write_Buf
                                        (0045) export   _pI2CHW_Temp_Write_Buf
                                        (0046) ;-----------------------------------------------
                                        (0047) ; END WARNING
                                        (0048) ;-----------------------------------------------
                                        (0049)  
                                        (0050) area InterruptRAM(RAM, REL, CON)
                                        (0051) 
                                        (0052) ;-----------------------------------------------
                                        (0053) ; Variable Allocation
                                        (0054) ;-----------------------------------------------
                                        (0055) 
                                        (0056)   I2CHW_Temp_SlaveAddr:
                                        (0057)  _I2CHW_Temp_SlaveAddr:                      blk      1
                                        (0058)   I2CHW_Temp_RsrcStatus:
                                        (0059)  _I2CHW_Temp_RsrcStatus:                     blk     1
                                        (0060)   I2CHW_Temp_Write_Count:
                                        (0061)  _I2CHW_Temp_Write_Count:                    blk    1
                                        (0062) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0063) export    pI2CHW_Temp_Write_BufHI
                                        (0064) export   _pI2CHW_Temp_Write_BufHI
                                        (0065) 
                                        (0066)  pI2CHW_Temp_Write_BufHI:
                                        (0067) _pI2CHW_Temp_Write_BufHI:                    blk     1
                                        (0068) ENDIF
                                        (0069) ;-----------------------------------------------
                                        (0070) ; WARNING: The variable below is deprecated
                                        (0071) ; and has been replaced Write_BufLO
                                        (0072) ;-----------------------------------------------
                                        (0073)  pI2CHW_Temp_Write_Buf:
                                        (0074) _pI2CHW_Temp_Write_Buf:
                                        (0075) ;-----------------------------------------------
                                        (0076) ; END WARNING
                                        (0077) ;-----------------------------------------------
                                        (0078)  pI2CHW_Temp_Write_BufLO:
                                        (0079) _pI2CHW_Temp_Write_BufLO:                    blk      1
                                        (0080) 
                                        (0081) IF I2CHW_Temp_READ_FLASH
                                        (0082) export    pI2CHW_Temp_Read_BufHI
                                        (0083) export   _pI2CHW_Temp_Read_BufHI
                                        (0084) 
                                        (0085)  pI2CHW_Temp_Read_BufHI:
                                        (0086) _pI2CHW_Temp_Read_BufHI:                     blk     1
                                        (0087) ELSE
                                        (0088) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0089) export    pI2CHW_Temp_Read_BufHI
                                        (0090) export   _pI2CHW_Temp_Read_BufHI
                                        (0091) 
                                        (0092)  pI2CHW_Temp_Read_BufHI:
                                        (0093) _pI2CHW_Temp_Read_BufHI:                     blk     1
                                        (0094) ENDIF
                                        (0095) ENDIF
                                        (0096) 
                                        (0097) ;-----------------------------------------------
                                        (0098) ; WARNING: The variable below is deprecated
                                        (0099) ; and has been replaced Read_BufLO
                                        (0100) ;-----------------------------------------------
                                        (0101)  pI2CHW_Temp_Read_Buf:
                                        (0102) _pI2CHW_Temp_Read_Buf:
                                        (0103) ;-----------------------------------------------
                                        (0104) ; END WARNING
                                        (0105) ;-----------------------------------------------
                                        (0106)  pI2CHW_Temp_Read_BufLO:
                                        (0107) _pI2CHW_Temp_Read_BufLO:                     blk       1
                                        (0108) 
                                        (0109) IF I2CHW_Temp_READ_FLASH
                                        (0110) export    I2CHW_Temp_Read_CountHI
                                        (0111) export   _I2CHW_Temp_Read_CountHI
                                        (0112) 
                                        (0113)  I2CHW_Temp_Read_CountHI:
                                        (0114) _I2CHW_Temp_Read_CountHI:                    blk    1
                                        (0115) ENDIF
                                        (0116) 
                                        (0117)  I2CHW_Temp_Read_Count:
                                        (0118) _I2CHW_Temp_Read_Count:                      blk      1
                                        (0119) 
                                        (0120) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0121) ;---------------------------------------------------
                                        (0122) ; Insert your custom declarations below this banner
                                        (0123) ;---------------------------------------------------
                                        (0124) 
                                        (0125) ;------------------------
                                        (0126) ; Includes
                                        (0127) ;------------------------
                                        (0128) 
                                        (0129) 	
                                        (0130) ;------------------------
                                        (0131) ;  Constant Definitions
                                        (0132) ;------------------------
                                        (0133) 
                                        (0134) 
                                        (0135) ;------------------------
                                        (0136) ; Variable Allocation
                                        (0137) ;------------------------
                                        (0138) 
                                        (0139) 
                                        (0140) ;---------------------------------------------------
                                        (0141) ; Insert your custom declarations above this banner
                                        (0142) ;---------------------------------------------------
                                        (0143) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0144) 
                                        (0145) 
                                        (0146) 
                                        (0147) AREA UserModules (ROM, REL)
                                        (0148) 
                                        (0149) 
                                        (0150) export _I2CHW_Temp_ISR
                                        (0151) ;;****************************************************
                                        (0152) ;; I2C_MASTER  main entry point from vector 60h
                                        (0153) ;;
                                        (0154) ;;****************************************************
                                        (0155) 
                                        (0156) 
                                        (0157) _I2CHW_Temp_ISR:
0582: 08       PUSH  A                  (0158)     push A
0583: 10       PUSH  X                  (0159)     push X
0584: 5D D3    MOV   A,REG[0xD3]        
0586: 08       PUSH  A                  
                                        (0160) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0161)     REG_PRESERVE IDX_PP
                                        (0162) ENDIF
                                        (0163)     
                                        (0164)     ; Stop trap is not recommended because the stop bit cannot be cleared
                                        (0165)     ; User may choose to enable it
                                        (0166)     ; Add code to handle stop condition here
                                        (0167) 
0587: 49 D7 08 TST   REG[0xD7],0x8      (0168)     tst reg[I2CHW_Temp_SCR], I2C_ADDRIN
058A: A0 18    JZ    0x05A3             (0169)     jz DataState
                                        (0170)     ;test for a start condition sent out, or bus error, ack from slave, or (lost arb & addr)
                                        (0171) AddrState:
058C: 49 D9 01 TST   REG[0xD9],0x1      (0172)     tst reg[I2CHW_Temp_MSCR], I2CM_SNDSTRT
058F: B0 2F    JNZ   0x05BF             (0173)     jnz NoStart
0591: 49 D7 02 TST   REG[0xD7],0x2      (0174)     tst reg[I2CHW_Temp_SCR], ( I2C_LST_BIT )               ;must be a zero or no slave answered
0594: B0 1E    JNZ   0x05B3             (0175)     jnz SlaveAddrNAK
                                        (0176)                                                            ;slave must have acked here
                                        (0177)                                                            
0596: 47 01 01 TST   [0x1],0x1          (0178)     tst [I2CHW_Temp_SlaveAddr], 01                         ;bit 0 = 1 then read (from slave and put it in RAM,
                                        (0179)                                                            ;bit 0 = 0 then write to slave and get it from RAM or Flash
0599: B0 2E    JNZ   0x05C8             (0180)     jnz I2C_ReadSlave1stByte                               ;bit 0 was 1
059B: 80 A7    JMP   0x0643             (0181)     jmp I2C_WriteSlave1stByte                              ;bit 0 was 0
059D: 18       POP   A                  
059E: 60 D3    MOV   REG[0xD3],A        
                                        (0182) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0183)     REG_RESTORE IDX_PP
                                        (0184) ENDIF
05A0: 20       POP   X                  (0185)     pop X
05A1: 18       POP   A                  (0186)     pop A
05A2: 7E       RETI                     (0187)     reti
                                        (0188) 
                                        (0189) DataState:
05A3: 2E 02 80 OR    [0x2],0x80         (0190)     or [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
05A6: 47 01 01 TST   [0x1],0x1          (0191)     tst [I2CHW_Temp_SlaveAddr], 01                         ;bit 0 = 1 then read, bit 0 = 0 then write
05A9: B0 2D    JNZ   0x05D7             (0192)     jnz I2C_ReadSlave                                      ;bit 0 was 1
                                        (0193) 
                                        (0194) StillDataToWrite:
05AB: 80 9D    JMP   0x0649             (0195)     jmp I2C_WriteSlave                                     ;bit 0 was 0
05AD: 18       POP   A                  
05AE: 60 D3    MOV   REG[0xD3],A        
                                        (0196) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0197)     REG_RESTORE IDX_PP
                                        (0198) ENDIF
05B0: 20       POP   X                  (0199)     pop X
05B1: 18       POP   A                  (0200)     pop A
05B2: 7E       RETI                     (0201)     reti
05B3: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0202) 
                                        (0203) 
                                        (0204) SlaveAddrNAK:
                                        (0205)     ;;
                                        (0206)     ;; all there is to do here is to return, the slave didn't respond so it's not there or needs
                                        (0207)     ;; to be tried later.
                                        (0208)     ;;
                                        (0209) ;@PSoC_UserCode_BODY4@ (Do not change this line.)
                                        (0210) ;---------------------------------------------------
                                        (0211) ; Insert your custom code below this banner
                                        (0212) ; to modify the way a NAK from a slave is handled
                                        (0213) ; possibly set a user defined status
                                        (0214) ;---------------------------------------------------
                                        (0215) 
                                        (0216) ;********************************************************
                                        (0217) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0218) ;********************************************************
                                        (0219) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0220) ;
                                        (0221) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0222) ;
                                        (0223)     SetI2CHW_Temp_SCR 0     ;sets the tx/rx bit to receive, generates a stop without sending any data
                                        (0224) 
05B6: 26 02 7F AND   [0x2],0x7F         (0225)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
05B9: 18       POP   A                  
05BA: 60 D3    MOV   REG[0xD3],A        
                                        (0226) 
                                        (0227) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0228)     REG_RESTORE IDX_PP
                                        (0229) ENDIF
05BC: 20       POP   X                  (0230)     pop X
05BD: 18       POP   A                  (0231)     pop A
05BE: 7E       RETI                     (0232)     reti
                                        (0233) 
                                        (0234) NoStart:
                                        (0235)     ;here might test loss of arbitration and the presence of an address bit indicating that the
                                        (0236)     ;Master is being addressed as a slave.
                                        (0237)     ;;
                                        (0238)     ;; there may be a need to indicate that there was a Master transmission
                                        (0239)     ;; failure or an unsuccessful attempt.
                                        (0240)     ;;
05BF: 26 02 7F AND   [0x2],0x7F         (0241)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
05C2: 18       POP   A                  
05C3: 60 D3    MOV   REG[0xD3],A        
                                        (0242) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0243)     REG_RESTORE IDX_PP
                                        (0244) ENDIF
05C5: 20       POP   X                  (0245)     pop X
05C6: 18       POP   A                  (0246)     pop A
05C7: 7E       RETI                     (0247)     reti
                                        (0248) 
                                        (0249) I2C_ReadSlave1stByte:
05C8: 2E 02 80 OR    [0x2],0x80         (0250)     or [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
05CB: 26 02 FB AND   [0x2],0xFB         (0251)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_RD_COMPLETE
05CE: 62 D7 00 MOV   REG[0xD7],0x0      
05D1: 18       POP   A                  
05D2: 60 D3    MOV   REG[0xD3],A        
                                        (0252) 
                                        (0253) ;read normal data in from slave immediately after the address is sent, there is no data to read
                                        (0254) ;but the bus is stalled at byte complete
                                        (0255) 
                                        (0256) ;
                                        (0257) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0258) ;
                                        (0259)     SetI2CHW_Temp_SCR 0     ;sets the tx/rx bit to receive, and clocks a byte in
                                        (0260) 
                                        (0261) 
                                        (0262) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0263)     REG_RESTORE IDX_PP
                                        (0264) ENDIF
05D4: 20       POP   X                  (0265)     pop X
05D5: 18       POP   A                  (0266)     pop A
05D6: 7E       RETI                     (0267)     reti
                                        (0268) 
                                        (0269) I2C_ReadSlave:                                             ;this is just a normal read
                                        (0270) 
                                        (0271) 
                                        (0272) ;;code snipped from old SW I2C below
                                        (0273) ;
                                        (0274) ; MASTER READ from SLAVE
                                        (0275) ; (and writing to it's own RAM--Write_Buf and Write_Cnt)
                                        (0276) ;
                                        (0277) ;@PSoC_UserCode_BODY1_V1.2@ (Do not change this line.)
                                        (0278) ;---------------------------------------------------
                                        (0279) ; Insert your custom code below this banner
                                        (0280) ;---------------------------------------------------
                                        (0281) 
                                        (0282) ;********************************************************
                                        (0283) ; By modifying the section from here down to the next comment block
                                        (0284) ; a user could process data for a custom I2C Master Read (write to RAM) application
                                        (0285) ; NOTE: I2C handshakes (ACK/NAK may be effected by any introduced bugs)
                                        (0286) ;********************************************************
05D7: 47 00 04 TST   [0x0],0x4          (0287)    tst   [I2CHW_Temp_bStatus], fI2C_NAKnextWr
05DA: B0 14    JNZ   0x05EF             (0288)    jnz   InStoreData
                                        (0289)    ;
                                        (0290)    ;process write data here
                                        (0291)    ;
05DC: 7A 03    DEC   [0x3]              (0292)    dec   [I2CHW_Temp_Write_Count]
05DE: C0 4F    JC    0x062E             (0293)    jc    CompleteRDXfer                                              ; carry set if value became -1
                                        (0294)    ;jz    InStoreData                                                                                             ;In theory overflow cant happen but stop the transaction anyway.
05E0: 3C 03 00 CMP   [0x3],0x0          (0295)    cmp   [I2CHW_Temp_Write_Count], 00                                ;set nak flag, dec count, and store data
05E3: A0 03    JZ    0x05E7             (0296)    jz    InNakNextByte
05E5: 80 06    JMP   0x05EC             (0297)    jmp   InNotBufEnd
                                        (0298) InNakNextByte:                                                       ;set the nakflag in I2CHW_Temp_bStatus
05E7: 2E 00 04 OR    [0x0],0x4          (0299)    or    [I2CHW_Temp_bStatus], fI2C_NAKnextWr
05EA: 80 04    JMP   0x05EF             (0300)    jmp   InStoreData
                                        (0301) InNotBufEnd:
05EC: 26 00 FB AND   [0x0],0xFB         (0302)    and   [I2CHW_Temp_bStatus], ~fI2C_NAKnextWr                       ;clear the nak flag in case it was set from a previous operation
                                        (0303) InStoreData:
                                        (0304)    ;This is the ONLY place this bit is set  This bit should never be cleared by the isr ONLY by the API ClrWrStatus()
05EF: 2E 02 10 OR    [0x2],0x10         (0305)    or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_NOERR                     ;set current status
                                        (0306) IF SYSTEM_LARGE_MEMORY_MODEL
05F2: 51 04    MOV   A,[0x4]            (0307)    mov   A, [pI2CHW_Temp_Write_BufHI]
05F4: 60 D3    MOV   REG[0xD3],A        
                                        (0308) ENDIF
                                        (0309)    RAM_SETPAGE_IDX A
05F6: 58 05    MOV   X,[0x5]            (0310)    mov   X, [pI2CHW_Temp_Write_BufLO]
05F8: 5D D8    MOV   A,REG[0xD8]        (0311)    mov   A, reg[I2CHW_Temp_DR]
05FA: 70 3F    AND   F,0x3F             
05FC: 71 80    OR    F,0x80             
                                        (0312)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
05FE: 54 00    MOV   [X+0],A            (0313)    mov   [X], A
0600: 70 3F    AND   F,0x3F             
0602: 71 00    OR    F,0x0              
                                        (0314)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0604: 76 05    INC   [0x5]              (0315)    inc   [pI2CHW_Temp_Write_BufLO]
                                        (0316) 
0606: 47 00 04 TST   [0x0],0x4          (0317)    tst   [I2CHW_Temp_bStatus], fI2C_NAKnextWr
0609: B0 0A    JNZ   0x0614             (0318)    jnz   NAK_this_one
060B: 62 D7 10 MOV   REG[0xD7],0x10     
060E: 18       POP   A                  
060F: 60 D3    MOV   REG[0xD3],A        
                                        (0319) 
                                        (0320) ;********************************************************
                                        (0321) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0322) ;********************************************************
                                        (0323) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0324) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0325) 
                                        (0326) ;
                                        (0327) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0328) ;
                                        (0329)     SetI2CHW_Temp_SCR I2C_ACKOUT                                     ;send Ack
                                        (0330) 
                                        (0331) 
                                        (0332) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0333)     REG_RESTORE IDX_PP
                                        (0334) ENDIF
0611: 20       POP   X                  (0335)     pop X
0612: 18       POP   A                  (0336)     pop A
0613: 7E       RETI                     (0337)     reti
                                        (0338) 
                                        (0339) NAK_this_one:
                                        (0340) 
0614: 26 00 FB AND   [0x0],0xFB         (0341)     and  [I2CHW_Temp_bStatus], ~fI2C_NAKnextWr
                                        (0342) 
                                        (0343)     ; *****
                                        (0344)     ; here we may need to look at the mode that this was called under
                                        (0345)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0346)     ; ******
0617: 26 02 F8 AND   [0x2],0xF8         (0347)     and   [I2CHW_Temp_RsrcStatus], ~0x07                             ;clear the read status bits
061A: 2E 02 01 OR    [0x2],0x1          (0348)     or    [I2CHW_Temp_RsrcStatus], I2CHW_RD_NOERR
061D: 2E 02 04 OR    [0x2],0x4          (0349)     or    [I2CHW_Temp_RsrcStatus], I2CHW_RD_COMPLETE
                                        (0350) 
0620: 26 00 03 AND   [0x0],0x3          (0351)     and [I2CHW_Temp_bStatus], (I2CHW_Temp_RepStart | I2CHW_Temp_NoStop)
0623: A0 0A    JZ    0x062E             (0352)     jz      CompleteRDXfer
0625: 26 02 7F AND   [0x2],0x7F         (0353)     and   [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0628: 18       POP   A                  
0629: 60 D3    MOV   REG[0xD3],A        
                                        (0354) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0355)     REG_RESTORE IDX_PP
                                        (0356) ENDIF
062B: 20       POP   X                  (0357)     pop X
062C: 18       POP   A                  (0358)     pop A
062D: 7E       RETI                     (0359)     reti
062E: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0360)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0361)     ;The NAK (not I2C_SNDACK) bit in I2C_SCR below will automatically generate a stop
                                        (0362) 
                                        (0363) CompleteRDXfer:
                                        (0364) 
                                        (0365) ;
                                        (0366) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0367) ;
                                        (0368)     SetI2CHW_Temp_SCR 0                                              ;send Ack
                                        (0369) 
                                        (0370) 
0631: 26 02 7F AND   [0x2],0x7F         (0371)     and   [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0634: 18       POP   A                  
0635: 60 D3    MOV   REG[0xD3],A        
                                        (0372) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0373)     REG_RESTORE IDX_PP
                                        (0374) ENDIF
0637: 20       POP   X                  (0375)     pop X
0638: 18       POP   A                  (0376)     pop A
0639: 7E       RETI                     (0377)     reti                                                             ;return and wait for the next interrupt (on data)
063A: 62 D7 10 MOV   REG[0xD7],0x10     
063D: 18       POP   A                  
063E: 60 D3    MOV   REG[0xD3],A        
                                        (0378) 
                                        (0379) AckTheRead:
                                        (0380) 
                                        (0381) ;
                                        (0382) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0383) ;
                                        (0384)     SetI2CHW_Temp_SCR I2C_ACKOUT                                     ;send Ack
                                        (0385) 
                                        (0386) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0387)     REG_RESTORE IDX_PP
                                        (0388) ENDIF
0640: 20       POP   X                  (0389)     pop X
0641: 18       POP   A                  (0390)     pop A
0642: 7E       RETI                     (0391)     reti
                                        (0392) 
                                        (0393) 
                                        (0394) I2C_WriteSlave1stByte:
                                        (0395) ;write normal data to slave
0643: 26 02 BF AND   [0x2],0xBF         (0396)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_WR_COMPLETE
0646: 2E 02 80 OR    [0x2],0x80         (0397)     or [I2CHW_Temp_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0398) 
                                        (0399) 
                                        (0400) I2C_WriteSlave:
                                        (0401) 
0649: 49 D7 02 TST   REG[0xD7],0x2      (0402)     tst reg[I2CHW_Temp_SCR], ( I2C_LST_BIT )               ;must be a zero or no slave answered
064C: B0 4C    JNZ   0x0699             (0403)     jnz SlaveDataNAK
064E: 50 04    MOV   A,0x4              (0404)     mov A, (I2C_TX)
0650: 08       PUSH  A                  (0405)     push A
                                        (0406) 
                                        (0407) ;
                                        (0408) ;MASTER is WRITING TO SLAVE (& reading data from ram or flash buffer)
                                        (0409) ;
                                        (0410) ;;code snipped from SW I2C below
                                        (0411) 
                                        (0412) I2C_ObtainOutData:
                                        (0413) 
                                        (0414) 
                                        (0415) ;********************************************************
                                        (0416) ; here we need to get the next data to output (master-read)
                                        (0417) ; also set the status byte for use on exit
                                        (0418) ;********************************************************
                                        (0419) IF I2CHW_Temp_READ_FLASH
                                        (0420) ;@PSoC_UserCode_BODY2_V1.2@ (Do not change this line.)
                                        (0421) ;---------------------------------------------------
                                        (0422) ; Insert your custom code below this banner
                                        (0423) ; to modify the way a master might read non-volitile data
                                        (0424) ; to send.
                                        (0425) ;---------------------------------------------------
                                        (0426) 
                                        (0427)     tst  [I2CHW_Temp_RsrcStatus],I2CHW_READFLASH
                                        (0428)     jz   ReadOutData
                                        (0429) 
                                        (0430)     ;
                                        (0431)     ;get the data
                                        (0432)     ;
                                        (0433)     mov  X, [pI2CHW_Temp_Read_BufLO]
                                        (0434)     mov  A, [pI2CHW_Temp_Read_BufHI]
                                        (0435)     romx
                                        (0436)     mov  reg[I2CHW_Temp_DR],A
                                        (0437)     dec  [I2CHW_Temp_Read_Count]                                     ;calc addr lsb
                                        (0438)     jnc  NoDecHighCount
                                        (0439)     dec  [I2CHW_Temp_Read_CountHI]
                                        (0440) 
                                        (0441)     jc   MstrWRComplete
                                        (0442) 
                                        (0443) NoDecHighCount:
                                        (0444) 
                                        (0445)     inc  [pI2CHW_Temp_Read_BufLO]                                    ;set the next flash address to read
                                        (0446)     jnc  NoIncHiAddr
                                        (0447)     inc  [pI2CHW_Temp_Read_BufHI]
                                        (0448) NoIncHiAddr:
                                        (0449)    jmp   I2CNormalOutput
                                        (0450) ;
                                        (0451) ;****** THERE SHOULD BE NO WAY TO REACH THIS STATE WE'LL JUST TERMINATE THE ACTIVITY SINCE WERE THE MASTER
                                        (0452) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0453) ;
                                        (0454) ;FlashRdOverflow:
                                        (0455)     ;deal with the over flow cond by resending last data byte (dec the low addr)
                                        (0456) 
                                        (0457) ;   or    [I2CHW_Temp_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0458) ;                                                                      ;set count back to 0
                                        (0459) ;   mov   [I2CHW_Temp_Read_CountHI], 0                               ;functionally the same as incrementing ffff and less instructions
                                        (0460) ;   mov   [I2CHW_Temp_Read_Count], 0
                                        (0461) ;   jmp   I2CNormalRead
                                        (0462) 
                                        (0463) ;---------------------------------------------------
                                        (0464) ; Insert your custom code above this banner
                                        (0465) ;---------------------------------------------------
                                        (0466) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0467) 
                                        (0468) ENDIF
                                        (0469) ;@PSoC_UserCode_BODY3@ (Do not change this line.)
                                        (0470) ;---------------------------------------------------
                                        (0471) ; Insert your custom code below this banner
                                        (0472) ; to modify the way a master might read RAM data to send
                                        (0473) ; to an I2C device
                                        (0474) ; By replacing the section from here down to the next block
                                        (0475) ; a user could process data for a custom I2C READ application
                                        (0476) ;---------------------------------------------------
                                        (0477) ReadOutData:
                                        (0478)    ;read the current data byte
                                        (0479) IF SYSTEM_LARGE_MEMORY_MODEL
0651: 51 06    MOV   A,[0x6]            (0480)    mov   A, [pI2CHW_Temp_Read_BufHI]
0653: 60 D3    MOV   REG[0xD3],A        
                                        (0481) ENDIF
                                        (0482)    RAM_SETPAGE_IDX A
0655: 58 07    MOV   X,[0x7]            (0483)    mov   X, [pI2CHW_Temp_Read_BufLO]
0657: 70 3F    AND   F,0x3F             
0659: 71 80    OR    F,0x80             
                                        (0484)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
065B: 52 00    MOV   A,[X+0]            (0485)    mov   A, [X]
065D: 70 3F    AND   F,0x3F             
065F: 71 00    OR    F,0x0              
                                        (0486)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0661: 60 D8    MOV   REG[0xD8],A        (0487)    mov   reg[I2CHW_Temp_DR], A
0663: 7A 08    DEC   [0x8]              (0488)    dec   [I2CHW_Temp_Read_Count]
                                        (0489) 
0665: C0 0E    JC    0x0674             (0490)    jc    MstrWRComplete
0667: 76 07    INC   [0x7]              (0491)    inc   [pI2CHW_Temp_Read_BufLO]
0669: 80 01    JMP   0x066B             (0492)    jmp   I2CNormalOutput
                                        (0493) ;
                                        (0494) ;ram read overflow detected here, just resend the last location in the buffer
                                        (0495) ;
                                        (0496) ;********        THERE SHOULD BE NO WAY TO OVERFLOW FOR THIS CASE
                                        (0497) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0498) ;
                                        (0499) ;RamRDOverflow:
                                        (0500) ;   or    [I2CHW_Temp_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0501) ;   inc   [I2CHW_Temp_Read_Count]                                    ; set back to zero
                                        (0502) 
                                        (0503) ;---------------------------------------------------
                                        (0504) ; End user I2C MASTER WRITE TO SLAVE /READ buffer customization section
                                        (0505) ; Insert your custom code above this banner
                                        (0506) ;---------------------------------------------------
                                        (0507) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0508) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0509) I2CNormalOutput:
                                        (0510) 
                                        (0511)     ;load the bits to set in the I2C_ISR from the stack, The proper bit pattern was previously determined
                                        (0512)     ;and place there based on whether or not the previous transmission was our I2C address.
066B: 18       POP   A                  (0513)     pop   A
066C: 60 D7    MOV   REG[0xD7],A        
066E: 18       POP   A                  
066F: 60 D3    MOV   REG[0xD3],A        
                                        (0514) 
                                        (0515) ;
                                        (0516) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0517) ;
                                        (0518)     SetI2CHW_Temp_SCR A                                              ;Sets the I2C_TX bit in the I2C_SCR reg.
                                        (0519) 
                                        (0520) 
                                        (0521) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0522)     REG_RESTORE IDX_PP
                                        (0523) ENDIF
0671: 20       POP   X                  (0524)     pop X
0672: 18       POP   A                  (0525)     pop A
0673: 7E       RETI                     (0526)     reti ;return and wait for the next interrupt (on data)
                                        (0527) 
                                        (0528) MstrWRComplete:
0674: 26 02 8F AND   [0x2],0x8F         (0529)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ;clear the write status bits
0677: 2E 02 40 OR    [0x2],0x40         (0530)     or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_COMPLETE
067A: 2E 02 10 OR    [0x2],0x10         (0531)     or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_NOERR
                                        (0532) 
                                        (0533)     ; *****
                                        (0534)     ; here we may need to look at the mode that this was called under
                                        (0535)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0536)     ; ******
067D: 26 00 03 AND   [0x0],0x3          (0537)     and [I2CHW_Temp_bStatus], (I2CHW_Temp_RepStart | I2CHW_Temp_NoStop)
0680: A0 0B    JZ    0x068C             (0538)     jz      CompleteWRXfer
0682: 18       POP   A                  (0539)     pop  A                                                           ;clear the stack for return
0683: 26 02 7F AND   [0x2],0x7F         (0540)     and  [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0686: 18       POP   A                  
0687: 60 D3    MOV   REG[0xD3],A        
                                        (0541) 
                                        (0542) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0543)     REG_RESTORE IDX_PP
                                        (0544) ENDIF
0689: 20       POP   X                  (0545)     pop X
068A: 18       POP   A                  (0546)     pop A
068B: 7E       RETI                     (0547)     reti
                                        (0548)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0549)     ; The release of the I2C_TX bit in I2C_SCR below will automatically generate a stop
                                        (0550) 
                                        (0551) CompleteWRXfer:
                                        (0552) 
068C: 18       POP   A                  (0553)     pop   A
068D: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0554) 
                                        (0555) ;
                                        (0556) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0557) ;
                                        (0558)     SetI2CHW_Temp_SCR 0                                              ;this will release the bus and generate a stop condition
                                        (0559) 
0690: 26 02 7F AND   [0x2],0x7F         (0560)    and  [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
0693: 18       POP   A                  
0694: 60 D3    MOV   REG[0xD3],A        
                                        (0561) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0562)    REG_RESTORE IDX_PP
                                        (0563) ENDIF
0696: 20       POP   X                  (0564)    pop X
0697: 18       POP   A                  (0565)    pop A
0698: 7E       RETI                     (0566)    reti
                                        (0567) 
                                        (0568) SlaveDataNAK:
                                        (0569) ;must also fix up the data buffer.  While it is marginally safe to nak a byte as a slave and 
                                        (0570) ;store it.  It is NEVER safe as a master to notice that a written byte has been nak'ed by a 
                                        (0571) ;slave and fail to resend it.
                                        (0572) ;this piece of code fixes up the count and buffer that the master is using to get data from
                                        (0573) ;to re-transmit the byte when the next master write is done.
0699: 76 08    INC   [0x8]              (0574)     inc  [I2CHW_Temp_Read_Count]                          ;calc addr lsb
                                        (0575) IF I2CHW_Temp_READ_FLASH
                                        (0576)     jnc  NoIncHighCount
                                        (0577)     inc  [I2CHW_Temp_Read_CountHI]
                                        (0578) 
                                        (0579) NoIncHighCount:
                                        (0580) ENDIF
069B: 7A 07    DEC   [0x7]              (0581)     dec  [pI2CHW_Temp_Read_BufLO]                         ;set the next flash address to read
                                        (0582) IF SYSTEM_LARGE_MEMORY_MODEL
069D: D0 03    JNC   0x06A1             (0583)     jnc  NoDecHiAddr
069F: 7A 06    DEC   [0x6]              (0584)     dec  [pI2CHW_Temp_Read_BufHI]
06A1: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0585) NoDecHiAddr:
                                        (0586) ELSE
                                        (0587) IF I2CHW_Temp_READ_FLASH
                                        (0588)     jnc  NoDecHiCAddr
                                        (0589)     dec  [pI2CHW_Temp_Read_BufHI]
                                        (0590) NoDecHiCAddr:
                                        (0591) ENDIF
                                        (0592) ENDIF
                                        (0593) 
                                        (0594) ;;
                                        (0595) ;; all there is to do here is to return & set status, the slave didn't want any more data
                                        (0596) ;;
                                        (0597) ; no pop needed because the nak is detected before the push happens above
                                        (0598) 
                                        (0599) ;
                                        (0600) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0601) ;
                                        (0602)     SetI2CHW_Temp_SCR 0                                              ;this will release the bus and generate a stop condition
                                        (0603) 
06A4: 26 02 7F AND   [0x2],0x7F         (0604)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
06A7: 26 02 8F AND   [0x2],0x8F         (0605)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ;clear the write status bits
06AA: 2E 02 40 OR    [0x2],0x40         (0606)     or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_COMPLETE
06AD: 2E 02 20 OR    [0x2],0x20         (0607)     or    [I2CHW_Temp_RsrcStatus], I2CHW_WR_OVERFLOW
06B0: 18       POP   A                  
06B1: 60 D3    MOV   REG[0xD3],A        
                                        (0608) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0609)     REG_RESTORE IDX_PP
                                        (0610) ENDIF
06B3: 20       POP   X                  (0611)     pop X
06B4: 18       POP   A                  (0612)     pop A
06B5: 7E       RETI                     (0613)    reti
                                        (0614) 
                                        (0615) STOPTRAP:
                                        (0616)     ;
                                        (0617)     ;   If interrupt on STOP condition is enabled:
                                        (0618)     ;   Add user code to process stop (not recommended becuase I2C bus is NOT stalled and ISR
                                        (0619)     ;   may block reception of ongoing transactions/addresses
                                        (0620)     ;   STOP condition is never detected when a repeat start is used by the master.
                                        (0621)     ;
06B6: 26 02 7F AND   [0x2],0x7F         (0622)     and [I2CHW_Temp_RsrcStatus], ~I2CHW_ISR_ACTIVE
06B9: 18       POP   A                  
06BA: 60 D3    MOV   REG[0xD3],A        
                                        (0623) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0624)     REG_RESTORE IDX_PP
                                        (0625) ENDIF
06BC: 20       POP   X                  (0626)     pop X
06BD: 18       POP   A                  (0627)     pop A
06BE: 7E       RETI                     (0628)     reti
                                        (0629) 
                                        (0630) ; end of file I2CHW_TempINT.asm
FILE: lib\i2chw_tempcommon.asm          (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_TempCommon.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_TempCommon.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ; include instance specific register definitions
                                        (0028) ;-----------------------------------------------
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) ;-------------------------------------------------------------------
                                        (0034) ;  Declare the functions global for both assembler and C compiler.
                                        (0035) ;
                                        (0036) ;  Note that there are two names for each API. First name is
                                        (0037) ;  assembler reference. Name with underscore is name refence for
                                        (0038) ;  C compiler.  Calling function in C source code does not require
                                        (0039) ;  the underscore.
                                        (0040) ;-------------------------------------------------------------------
                                        (0041) 
                                        (0042) export    I2CHW_Temp_InitWrite
                                        (0043) export   _I2CHW_Temp_InitWrite
                                        (0044) export    I2CHW_Temp_InitRamRead
                                        (0045) export   _I2CHW_Temp_InitRamRead
                                        (0046) export    I2CHW_Temp_InitFlashRead
                                        (0047) export   _I2CHW_Temp_InitFlashRead
                                        (0048) export    I2CHW_Temp_bReadI2CStatus
                                        (0049) export   _I2CHW_Temp_bReadI2CStatus
                                        (0050) export    I2CHW_Temp_ClrRdStatus
                                        (0051) export   _I2CHW_Temp_ClrRdStatus
                                        (0052) export    I2CHW_Temp_ClrWrStatus
                                        (0053) export   _I2CHW_Temp_ClrWrStatus
                                        (0054) 
                                        (0055) 
                                        (0056) AREA UserModules (ROM, REL)
                                        (0057) 
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: I2CHW_Temp_InitWrite
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Initializes a data buffer pointer for the slave to use to deposit data, and
                                        (0065) ;     zeroes the value of a count byte for the same buffer.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:  [SP-5]   -- count of bytes to write
                                        (0070) ;              [SP-4]   -- Hi order part of address Wrbuf
                                        (0071) ;              [SP-3]   -- Low order part of the address Wrbuf 
                                        (0072) ;
                                        (0073) ;  RETURNS:  none
                                        (0074) ;
                                        (0075) ;    Write Status bits are cleared
                                        (0076) ;
                                        (0077) ;  SIDE EFFECTS:
                                        (0078) ;    The A and X registers may be modified by this or future implementations
                                        (0079) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0080) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0081) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0082) ;    functions.
                                        (0083) ;          
                                        (0084) ;    Currently only the page pointer registers listed below are modified: 
                                        (0085) ;          CUR_PP
                                        (0086) ;
                                        (0087) ;    Write Status bits are cleared
                                        (0088) ;
                                        (0089) ;  THEORY of OPERATION or PROCEDURE:
                                        (0090) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0091) ;     the accumulator.  X register is the low order pointer.
                                        (0092) ;     IF a one byte buffer is established, set a flag to NAK the first written data byte.
                                        (0093) ;
                                        (0094) 
                                        (0095)  I2CHW_Temp_InitWrite:
                                        (0096) _I2CHW_Temp_InitWrite:
                                        (0097) 
                                        (0098) WrCnt:   equ -5
                                        (0099) WrBufHi: equ -4
                                        (0100) WrBufLo: equ -3
                                        (0101) 
                                        (0102) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0103)     RAM_PROLOGUE RAM_USE_CLASS_2
06BF: 10       PUSH  X                  (0104) 	push  X
06C0: 4F       MOV   X,SP               (0105) 	mov   X, SP
06C1: 79       DEC   X                  (0106)     dec   X                                                          ;set up the pointer for correct param access
06C2: 08       PUSH  A                  (0107)     push  A
06C3: 5D DE    MOV   A,REG[0xDE]        (0108)     mov   A, reg[I2CHW_Temp_INT_REG]
06C5: 08       PUSH  A                  (0109)     push  A                                                           ;preserve flags prior to disabling int
06C6: 41 DE FE AND   REG[0xDE],0xFE     
06C9: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0110)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0111) 
                                        (0112)     RAM_SETPAGE_CUR >I2CHW_Temp_bStatus						                        ;Set the Page Pointer for LMM
06CC: 26 00 FB AND   [0x0],0xFB         (0113)     and    [I2CHW_Temp_bStatus], ~fI2C_NAKnextWr                     ;reset the nak-next-written-byte flag.
                                        (0114) IF SYSTEM_LARGE_MEMORY_MODEL
06CF: 52 FC    MOV   A,[X-4]            (0115)     mov   A, [X + WrBufHi]                                           ;move wrbuf addr to A
06D1: 53 04    MOV   [0x4],A            (0116)     mov   [pI2CHW_Temp_Write_BufHI], A
                                        (0117) ENDIF
06D3: 52 FD    MOV   A,[X-3]            (0118)     mov   A, [X + WrBufLo]                                           ;move wrbuf addr to A
06D5: 53 05    MOV   [0x5],A            (0119)     mov   [pI2CHW_Temp_Write_BufLO], A
06D7: 52 FB    MOV   A,[X-5]            (0120)     mov   A, [X + WrCnt]                                               ;move Write_count to A
06D9: 53 03    MOV   [0x3],A            (0121)     mov   [I2CHW_Temp_Write_Count], A
06DB: 39 01    CMP   A,0x1              (0122)     cmp   A, 01                                                        ;if data buffer is one byte long or less
06DD: A0 08    JZ    0x06E6             (0123)     jz    I2CHW_Temp_SetNak
06DF: C0 06    JC    0x06E6             (0124)     jc    I2CHW_Temp_SetNak
06E1: 26 02 8F AND   [0x2],0x8F         (0125)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ;clear the 0x10, 0x20 (Write status bits)
06E4: 80 09    JMP   0x06EE             (0126)     jmp   I2Cs_1_ResetFlgs
                                        (0127) 
                                        (0128) I2CHW_Temp_SetNak:
06E6: 2E 00 04 OR    [0x0],0x4          (0129)     or    [I2CHW_Temp_bStatus], fI2C_NAKnextWr                       ;set the nak-next-written-byte flag.
06E9: 26 02 8F AND   [0x2],0x8F         (0130)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ; clear the 0x10, 0x20 (Write status bits)
06EC: 80 01    JMP   0x06EE             (0131)     jmp   I2Cs_1_ResetFlgs
                                        (0132) 
                                        (0133) I2Cs_1_ResetFlgs:
06EE: 18       POP   A                  (0134)     pop A
06EF: 21 01    AND   A,0x1              (0135)     and A, I2CHW_Temp_INT_MASK                                                ; Only enable if it was previously enabled
06F1: A0 04    JZ    0x06F6             (0136)     jz  . + 5
06F3: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0137)     M8C_EnableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
06F6: 18       POP   A                  (0138)     pop A
06F7: 20       POP   X                  (0139)     pop X
06F8: 70 3F    AND   F,0x3F             
06FA: 71 C0    OR    F,0xC0             
                                        (0140) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0141)     RAM_EPILOGUE RAM_USE_CLASS_2
06FC: 7F       RET                      (0142)     ret
06FD: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0143) 
                                        (0144) .ENDSECTION
                                        (0145) 
                                        (0146) .SECTION
                                        (0147) ;-----------------------------------------------------------------------------
                                        (0148) ;  FUNCTION NAME: I2CHW_Temp_InitRamRead
                                        (0149) ;
                                        (0150) ;  DESCRIPTION:
                                        (0151) ;     Initializes a data buffer pointer for the slave to use to retrieve data from,
                                        (0152) ;     and zeroes the value of a count byte for the same buffer.
                                        (0153) ;
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:  [SP-5]  -- count of bytes to read
                                        (0157) ;              [SP-4]  -- Hi order part of addr to ReadBuf
                                        (0158) ;              [SP-3]  -- Low order part of the address to ReadBuf
                                        (0159) ;
                                        (0160) ;  RETURNS: none
                                        (0161) ;
                                        (0162) ;  SIDE EFFECTS:
                                        (0163) ;    The A and X registers may be modified by this or future implementations
                                        (0164) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0165) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0166) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0167) ;    functions.
                                        (0168) ;          
                                        (0169) ;    Currently only the page pointer registers listed below are modified: 
                                        (0170) ;          CUR_PP
                                        (0171) ;
                                        (0172) ;     Read Status bits are cleared
                                        (0173) ;
                                        (0174) ;  THEORY of OPERATION or PROCEDURE:
                                        (0175) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0176) ;     the accumulator.  X register is the low order pointer.
                                        (0177) ;
                                        (0178) 
                                        (0179)  I2CHW_Temp_InitRamRead:
                                        (0180) _I2CHW_Temp_InitRamRead:
                                        (0181) 
                                        (0182) RdCnt:     equ   -5
                                        (0183) RdBufHi:   equ   -4
                                        (0184) RdBufLo:   equ   -3
                                        (0185) 
                                        (0186)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0187) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0188) 	RAM_SETPAGE_CUR >I2CHW_Temp_Read_Count
0700: 10       PUSH  X                  (0189)     push  X
0701: 4F       MOV   X,SP               (0190) 	mov   X, SP
0702: 79       DEC   X                  (0191)     dec   X                                                          ;set up the pointer for correct param access
0703: 08       PUSH  A                  (0192)     push  A
0704: 5D DE    MOV   A,REG[0xDE]        (0193)     mov   A, reg[I2CHW_Temp_INT_REG]
0706: 08       PUSH  A                  (0194)     push  A                                                            ;preserve flags prior to disabling int
0707: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0195)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0196) 
                                        (0197) IF SYSTEM_LARGE_MEMORY_MODEL
070A: 52 FC    MOV   A,[X-4]            (0198)     mov   A, [X + RdBufHi]                                           ;move wrbuf addr to A
070C: 53 06    MOV   [0x6],A            (0199)     mov   [pI2CHW_Temp_Read_BufHI], A
                                        (0200) ENDIF
070E: 52 FD    MOV   A,[X-3]            (0201)     mov   A, [X + RdBufLo]                                             ; move rdbuf addr to A
0710: 53 07    MOV   [0x7],A            (0202)     mov   [pI2CHW_Temp_Read_BufLO], A
0712: 52 FB    MOV   A,[X-5]            (0203)     mov   A, [X + RdCnt]                                               ; move RamRead_count to A
0714: 53 08    MOV   [0x8],A            (0204)     mov   [I2CHW_Temp_Read_Count], A
0716: 7A 08    DEC   [0x8]              (0205)     dec   [I2CHW_Temp_Read_Count]                                    ; since we decrement through zero...
0718: 26 02 F0 AND   [0x2],0xF0         (0206)     and   [I2CHW_Temp_RsrcStatus], ~0x0f                             ; clear the lower 4 (read status bits)
                                        (0207) 
071B: 18       POP   A                  (0208)     pop A
071C: 21 01    AND   A,0x1              (0209)     and A, I2CHW_Temp_INT_MASK                                                ; Only enable if it was previously enabled
071E: A0 04    JZ    0x0723             (0210)     jz  . + 5
0720: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0211)     M8C_EnableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
0723: 18       POP   A                  (0212)     pop A
0724: 20       POP   X                  (0213)     pop X
0725: 70 3F    AND   F,0x3F             
0727: 71 C0    OR    F,0xC0             
                                        (0214) 
                                        (0215)     RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0216)     RAM_EPILOGUE RAM_USE_CLASS_2
0729: 7F       RET                      (0217)     ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) .SECTION
                                        (0222) ;-----------------------------------------------------------------------------
                                        (0223) ;  FUNCTION NAME: I2CHW_Temp_InitFlashRead
                                        (0224) ;
                                        (0225) ;  DESCRIPTION:
                                        (0226) ;     Initializes a flash data buffer pointer for the slave to use to retrieve
                                        (0227) ;     data from, and zeroes the value of a count byte for the same buffer.
                                        (0228) ;
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:  [SP-6]   -- Hi order part of flash Read count
                                        (0232) ;              [SP-5]   -- Low order part of flashRead counts
                                        (0233) ;              [SP-4]   -- Hi order part of the flash buf address
                                        (0234) ;              [SP-3]   -- Lo order part of flash buf address
                                        (0235) ;
                                        (0236) ;  RETURNS:
                                        (0237) ;
                                        (0238) ;  SIDE EFFECTS:
                                        (0239) ;    The A and X registers may be modified by this or future implementations
                                        (0240) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0241) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0242) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0243) ;    functions.
                                        (0244) ;          
                                        (0245) ;    Currently only the page pointer registers listed below are modified: 
                                        (0246) ;          CUR_PP
                                        (0247) ;
                                        (0248) ;    Read Status bits are cleared
                                        (0249) ;
                                        (0250) ;  THEORY of OPERATION or PROCEDURE:
                                        (0251) ;     The C compiler will place the upper order address of the buffer in Acc.
                                        (0252) ;     X register is the low order pointer.  A user module parameter is used to conserve code
                                        (0253) ;     if flash buffers are un-needed.  The API call is left defined and capable of returning in
                                        (0254) ;     either case
                                        (0255) ;
                                        (0256)  I2CHW_Temp_InitFlashRead:
                                        (0257) _I2CHW_Temp_InitFlashRead:
                                        (0258) 
                                        (0259) FlRdCntHI:     equ   -6
                                        (0260) FlRdCntLO:     equ   -5
                                        (0261) FlBufAdrHI:    equ   -4
                                        (0262) FlBufAdrLO:    equ   -3
                                        (0263) 
                                        (0264) IF I2CHW_Temp_READ_FLASH
                                        (0265)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0266)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0267)     RAM_SETPAGE_CUR >pI2CHW_Temp_Read_BufLO   
                                        (0268) 	push  X
                                        (0269) 	mov   X, SP
                                        (0270)     dec   X                                                            ;set up the pointer for correct param access
                                        (0271)     push  A
                                        (0272)     mov   A, reg[I2CHW_Temp_INT_REG]
                                        (0273)     push  A                                                            ;preserve flags prior to disabling int
                                        (0274)     M8C_DisableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0275) 
                                        (0276)     mov   A, [X + FlBufAdrLO]                                          ; move flrdbuf LOaddr to A
                                        (0277)     mov   [pI2CHW_Temp_Read_BufLO], A
                                        (0278)     mov   A, [X + FlBufAdrHI]                                          ; move flrdbuf HIaddr to A
                                        (0279)     mov   [pI2CHW_Temp_Read_BufHI], A
                                        (0280)     mov   A, [X + FlRdCntLO]                                           ; move flrdbuf LOcount to A
                                        (0281)     mov   [I2CHW_Temp_Read_Count], A
                                        (0282)     mov   A, [X + FlRdCntHI]                                           ; move flrdbuf HIcount to A
                                        (0283)     mov   [I2CHW_Temp_Read_CountHI], A
                                        (0284) 
                                        (0285)     dec   [I2CHW_Temp_Read_Count]                                    ; since this will count throu zero
                                        (0286)     jnc    . + 4                                                       ; only Read_CountHI if Read_Count rolled to 0xff
                                        (0287)     dec   [I2CHW_Temp_Read_CountHI]
                                        (0288) 
                                        (0289)     and   [I2CHW_Temp_RsrcStatus], ~0x07                             ; clear the lower 3 (read status bits)
                                        (0290)     or    [I2CHW_Temp_RsrcStatus],I2CHW_READFLASH                    ; set the flash status bit
                                        (0291) 
                                        (0292)     pop A
                                        (0293)     and A, I2CHW_Temp_INT_MASK                                                ; Only enable if it was previously enabled
                                        (0294)     jz  . + 5
                                        (0295)     M8C_EnableIntMask I2CHW_Temp_INT_REG, I2CHW_Temp_INT_MASK
                                        (0296)     pop A
                                        (0297) 	pop X
                                        (0298)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0299) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0300) ENDIF
072A: 7F       RET                      (0301)     ret
072B: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0302) 
                                        (0303) .ENDSECTION
                                        (0304) 
                                        (0305) .SECTION
                                        (0306) ;-----------------------------------------------------------------------------
                                        (0307) ;  FUNCTION NAME: I2CHW_Temp_bReadI2CStatus
                                        (0308) ;
                                        (0309) ;  DESCRIPTION:
                                        (0310) ;     Returns the value in the the RsrcStatus variable.
                                        (0311) ;
                                        (0312) ;-----------------------------------------------------------------------------
                                        (0313) ;
                                        (0314) ;  ARGUMENTS:
                                        (0315) ;
                                        (0316) ;  RETURNS:
                                        (0317) ;     BYTE  bI2CStatus -  status data.  Use the following defined bits
                                        (0318) ;     returned in A.
                                        (0319) ;         I2CHW_RD_NOERR:                   equ 1
                                        (0320) ;         I2CHW_RD_OVERFLOW:                equ 2
                                        (0321) ;         I2CHW_RD_INCOMPLETE:              equ 4
                                        (0322) ;         I2CHW_READFLASH:                  equ 8
                                        (0323) ;         I2CHW_WR_NOERR:                   equ 10h
                                        (0324) ;         I2CHW_WR_OVERFLOW:                equ 20h
                                        (0325) ;         I2CHW_WR_COMPLETE:                equ 40h
                                        (0326) ;         I2CHW_ISR_ACTIVE:                 equ 80h
                                        (0327) ;
                                        (0328) ;  SIDE EFFECTS:
                                        (0329) ;    The A and X registers may be modified by this or future implementations
                                        (0330) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0331) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0332) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0333) ;    functions.
                                        (0334) ;          
                                        (0335) ;    Currently only the page pointer registers listed below are modified: 
                                        (0336) ;          CUR_PP
                                        (0337) ;          
                                        (0338)  I2CHW_Temp_bReadI2CStatus:
                                        (0339) _I2CHW_Temp_bReadI2CStatus:
                                        (0340)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0341) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
072E: 51 02    MOV   A,[0x2]            (0342)     mov   A, [I2CHW_Temp_RsrcStatus]                                 ;return the status in A
                                        (0343)     RAM_EPILOGUE RAM_USE_CLASS_4
0730: 7F       RET                      (0344)     ret
0731: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0345) 
                                        (0346) .ENDSECTION
                                        (0347) 
                                        (0348) .SECTION
                                        (0349) ;-----------------------------------------------------------------------------
                                        (0350) ;  FUNCTION NAME: I2CHW_Temp_ClrRdStatus
                                        (0351) ;
                                        (0352) ;  DESCRIPTION:
                                        (0353) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0354) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0355) ;
                                        (0356) ;-----------------------------------------------------------------------------
                                        (0357) ;
                                        (0358) ;  ARGUMENTS: none
                                        (0359) ;
                                        (0360) ;  RETURNS: none
                                        (0361) ;
                                        (0362) ;  SIDE EFFECTS:
                                        (0363) ;    The A and X registers may be modified by this or future implementations
                                        (0364) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0365) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0366) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0367) ;    functions.
                                        (0368) ;          
                                        (0369) ;    Currently only the page pointer registers listed below are modified: 
                                        (0370) ;          CUR_PP
                                        (0371) ;          
                                        (0372)  I2CHW_Temp_ClrRdStatus:
                                        (0373) _I2CHW_Temp_ClrRdStatus:
                                        (0374)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0375) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
0734: 26 02 F8 AND   [0x2],0xF8         (0376)     and   [I2CHW_Temp_RsrcStatus], ~0x07                             ; clear the lower 3 (read status bits)
                                        (0377)     RAM_EPILOGUE RAM_USE_CLASS_4
0737: 7F       RET                      (0378)     ret
0738: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0379) 
                                        (0380) .ENDSECTION
                                        (0381) 
                                        (0382) .SECTION
                                        (0383) ;-----------------------------------------------------------------------------
                                        (0384) ;  FUNCTION NAME: I2CHW_Temp_ClrWrStatus
                                        (0385) ;
                                        (0386) ;  DESCRIPTION:
                                        (0387) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0388) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0389) ;
                                        (0390) ;-----------------------------------------------------------------------------
                                        (0391) ;
                                        (0392) ;  ARGUMENTS: none
                                        (0393) ;
                                        (0394) ;  RETURNS: none
                                        (0395) ;
                                        (0396) ;  SIDE EFFECTS:
                                        (0397) ;    The A and X registers may be modified by this or future implementations
                                        (0398) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0399) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0400) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0401) ;    functions.
                                        (0402) ;          
                                        (0403) ;    Currently only the page pointer registers listed below are modified: 
                                        (0404) ;          CUR_PP
                                        (0405) ;          
                                        (0406)  I2CHW_Temp_ClrWrStatus:
                                        (0407) _I2CHW_Temp_ClrWrStatus:
                                        (0408)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0409) 	RAM_SETPAGE_CUR >I2CHW_Temp_RsrcStatus
073B: 26 02 8F AND   [0x2],0x8F         (0410)     and   [I2CHW_Temp_RsrcStatus], ~0x70                             ; clear bits 10,20 (write status bits)
                                        (0411)     RAM_EPILOGUE RAM_USE_CLASS_4
073E: 7F       RET                      (0412)     ret
                                        (0413) 
                                        (0414) .ENDSECTION
                                        (0415) ; End of File I2CHW_Temp.asm
FILE: C:\Users\georg\OneDrive\DOCUME~1\GitHub\TALKIN~1\PDPROJ~1\PDPROJ~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>        // part specific constants and macros
(0006) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0007) 
(0008) #define ADDRESS_TEMP_SENSOR 0x18
(0009) #define READ_BYTE 			0x01
(0010) #define WRITE_BYTE          0x00
(0011) #define TEMP_REG    		0x05
(0012) 
(0013) // Function prototype
(0014) void read_temp_and_print(void);
(0015) 
(0016) 
(0017) 
(0018) void main(void)
(0019) {
__UserModules_end|__text_start|_main|_main:
    073F: 80 03    JMP   0x0743
(0020) 	// M8C_EnableGInt ; // Uncomment this line to enable Global Interrupts
(0021) 	// Insert your main routine code here.
(0022) 	
(0023) 	while (1)
(0024) 	{
(0025) 		read_temp_and_print();	
    0741: 90 04    CALL  _read_temp_and_print
(0026) 	}
    0743: 8F FD    JMP   0x0741
    0745: 8F FF    JMP   0x0745
(0027) }
(0028) 
(0029) void read_temp_and_print(void)
(0030) {
_read_temp_and_print:
  Temperature          --> X+2
  LowerByte            --> X+1
  UpperByte            --> X+0
    0747: 10       PUSH  X
    0748: 4F       MOV   X,SP
    0749: 38 04    ADD   SP,0x4
(0031) 	BYTE UpperByte,LowerByte;
(0032) 	INT Temperature;
(0033) 	
(0034) 	I2CHW_Temp_fSendStart(ADDRESS_TEMP_SENSOR, I2CHW_Temp_WRITE);
    074B: 10       PUSH  X
    074C: 57 00    MOV   X,0x0
    074E: 50 18    MOV   A,0x18
    0750: 7C 04 B9 LCALL _I2CHW_Temp_fSendStart
    0753: 20       POP   X
    0754: 62 D0 00 MOV   REG[0xD0],0x0
(0035) 	I2CHW_Temp_fWrite(TEMP_REG);
    0757: 10       PUSH  X
    0758: 50 05    MOV   A,0x5
    075A: 7C 04 FD LCALL _I2CHW_Temp_fWrite
    075D: 20       POP   X
    075E: 62 D0 00 MOV   REG[0xD0],0x0
(0036) 	I2CHW_Temp_SendStop();
    0761: 10       PUSH  X
    0762: 7C 05 73 LCALL _I2CHW_Temp_SendStop
(0037) 	
(0038) 	I2CHW_Temp_fSendStart(ADDRESS_TEMP_SENSOR, I2CHW_Temp_READ);
    0765: 57 01    MOV   X,0x1
    0767: 50 18    MOV   A,0x18
    0769: 7C 04 B9 LCALL _I2CHW_Temp_fSendStart
    076C: 20       POP   X
    076D: 62 D0 00 MOV   REG[0xD0],0x0
(0039) 	UpperByte = I2CHW_Temp_bRead(I2CHW_Temp_ACKslave);
    0770: 10       PUSH  X
    0771: 50 01    MOV   A,0x1
    0773: 7C 05 3D LCALL _I2CHW_Temp_bRead
    0776: 20       POP   X
    0777: 62 D0 00 MOV   REG[0xD0],0x0
    077A: 54 00    MOV   [X+0],A
(0040) 	LowerByte = I2CHW_Temp_bRead(I2CHW_Temp_NAKslave);
    077C: 10       PUSH  X
    077D: 50 00    MOV   A,0x0
    077F: 7C 05 3D LCALL _I2CHW_Temp_bRead
    0782: 20       POP   X
    0783: 62 D0 00 MOV   REG[0xD0],0x0
    0786: 54 01    MOV   [X+1],A
(0041) 	I2CHW_Temp_SendStop();
    0788: 10       PUSH  X
    0789: 7C 05 73 LCALL _I2CHW_Temp_SendStop
    078C: 20       POP   X
(0042) 	
(0043) 	//First Check flag bits
(0044) 	if ((UpperByte & 0x80) == 0x80){ //TA  TCRIT
    078D: 62 D0 00 MOV   REG[0xD0],0x0
    0790: 52 00    MOV   A,[X+0]
    0792: 21 80    AND   A,0x80
    0794: 39 80    CMP   A,0x80
    0796: B0 01    JNZ   0x0798
(0045) 	}
(0046) 	if ((UpperByte & 0x40) == 0x40){ //TA > TUPPER
    0798: 62 D0 00 MOV   REG[0xD0],0x0
    079B: 52 00    MOV   A,[X+0]
    079D: 21 40    AND   A,0x40
    079F: 39 40    CMP   A,0x40
    07A1: B0 01    JNZ   0x07A3
(0047) 	}
(0048) 	if ((UpperByte & 0x20) == 0x20){ //TA < TLOWER
    07A3: 62 D0 00 MOV   REG[0xD0],0x0
    07A6: 52 00    MOV   A,[X+0]
    07A8: 21 20    AND   A,0x20
    07AA: 39 20    CMP   A,0x20
    07AC: B0 01    JNZ   0x07AE
(0049) 	}
(0050) 	UpperByte = UpperByte & 0x1F; //Clear flag bits
    07AE: 27 00 1F AND   [X+0],0x1F
(0051) 	if ((UpperByte & 0x10) == 0x10){ //TA < 0C
    07B1: 62 D0 00 MOV   REG[0xD0],0x0
    07B4: 52 00    MOV   A,[X+0]
    07B6: 21 10    AND   A,0x10
    07B8: 39 10    CMP   A,0x10
    07BA: B0 50    JNZ   0x080B
(0052) 	UpperByte = UpperByte & 0x0F;//Clear SIGN
    07BC: 27 00 0F AND   [X+0],0xF
(0053) 	Temperature = 256 - (UpperByte * 16 + LowerByte / 16);
    07BF: 52 01    MOV   A,[X+1]
    07C1: 53 0E    MOV   [__r1],A
    07C3: 50 00    MOV   A,0x0
    07C5: 08       PUSH  A
    07C6: 50 10    MOV   A,0x10
    07C8: 08       PUSH  A
    07C9: 50 00    MOV   A,0x0
    07CB: 08       PUSH  A
    07CC: 51 0E    MOV   A,[__r1]
    07CE: 08       PUSH  A
    07CF: 7C 08 50 LCALL 0x0850
    07D2: 18       POP   A
    07D3: 53 0E    MOV   [__r1],A
    07D5: 18       POP   A
    07D6: 53 0F    MOV   [__r0],A
    07D8: 38 FE    ADD   SP,0xFE
    07DA: 52 00    MOV   A,[X+0]
    07DC: 53 0C    MOV   [__r3],A
    07DE: 55 0D 00 MOV   [__r2],0x0
    07E1: 65 0C    ASL   [__r3]
    07E3: 6B 0D    RLC   [__r2]
    07E5: 65 0C    ASL   [__r3]
    07E7: 6B 0D    RLC   [__r2]
    07E9: 65 0C    ASL   [__r3]
    07EB: 6B 0D    RLC   [__r2]
    07ED: 65 0C    ASL   [__r3]
    07EF: 6B 0D    RLC   [__r2]
    07F1: 51 0C    MOV   A,[__r3]
    07F3: 02 0E    ADD   A,[__r1]
    07F5: 53 0E    MOV   [__r1],A
    07F7: 51 0D    MOV   A,[__r2]
    07F9: 0A 0F    ADC   A,[__r0]
    07FB: 53 0F    MOV   [__r0],A
    07FD: 50 00    MOV   A,0x0
    07FF: 12 0E    SUB   A,[__r1]
    0801: 54 03    MOV   [X+3],A
    0803: 50 01    MOV   A,0x1
    0805: 1A 0F    SBB   A,[__r0]
    0807: 54 02    MOV   [X+2],A
(0054) 	}else //TA  0C
    0809: 80 42    JMP   0x084C
(0055) 	
(0056) 	Temperature = (UpperByte * 16 + LowerByte / 16);//Temperature = Ambient Temperature (C)
    080B: 62 D0 00 MOV   REG[0xD0],0x0
(0057) 	
(0058) 	
(0059) 	
(0060) 	
(0061) }
    080E: 52 01    MOV   A,[X+1]
    0810: 53 0E    MOV   [__r1],A
    0812: 50 00    MOV   A,0x0
    0814: 08       PUSH  A
    0815: 50 10    MOV   A,0x10
    0817: 08       PUSH  A
    0818: 50 00    MOV   A,0x0
    081A: 08       PUSH  A
    081B: 51 0E    MOV   A,[__r1]
    081D: 08       PUSH  A
    081E: 7C 08 50 LCALL 0x0850
    0821: 18       POP   A
    0822: 53 0E    MOV   [__r1],A
    0824: 18       POP   A
    0825: 53 0F    MOV   [__r0],A
    0827: 38 FE    ADD   SP,0xFE
    0829: 52 00    MOV   A,[X+0]
    082B: 53 0C    MOV   [__r3],A
    082D: 55 0D 00 MOV   [__r2],0x0
    0830: 65 0C    ASL   [__r3]
    0832: 6B 0D    RLC   [__r2]
    0834: 65 0C    ASL   [__r3]
    0836: 6B 0D    RLC   [__r2]
    0838: 65 0C    ASL   [__r3]
    083A: 6B 0D    RLC   [__r2]
    083C: 65 0C    ASL   [__r3]
    083E: 6B 0D    RLC   [__r2]
    0840: 51 0C    MOV   A,[__r3]
    0842: 02 0E    ADD   A,[__r1]
    0844: 54 03    MOV   [X+3],A
    0846: 51 0D    MOV   A,[__r2]
    0848: 0A 0F    ADC   A,[__r0]
    084A: 54 02    MOV   [X+2],A
    084C: 38 FC    ADD   SP,0xFC
    084E: 20       POP   X
    084F: 7F       RET   
