ARM GAS  /tmp/ccyO4pc5.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** 
   2:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f1xx_hal_msp.c **** /**
   4:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   6:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f1xx_hal_msp.c ****   *
  11:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccyO4pc5.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 71 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 71 3 view .LVU2
  37              		.loc 1 71 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 71 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccyO4pc5.s 			page 3


  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 71 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 72 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 72 3 view .LVU8
  53              		.loc 1 72 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 72 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 72 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 78 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 78 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 78 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 78 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 78 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 83 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
  88              	.L3:
  89 003c 00100240 		.word	1073876992
ARM GAS  /tmp/ccyO4pc5.s 			page 4


  90 0040 00000140 		.word	1073807360
  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_I2C_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_I2C_MspInit:
 102              	.LVL3:
 103              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 92 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 92 1 is_stmt 0 view .LVU21
 109 0000 10B5     		push	{r4, lr}
 110              		.cfi_def_cfa_offset 8
 111              		.cfi_offset 4, -8
 112              		.cfi_offset 14, -4
 113 0002 86B0     		sub	sp, sp, #24
 114              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 93 3 is_stmt 1 view .LVU22
 116              		.loc 1 93 20 is_stmt 0 view .LVU23
 117 0004 0023     		movs	r3, #0
 118 0006 0293     		str	r3, [sp, #8]
 119 0008 0393     		str	r3, [sp, #12]
 120 000a 0493     		str	r3, [sp, #16]
 121 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 122              		.loc 1 94 3 is_stmt 1 view .LVU24
 123              		.loc 1 94 10 is_stmt 0 view .LVU25
 124 000e 0268     		ldr	r2, [r0]
 125              		.loc 1 94 5 view .LVU26
 126 0010 114B     		ldr	r3, .L9
 127 0012 9A42     		cmp	r2, r3
 128 0014 01D0     		beq	.L8
 129              	.LVL4:
 130              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
ARM GAS  /tmp/ccyO4pc5.s 			page 5


 102:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 103:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 111:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c ****   }
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** }
 131              		.loc 1 118 1 view .LVU27
 132 0016 06B0     		add	sp, sp, #24
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 0018 10BD     		pop	{r4, pc}
 137              	.LVL5:
 138              	.L8:
 139              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 100 5 is_stmt 1 view .LVU28
 141              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 142              		.loc 1 100 5 view .LVU29
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 143              		.loc 1 100 5 view .LVU30
 144 001a 104C     		ldr	r4, .L9+4
 145 001c A369     		ldr	r3, [r4, #24]
 146 001e 43F00803 		orr	r3, r3, #8
 147 0022 A361     		str	r3, [r4, #24]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 148              		.loc 1 100 5 view .LVU31
 149 0024 A369     		ldr	r3, [r4, #24]
 150 0026 03F00803 		and	r3, r3, #8
 151 002a 0093     		str	r3, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 152              		.loc 1 100 5 view .LVU32
 153 002c 009B     		ldr	r3, [sp]
 154              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 155              		.loc 1 100 5 view .LVU33
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 156              		.loc 1 105 5 view .LVU34
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 157              		.loc 1 105 25 is_stmt 0 view .LVU35
 158 002e C023     		movs	r3, #192
 159 0030 0293     		str	r3, [sp, #8]
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 160              		.loc 1 106 5 is_stmt 1 view .LVU36
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/ccyO4pc5.s 			page 6


 161              		.loc 1 106 26 is_stmt 0 view .LVU37
 162 0032 1223     		movs	r3, #18
 163 0034 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 164              		.loc 1 107 5 is_stmt 1 view .LVU38
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 165              		.loc 1 107 27 is_stmt 0 view .LVU39
 166 0036 0323     		movs	r3, #3
 167 0038 0593     		str	r3, [sp, #20]
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 168              		.loc 1 108 5 is_stmt 1 view .LVU40
 169 003a 02A9     		add	r1, sp, #8
 170 003c 0848     		ldr	r0, .L9+8
 171              	.LVL6:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 172              		.loc 1 108 5 is_stmt 0 view .LVU41
 173 003e FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL7:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 175              		.loc 1 111 5 is_stmt 1 view .LVU42
 176              	.LBB6:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 177              		.loc 1 111 5 view .LVU43
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 178              		.loc 1 111 5 view .LVU44
 179 0042 E369     		ldr	r3, [r4, #28]
 180 0044 43F40013 		orr	r3, r3, #2097152
 181 0048 E361     		str	r3, [r4, #28]
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 182              		.loc 1 111 5 view .LVU45
 183 004a E369     		ldr	r3, [r4, #28]
 184 004c 03F40013 		and	r3, r3, #2097152
 185 0050 0193     		str	r3, [sp, #4]
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 186              		.loc 1 111 5 view .LVU46
 187 0052 019B     		ldr	r3, [sp, #4]
 188              	.LBE6:
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 189              		.loc 1 111 5 discriminator 1 view .LVU47
 190              		.loc 1 118 1 is_stmt 0 view .LVU48
 191 0054 DFE7     		b	.L5
 192              	.L10:
 193 0056 00BF     		.align	2
 194              	.L9:
 195 0058 00540040 		.word	1073763328
 196 005c 00100240 		.word	1073876992
 197 0060 000C0140 		.word	1073810432
 198              		.cfi_endproc
 199              	.LFE66:
 201              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_I2C_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_I2C_MspDeInit:
 209              	.LVL8:
ARM GAS  /tmp/ccyO4pc5.s 			page 7


 210              	.LFB67:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c **** /**
 121:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 122:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 123:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 124:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 125:Core/Src/stm32f1xx_hal_msp.c **** */
 126:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 127:Core/Src/stm32f1xx_hal_msp.c **** {
 211              		.loc 1 127 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 128:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 215              		.loc 1 128 3 view .LVU50
 216              		.loc 1 128 10 is_stmt 0 view .LVU51
 217 0000 0268     		ldr	r2, [r0]
 218              		.loc 1 128 5 view .LVU52
 219 0002 0A4B     		ldr	r3, .L18
 220 0004 9A42     		cmp	r2, r3
 221 0006 00D0     		beq	.L17
 222 0008 7047     		bx	lr
 223              	.L17:
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 224              		.loc 1 127 1 view .LVU53
 225 000a 10B5     		push	{r4, lr}
 226              		.cfi_def_cfa_offset 8
 227              		.cfi_offset 4, -8
 228              		.cfi_offset 14, -4
 129:Core/Src/stm32f1xx_hal_msp.c ****   {
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 133:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 229              		.loc 1 134 5 is_stmt 1 view .LVU54
 230 000c 084A     		ldr	r2, .L18+4
 231 000e D369     		ldr	r3, [r2, #28]
 232 0010 23F40013 		bic	r3, r3, #2097152
 233 0014 D361     		str	r3, [r2, #28]
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 137:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 138:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 139:Core/Src/stm32f1xx_hal_msp.c ****     */
 140:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 234              		.loc 1 140 5 view .LVU55
 235 0016 074C     		ldr	r4, .L18+8
 236 0018 4021     		movs	r1, #64
 237 001a 2046     		mov	r0, r4
 238              	.LVL9:
 239              		.loc 1 140 5 is_stmt 0 view .LVU56
 240 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 241              	.LVL10:
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
ARM GAS  /tmp/ccyO4pc5.s 			page 8


 242              		.loc 1 142 5 is_stmt 1 view .LVU57
 243 0020 8021     		movs	r1, #128
 244 0022 2046     		mov	r0, r4
 245 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL11:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 147:Core/Src/stm32f1xx_hal_msp.c ****   }
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** }
 247              		.loc 1 149 1 is_stmt 0 view .LVU58
 248 0028 10BD     		pop	{r4, pc}
 249              	.L19:
 250 002a 00BF     		.align	2
 251              	.L18:
 252 002c 00540040 		.word	1073763328
 253 0030 00100240 		.word	1073876992
 254 0034 000C0140 		.word	1073810432
 255              		.cfi_endproc
 256              	.LFE67:
 258              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_TIM_Base_MspInit
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	HAL_TIM_Base_MspInit:
 266              	.LVL12:
 267              	.LFB68:
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c **** /**
 152:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 153:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 154:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 155:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 156:Core/Src/stm32f1xx_hal_msp.c **** */
 157:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 158:Core/Src/stm32f1xx_hal_msp.c **** {
 268              		.loc 1 158 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 8
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 159:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 272              		.loc 1 159 3 view .LVU60
 273              		.loc 1 159 15 is_stmt 0 view .LVU61
 274 0000 0268     		ldr	r2, [r0]
 275              		.loc 1 159 5 view .LVU62
 276 0002 0E4B     		ldr	r3, .L27
 277 0004 9A42     		cmp	r2, r3
 278 0006 00D0     		beq	.L26
 279 0008 7047     		bx	lr
 280              	.L26:
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 281              		.loc 1 158 1 view .LVU63
 282 000a 00B5     		push	{lr}
ARM GAS  /tmp/ccyO4pc5.s 			page 9


 283              		.cfi_def_cfa_offset 4
 284              		.cfi_offset 14, -4
 285 000c 83B0     		sub	sp, sp, #12
 286              		.cfi_def_cfa_offset 16
 160:Core/Src/stm32f1xx_hal_msp.c ****   {
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 165:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 287              		.loc 1 165 5 is_stmt 1 view .LVU64
 288              	.LBB7:
 289              		.loc 1 165 5 view .LVU65
 290              		.loc 1 165 5 view .LVU66
 291 000e 03F56443 		add	r3, r3, #58368
 292 0012 9A69     		ldr	r2, [r3, #24]
 293 0014 42F40062 		orr	r2, r2, #2048
 294 0018 9A61     		str	r2, [r3, #24]
 295              		.loc 1 165 5 view .LVU67
 296 001a 9B69     		ldr	r3, [r3, #24]
 297 001c 03F40063 		and	r3, r3, #2048
 298 0020 0193     		str	r3, [sp, #4]
 299              		.loc 1 165 5 view .LVU68
 300 0022 019B     		ldr	r3, [sp, #4]
 301              	.LBE7:
 302              		.loc 1 165 5 view .LVU69
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 167:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 303              		.loc 1 167 5 view .LVU70
 304 0024 0022     		movs	r2, #0
 305 0026 1146     		mov	r1, r2
 306 0028 1920     		movs	r0, #25
 307              	.LVL13:
 308              		.loc 1 167 5 is_stmt 0 view .LVU71
 309 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 310              	.LVL14:
 168:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 311              		.loc 1 168 5 is_stmt 1 view .LVU72
 312 002e 1920     		movs	r0, #25
 313 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 314              	.LVL15:
 169:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c ****   }
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c **** }
 315              		.loc 1 175 1 is_stmt 0 view .LVU73
 316 0034 03B0     		add	sp, sp, #12
 317              		.cfi_def_cfa_offset 4
 318              		@ sp needed
 319 0036 5DF804FB 		ldr	pc, [sp], #4
 320              	.L28:
 321 003a 00BF     		.align	2
 322              	.L27:
 323 003c 002C0140 		.word	1073818624
ARM GAS  /tmp/ccyO4pc5.s 			page 10


 324              		.cfi_endproc
 325              	.LFE68:
 327              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 328              		.align	1
 329              		.global	HAL_TIM_Base_MspDeInit
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 334              	HAL_TIM_Base_MspDeInit:
 335              	.LVL16:
 336              	.LFB69:
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c **** /**
 178:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 179:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 180:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 181:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 182:Core/Src/stm32f1xx_hal_msp.c **** */
 183:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 184:Core/Src/stm32f1xx_hal_msp.c **** {
 337              		.loc 1 184 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		.loc 1 184 1 is_stmt 0 view .LVU75
 342 0000 08B5     		push	{r3, lr}
 343              		.cfi_def_cfa_offset 8
 344              		.cfi_offset 3, -8
 345              		.cfi_offset 14, -4
 185:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 346              		.loc 1 185 3 is_stmt 1 view .LVU76
 347              		.loc 1 185 15 is_stmt 0 view .LVU77
 348 0002 0268     		ldr	r2, [r0]
 349              		.loc 1 185 5 view .LVU78
 350 0004 064B     		ldr	r3, .L33
 351 0006 9A42     		cmp	r2, r3
 352 0008 00D0     		beq	.L32
 353              	.LVL17:
 354              	.L29:
 186:Core/Src/stm32f1xx_hal_msp.c ****   {
 187:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 188:Core/Src/stm32f1xx_hal_msp.c **** 
 189:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 190:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 191:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 194:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 198:Core/Src/stm32f1xx_hal_msp.c ****   }
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c **** }
 355              		.loc 1 200 1 view .LVU79
 356 000a 08BD     		pop	{r3, pc}
 357              	.LVL18:
ARM GAS  /tmp/ccyO4pc5.s 			page 11


 358              	.L32:
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 359              		.loc 1 191 5 is_stmt 1 view .LVU80
 360 000c 054A     		ldr	r2, .L33+4
 361 000e 9369     		ldr	r3, [r2, #24]
 362 0010 23F40063 		bic	r3, r3, #2048
 363 0014 9361     		str	r3, [r2, #24]
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 364              		.loc 1 194 5 view .LVU81
 365 0016 1920     		movs	r0, #25
 366              	.LVL19:
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 367              		.loc 1 194 5 is_stmt 0 view .LVU82
 368 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 369              	.LVL20:
 370              		.loc 1 200 1 view .LVU83
 371 001c F5E7     		b	.L29
 372              	.L34:
 373 001e 00BF     		.align	2
 374              	.L33:
 375 0020 002C0140 		.word	1073818624
 376 0024 00100240 		.word	1073876992
 377              		.cfi_endproc
 378              	.LFE69:
 380              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 381              		.align	1
 382              		.global	HAL_UART_MspInit
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 387              	HAL_UART_MspInit:
 388              	.LVL21:
 389              	.LFB70:
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c **** /**
 203:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 204:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 205:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 206:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 207:Core/Src/stm32f1xx_hal_msp.c **** */
 208:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 209:Core/Src/stm32f1xx_hal_msp.c **** {
 390              		.loc 1 209 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 24
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394              		.loc 1 209 1 is_stmt 0 view .LVU85
 395 0000 30B5     		push	{r4, r5, lr}
 396              		.cfi_def_cfa_offset 12
 397              		.cfi_offset 4, -12
 398              		.cfi_offset 5, -8
 399              		.cfi_offset 14, -4
 400 0002 87B0     		sub	sp, sp, #28
 401              		.cfi_def_cfa_offset 40
 210:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 402              		.loc 1 210 3 is_stmt 1 view .LVU86
 403              		.loc 1 210 20 is_stmt 0 view .LVU87
ARM GAS  /tmp/ccyO4pc5.s 			page 12


 404 0004 0023     		movs	r3, #0
 405 0006 0293     		str	r3, [sp, #8]
 406 0008 0393     		str	r3, [sp, #12]
 407 000a 0493     		str	r3, [sp, #16]
 408 000c 0593     		str	r3, [sp, #20]
 211:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 409              		.loc 1 211 3 is_stmt 1 view .LVU88
 410              		.loc 1 211 11 is_stmt 0 view .LVU89
 411 000e 0268     		ldr	r2, [r0]
 412              		.loc 1 211 5 view .LVU90
 413 0010 184B     		ldr	r3, .L39
 414 0012 9A42     		cmp	r2, r3
 415 0014 01D0     		beq	.L38
 416              	.LVL22:
 417              	.L35:
 212:Core/Src/stm32f1xx_hal_msp.c ****   {
 213:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 216:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 217:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 220:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 221:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 222:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 223:Core/Src/stm32f1xx_hal_msp.c ****     */
 224:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 225:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 227:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 229:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 230:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 231:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 236:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****   }
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 240:Core/Src/stm32f1xx_hal_msp.c **** }
 418              		.loc 1 240 1 view .LVU91
 419 0016 07B0     		add	sp, sp, #28
 420              		.cfi_remember_state
 421              		.cfi_def_cfa_offset 12
 422              		@ sp needed
 423 0018 30BD     		pop	{r4, r5, pc}
 424              	.LVL23:
 425              	.L38:
 426              		.cfi_restore_state
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 427              		.loc 1 217 5 is_stmt 1 view .LVU92
 428              	.LBB8:
 217:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccyO4pc5.s 			page 13


 429              		.loc 1 217 5 view .LVU93
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 430              		.loc 1 217 5 view .LVU94
 431 001a 03F55843 		add	r3, r3, #55296
 432 001e 9A69     		ldr	r2, [r3, #24]
 433 0020 42F48042 		orr	r2, r2, #16384
 434 0024 9A61     		str	r2, [r3, #24]
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 435              		.loc 1 217 5 view .LVU95
 436 0026 9A69     		ldr	r2, [r3, #24]
 437 0028 02F48042 		and	r2, r2, #16384
 438 002c 0092     		str	r2, [sp]
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 439              		.loc 1 217 5 view .LVU96
 440 002e 009A     		ldr	r2, [sp]
 441              	.LBE8:
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 442              		.loc 1 217 5 view .LVU97
 219:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 443              		.loc 1 219 5 view .LVU98
 444              	.LBB9:
 219:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 445              		.loc 1 219 5 view .LVU99
 219:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 446              		.loc 1 219 5 view .LVU100
 447 0030 9A69     		ldr	r2, [r3, #24]
 448 0032 42F00402 		orr	r2, r2, #4
 449 0036 9A61     		str	r2, [r3, #24]
 219:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 450              		.loc 1 219 5 view .LVU101
 451 0038 9B69     		ldr	r3, [r3, #24]
 452 003a 03F00403 		and	r3, r3, #4
 453 003e 0193     		str	r3, [sp, #4]
 219:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 454              		.loc 1 219 5 view .LVU102
 455 0040 019B     		ldr	r3, [sp, #4]
 456              	.LBE9:
 219:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 457              		.loc 1 219 5 view .LVU103
 224:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 458              		.loc 1 224 5 view .LVU104
 224:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 459              		.loc 1 224 25 is_stmt 0 view .LVU105
 460 0042 4FF40073 		mov	r3, #512
 461 0046 0293     		str	r3, [sp, #8]
 225:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 462              		.loc 1 225 5 is_stmt 1 view .LVU106
 225:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 463              		.loc 1 225 26 is_stmt 0 view .LVU107
 464 0048 0223     		movs	r3, #2
 465 004a 0393     		str	r3, [sp, #12]
 226:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 466              		.loc 1 226 5 is_stmt 1 view .LVU108
 226:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 467              		.loc 1 226 27 is_stmt 0 view .LVU109
 468 004c 0323     		movs	r3, #3
 469 004e 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccyO4pc5.s 			page 14


 227:Core/Src/stm32f1xx_hal_msp.c **** 
 470              		.loc 1 227 5 is_stmt 1 view .LVU110
 471 0050 02AD     		add	r5, sp, #8
 472 0052 094C     		ldr	r4, .L39+4
 473 0054 2946     		mov	r1, r5
 474 0056 2046     		mov	r0, r4
 475              	.LVL24:
 227:Core/Src/stm32f1xx_hal_msp.c **** 
 476              		.loc 1 227 5 is_stmt 0 view .LVU111
 477 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 478              	.LVL25:
 229:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 479              		.loc 1 229 5 is_stmt 1 view .LVU112
 229:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 480              		.loc 1 229 25 is_stmt 0 view .LVU113
 481 005c 4FF48063 		mov	r3, #1024
 482 0060 0293     		str	r3, [sp, #8]
 230:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 483              		.loc 1 230 5 is_stmt 1 view .LVU114
 230:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 484              		.loc 1 230 26 is_stmt 0 view .LVU115
 485 0062 0023     		movs	r3, #0
 486 0064 0393     		str	r3, [sp, #12]
 231:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 487              		.loc 1 231 5 is_stmt 1 view .LVU116
 231:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 488              		.loc 1 231 26 is_stmt 0 view .LVU117
 489 0066 0493     		str	r3, [sp, #16]
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 490              		.loc 1 232 5 is_stmt 1 view .LVU118
 491 0068 2946     		mov	r1, r5
 492 006a 2046     		mov	r0, r4
 493 006c FFF7FEFF 		bl	HAL_GPIO_Init
 494              	.LVL26:
 495              		.loc 1 240 1 is_stmt 0 view .LVU119
 496 0070 D1E7     		b	.L35
 497              	.L40:
 498 0072 00BF     		.align	2
 499              	.L39:
 500 0074 00380140 		.word	1073821696
 501 0078 00080140 		.word	1073809408
 502              		.cfi_endproc
 503              	.LFE70:
 505              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 506              		.align	1
 507              		.global	HAL_UART_MspDeInit
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	HAL_UART_MspDeInit:
 513              	.LVL27:
 514              	.LFB71:
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 242:Core/Src/stm32f1xx_hal_msp.c **** /**
 243:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 244:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 245:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  /tmp/ccyO4pc5.s 			page 15


 246:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 247:Core/Src/stm32f1xx_hal_msp.c **** */
 248:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 249:Core/Src/stm32f1xx_hal_msp.c **** {
 515              		.loc 1 249 1 is_stmt 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519              		.loc 1 249 1 is_stmt 0 view .LVU121
 520 0000 08B5     		push	{r3, lr}
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 3, -8
 523              		.cfi_offset 14, -4
 250:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 524              		.loc 1 250 3 is_stmt 1 view .LVU122
 525              		.loc 1 250 11 is_stmt 0 view .LVU123
 526 0002 0268     		ldr	r2, [r0]
 527              		.loc 1 250 5 view .LVU124
 528 0004 074B     		ldr	r3, .L45
 529 0006 9A42     		cmp	r2, r3
 530 0008 00D0     		beq	.L44
 531              	.LVL28:
 532              	.L41:
 251:Core/Src/stm32f1xx_hal_msp.c ****   {
 252:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 254:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 255:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 256:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 259:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 260:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 261:Core/Src/stm32f1xx_hal_msp.c ****     */
 262:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 263:Core/Src/stm32f1xx_hal_msp.c **** 
 264:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 265:Core/Src/stm32f1xx_hal_msp.c **** 
 266:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 267:Core/Src/stm32f1xx_hal_msp.c ****   }
 268:Core/Src/stm32f1xx_hal_msp.c **** 
 269:Core/Src/stm32f1xx_hal_msp.c **** }
 533              		.loc 1 269 1 view .LVU125
 534 000a 08BD     		pop	{r3, pc}
 535              	.LVL29:
 536              	.L44:
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 537              		.loc 1 256 5 is_stmt 1 view .LVU126
 538 000c 064A     		ldr	r2, .L45+4
 539 000e 9369     		ldr	r3, [r2, #24]
 540 0010 23F48043 		bic	r3, r3, #16384
 541 0014 9361     		str	r3, [r2, #24]
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 542              		.loc 1 262 5 view .LVU127
 543 0016 4FF4C061 		mov	r1, #1536
 544 001a 0448     		ldr	r0, .L45+8
 545              	.LVL30:
ARM GAS  /tmp/ccyO4pc5.s 			page 16


 262:Core/Src/stm32f1xx_hal_msp.c **** 
 546              		.loc 1 262 5 is_stmt 0 view .LVU128
 547 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 548              	.LVL31:
 549              		.loc 1 269 1 view .LVU129
 550 0020 F3E7     		b	.L41
 551              	.L46:
 552 0022 00BF     		.align	2
 553              	.L45:
 554 0024 00380140 		.word	1073821696
 555 0028 00100240 		.word	1073876992
 556 002c 00080140 		.word	1073809408
 557              		.cfi_endproc
 558              	.LFE71:
 560              		.text
 561              	.Letext0:
 562              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 563              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 564              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 565              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 566              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 567              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 568              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 569              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 570              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 571              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccyO4pc5.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccyO4pc5.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccyO4pc5.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccyO4pc5.s:89     .text.HAL_MspInit:0000003c $d
     /tmp/ccyO4pc5.s:95     .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccyO4pc5.s:101    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccyO4pc5.s:195    .text.HAL_I2C_MspInit:00000058 $d
     /tmp/ccyO4pc5.s:202    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccyO4pc5.s:208    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccyO4pc5.s:252    .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/ccyO4pc5.s:259    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccyO4pc5.s:265    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccyO4pc5.s:323    .text.HAL_TIM_Base_MspInit:0000003c $d
     /tmp/ccyO4pc5.s:328    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccyO4pc5.s:334    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccyO4pc5.s:375    .text.HAL_TIM_Base_MspDeInit:00000020 $d
     /tmp/ccyO4pc5.s:381    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccyO4pc5.s:387    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccyO4pc5.s:500    .text.HAL_UART_MspInit:00000074 $d
     /tmp/ccyO4pc5.s:506    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccyO4pc5.s:512    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccyO4pc5.s:554    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
