# Homework 3: Synchronizer VHDL

## Overview
Because synchronous design is very important in digital systems, a VHDL synchronizer will be commonly used in this class. The assignment of this homework was to implement this VHDL sychronizer and simulate it.

## Deliverables
![Homework 3 Passed Transcript](assets/hw-3_passed.png)
![Homework 3 Waveform](assets/hw-3_wave.png)
