{
  "model_metadata": {
    "name": "Intel iAPX 432 CPU Queueing Model",
    "version": "1.0",
    "date": "2026-01-25",
    "target_cpu": "Intel iAPX 432 (1981)",
    "description": "Intel's FAILED 'micro-mainframe' - ambitious but disastrous"
  },
  "architecture": {
    "word_size_bits": 32,
    "data_bus_width_bits": 16,
    "address_space_bytes": "2^32 virtual (4GB)",
    "clock_frequency_mhz": 8.0,
    "architecture_type": "capability_based",
    "pipeline_stages": 0,
    "transistor_count": 250000,
    "chip_count": 3,
    "note": "Multi-chip CPU - required 3 chips!"
  },
  "multi_chip_design": {
    "43201": "General Data Processor (GDP) - main execution",
    "43202": "Interface Processor (IP) - I/O handling",
    "43203": "Bus Interface Unit (BIU) - memory interface",
    "total_chips": "3 chips just for CPU!",
    "plus": "Memory controllers, support chips..."
  },
  "capability_architecture": {
    "description": "Hardware-enforced object-oriented protection",
    "access_descriptors": "Every memory access checked",
    "object_oriented": "Hardware support for OOP",
    "garbage_collection": "Hardware GC support",
    "intended_language": "Ada (not C!)"
  },
  "instruction_set": {
    "variable_length": "6-321 bits (!)",
    "bit_aligned": true,
    "microcoded": "Heavily microcoded",
    "complexity": "Extremely complex"
  },
  "performance_disaster": {
    "ipc_expected": 0.02,
    "vs_8086": "1/4 to 1/10 the speed at same clock!",
    "vs_68000": "Far slower",
    "why_slow": [
      "Multi-chip communication overhead",
      "Capability checking on every access",
      "Complex microcode",
      "Bit-aligned instruction decode",
      "No optimization for common cases"
    ]
  },
  "historical_context": {
    "project_start": 1975,
    "release": 1981,
    "cancellation": 1986,
    "codename": "Micromainframe",
    "goal": "Replace mainframes with microprocessors",
    "budget": "Largest Intel project ever (at the time)"
  },
  "why_it_failed": {
    "too_slow": "1/10 speed of 68000",
    "too_complex": "3 chips for CPU alone",
    "too_expensive": "Multi-chip = high cost",
    "wrong_language": "Optimized for Ada, market wanted C",
    "no_ecosystem": "No compilers, tools, software",
    "8086_won": "Meanwhile, IBM PC used 8088..."
  },
  "lessons_learned": {
    "lesson_1": "Simple designs beat complex designs",
    "lesson_2": "Performance matters more than features",
    "lesson_3": "Market timing is critical",
    "lesson_4": "Backward compatibility has value",
    "applied_to": "These lessons influenced 80386 design"
  },
  "calibration": {
    "arrival_rate_initial": 0.02,
    "tolerance_percent": 5.0
  }
}
