

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Thu Dec 26 20:23:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34553|  34553|  34553|  34553|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  34552|  34552|      1234|          -|          -|    28|    no    |
        | + Loop 1.1          |   1232|   1232|        44|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    223|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      15|      3|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|     144|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     159|    324|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------+--------------------------------+-----------+
    |              Instance             |             Module             | Expression|
    +-----------------------------------+--------------------------------+-----------+
    |network_mul_mul_15s_16s_30_1_1_U6  |network_mul_mul_15s_16s_30_1_1  |  i0 * i1  |
    +-----------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_w_1_U  |depthwise_conv2d_fix_SeparableConv2D_0_w_1  |        0|  15|   3|    0|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  15|   3|    0|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln28_1_fu_323_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln28_3_fu_337_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln28_fu_313_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln36_fu_284_p2    |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_366_p2      |     +    |      0|  0|  23|          16|          16|
    |k_h_fu_220_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_fu_303_p2         |     +    |      0|  0|  10|           2|           1|
    |out_h_fu_162_p2       |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_204_p2       |     +    |      0|  0|  15|           5|           1|
    |tmp_fu_248_p2         |     +    |      0|  0|  15|           5|           5|
    |sub_ln28_fu_242_p2    |     -    |      0|  0|  15|           5|           5|
    |tmp1_fu_278_p2        |     -    |      0|  0|  13|          11|          11|
    |tmp3_fu_192_p2        |     -    |      0|  0|  13|          11|          11|
    |icmp_ln20_fu_156_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln21_fu_198_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln24_fu_214_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln26_fu_297_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 223|         108|          96|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  44|          9|    1|          9|
    |buffer_0_reg_109  |   9|          2|   16|         32|
    |buffer_1_reg_133  |   9|          2|   16|         32|
    |k_h_0_reg_122     |   9|          2|    2|          4|
    |k_w_0_reg_145     |   9|          2|    2|          4|
    |out_h_0_reg_85    |   9|          2|    5|         10|
    |out_w_0_reg_97    |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |  98|         21|   47|        101|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_0_w_5_reg_445  |  15|   0|   15|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |buffer_0_reg_109               |  16|   0|   16|          0|
    |buffer_1_reg_133               |  16|   0|   16|          0|
    |input_load_reg_440             |  16|   0|   16|          0|
    |k_h_0_reg_122                  |   2|   0|    2|          0|
    |k_h_reg_407                    |   2|   0|    2|          0|
    |k_w_0_reg_145                  |   2|   0|    2|          0|
    |k_w_reg_425                    |   2|   0|    2|          0|
    |out_h_0_reg_85                 |   5|   0|    5|          0|
    |out_h_reg_381                  |   5|   0|    5|          0|
    |out_w_0_reg_97                 |   5|   0|    5|          0|
    |out_w_reg_394                  |   5|   0|    5|          0|
    |sub_ln28_reg_412               |   5|   0|    5|          0|
    |tmp1_reg_417                   |  10|   0|   11|          1|
    |tmp3_reg_386                   |   9|   0|   11|          2|
    |trunc_ln_reg_450               |  16|   0|   16|          0|
    |zext_ln24_reg_399              |   5|   0|   11|          6|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 144|   0|  153|          9|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader6.preheader.critedge ], [ %out_h, %.preheader6.loopexit ]"   --->   Operation 11 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %out_h_0, -4" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 12 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 13 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 14 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 16 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 17 'zext' 'p_shl8_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 18 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i7 %p_shl9 to i11" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 19 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%tmp3 = sub i11 %p_shl8_cast, %p_shl9_cast" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 20 'sub' 'tmp3' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 21 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 22 'speclooptripcount' 'empty_67' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 24 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %out_w_0, -4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 25 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 26 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 27 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader6.loopexit, label %0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %out_w_0 to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 29 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 30 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 31 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.89>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_0 = phi i16 [ 0, %0 ], [ %buffer_1, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 32 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%k_h_0 = phi i2 [ 0, %0 ], [ %k_h, %.loopexit.loopexit ]"   --->   Operation 33 'phi' 'k_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %k_h_0, -1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 35 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.56ns)   --->   "%k_h = add i2 %k_h_0, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 36 'add' 'k_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %k_h_0 to i5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %shl_ln to i5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 40 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.73ns)   --->   "%sub_ln28 = sub i5 %zext_ln28_3, %zext_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 41 'sub' 'sub_ln28' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.78ns)   --->   "%tmp = add i5 %zext_ln28_1, %out_h_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 42 'add' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 43 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 44 'zext' 'p_shl6_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 45 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 46 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.73ns)   --->   "%tmp1 = sub i11 %p_shl6_cast, %p_shl7_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 47 'sub' 'tmp1' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 48 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln36 = add i11 %tmp3, %zext_ln24" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 49 'add' 'add_ln36' <Predicate = (icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i11 %add_ln36 to i32" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 50 'sext' 'sext_ln36' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %sext_ln36 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 51 'zext' 'zext_ln36' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 52 'getelementptr' 'output_addr' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (3.25ns)   --->   "store i16 %buffer_0, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 53 'store' <Predicate = (icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 54 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_1 = phi i16 [ %buffer, %1 ], [ %buffer_0, %.preheader.preheader ]"   --->   Operation 55 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%k_w_0 = phi i2 [ %k_w, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 56 'phi' 'k_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.95ns)   --->   "%icmp_ln26 = icmp eq i2 %k_w_0, -1" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 57 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 58 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.56ns)   --->   "%k_w = add i2 %k_w_0, 1" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 59 'add' 'k_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.loopexit.loopexit, label %1" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i2 %k_w_0 to i5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 61 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln28 = add i5 %zext_ln28_4, %out_w_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 62 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i5 %add_ln28 to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 63 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln28_1 = add i11 %zext_ln28_7, %tmp1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 64 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i11 %add_ln28_1 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 65 'sext' 'sext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i32 %sext_ln28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 66 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 67 'getelementptr' 'input_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 68 'load' 'input_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln28_3 = add i5 %zext_ln28_4, %sub_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 69 'add' 'add_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i5 %add_ln28_3 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 70 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i32 %sext_ln28_2 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 71 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_4 = getelementptr [9 x i15]* @SeparableConv2D_0_w_1, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 72 'getelementptr' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_5 = load i15* %SeparableConv2D_0_w_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 73 'load' 'SeparableConv2D_0_w_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 74 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 75 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_5 = load i15* %SeparableConv2D_0_w_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 76 'load' 'SeparableConv2D_0_w_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 77 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i15 %SeparableConv2D_0_w_5 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 78 'sext' 'sext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28 = mul i30 %sext_ln28_3, %sext_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 79 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 81 [1/1] (2.07ns)   --->   "%buffer = add i16 %trunc_ln, %buffer_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 81 'add' 'buffer' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (speclooptripcount) [ 000000000]
br_ln20               (br               ) [ 011111111]
out_h_0               (phi              ) [ 001011111]
icmp_ln20             (icmp             ) [ 001111111]
empty_63              (speclooptripcount) [ 000000000]
out_h                 (add              ) [ 011111111]
br_ln20               (br               ) [ 000000000]
p_shl8                (bitconcatenate   ) [ 000000000]
p_shl8_cast           (zext             ) [ 000000000]
p_shl9                (bitconcatenate   ) [ 000000000]
p_shl9_cast           (zext             ) [ 000000000]
tmp3                  (sub              ) [ 000111111]
br_ln21               (br               ) [ 001111111]
empty_67              (speclooptripcount) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
out_w_0               (phi              ) [ 000101111]
icmp_ln21             (icmp             ) [ 001111111]
empty_64              (speclooptripcount) [ 000000000]
out_w                 (add              ) [ 001111111]
br_ln21               (br               ) [ 000000000]
zext_ln24             (zext             ) [ 000011111]
br_ln24               (br               ) [ 001111111]
br_ln0                (br               ) [ 011111111]
buffer_0              (phi              ) [ 000011111]
k_h_0                 (phi              ) [ 000010000]
icmp_ln24             (icmp             ) [ 001111111]
empty_65              (speclooptripcount) [ 000000000]
k_h                   (add              ) [ 001111111]
br_ln24               (br               ) [ 000000000]
zext_ln28_1           (zext             ) [ 000000000]
shl_ln                (bitconcatenate   ) [ 000000000]
zext_ln28_3           (zext             ) [ 000000000]
sub_ln28              (sub              ) [ 000001111]
tmp                   (add              ) [ 000000000]
p_shl6                (bitconcatenate   ) [ 000000000]
p_shl6_cast           (zext             ) [ 000000000]
p_shl7                (bitconcatenate   ) [ 000000000]
p_shl7_cast           (zext             ) [ 000000000]
tmp1                  (sub              ) [ 000001111]
br_ln26               (br               ) [ 001111111]
add_ln36              (add              ) [ 000000000]
sext_ln36             (sext             ) [ 000000000]
zext_ln36             (zext             ) [ 000000000]
output_addr           (getelementptr    ) [ 000000000]
store_ln36            (store            ) [ 000000000]
br_ln21               (br               ) [ 001111111]
buffer_1              (phi              ) [ 001111111]
k_w_0                 (phi              ) [ 000001000]
icmp_ln26             (icmp             ) [ 001111111]
empty_66              (speclooptripcount) [ 000000000]
k_w                   (add              ) [ 001111111]
br_ln26               (br               ) [ 000000000]
zext_ln28_4           (zext             ) [ 000000000]
add_ln28              (add              ) [ 000000000]
zext_ln28_7           (zext             ) [ 000000000]
add_ln28_1            (add              ) [ 000000000]
sext_ln28             (sext             ) [ 000000000]
zext_ln28_6           (zext             ) [ 000000000]
input_addr            (getelementptr    ) [ 000000100]
add_ln28_3            (add              ) [ 000000000]
sext_ln28_2           (sext             ) [ 000000000]
zext_ln28_5           (zext             ) [ 000000000]
SeparableConv2D_0_w_4 (getelementptr    ) [ 000000100]
br_ln0                (br               ) [ 001111111]
input_load            (load             ) [ 000000010]
SeparableConv2D_0_w_5 (load             ) [ 000000010]
sext_ln28_1           (sext             ) [ 000000000]
sext_ln28_3           (sext             ) [ 000000000]
mul_ln28              (mul              ) [ 000000000]
trunc_ln              (partselect       ) [ 000000001]
buffer                (add              ) [ 001111111]
br_ln26               (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_0_w_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="output_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln36_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="14" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="input_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="32" slack="0"/>
<pin id="63" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="SeparableConv2D_0_w_4_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="15" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_4/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_w_5/5 "/>
</bind>
</comp>

<comp id="85" class="1005" name="out_h_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="1"/>
<pin id="87" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="out_h_0_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="out_w_0_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="1"/>
<pin id="99" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="out_w_0_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="buffer_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="1"/>
<pin id="111" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="buffer_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="16" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="k_h_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="1"/>
<pin id="124" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="k_h_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="2" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h_0/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="buffer_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="1"/>
<pin id="135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="buffer_1_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="16" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_1/5 "/>
</bind>
</comp>

<comp id="145" class="1005" name="k_w_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="k_w_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w_0/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln20_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_h_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl8_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_shl8_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_shl9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_shl9_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln21_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_w_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln24_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln24_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_h_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln28_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shl_ln_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln28_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sub_ln28_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="2"/>
<pin id="251" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_shl6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_shl6_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_shl7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl7_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln36_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="2"/>
<pin id="286" dir="0" index="1" bw="5" slack="1"/>
<pin id="287" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln36_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln36_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln26_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="k_w_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln28_4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln28_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="2"/>
<pin id="316" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln28_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln28_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="1"/>
<pin id="326" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln28_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln28_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln28_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="1"/>
<pin id="340" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln28_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_2/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln28_5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln28_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln28_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="15" slack="1"/>
<pin id="356" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_3/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="30" slack="0"/>
<pin id="360" dir="0" index="2" bw="5" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="buffer_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="0" index="1" bw="16" slack="3"/>
<pin id="369" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/8 "/>
</bind>
</comp>

<comp id="371" class="1007" name="mul_ln28_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="out_h_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp3_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="2"/>
<pin id="388" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="out_w_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="399" class="1005" name="zext_ln24_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="1"/>
<pin id="401" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="407" class="1005" name="k_h_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h "/>
</bind>
</comp>

<comp id="412" class="1005" name="sub_ln28_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="1"/>
<pin id="414" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln28 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="1"/>
<pin id="419" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="k_w_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w "/>
</bind>
</comp>

<comp id="430" class="1005" name="input_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="1"/>
<pin id="432" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="SeparableConv2D_0_w_4_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_4 "/>
</bind>
</comp>

<comp id="440" class="1005" name="input_load_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="1"/>
<pin id="442" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="445" class="1005" name="SeparableConv2D_0_w_5_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="15" slack="1"/>
<pin id="447" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="trunc_ln_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="455" class="1005" name="buffer_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="1"/>
<pin id="457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="38" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="53" pin=1"/></net>

<net id="121"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="143"><net_src comp="109" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="89" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="89" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="89" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="89" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="176" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="101" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="101" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="101" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="126" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="126" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="126" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="126" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="226" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="226" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="85" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="248" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="262" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="291"><net_src comp="284" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="301"><net_src comp="149" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="149" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="149" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="97" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="341"><net_src comp="309" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="133" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="354" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="351" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="371" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="384"><net_src comp="162" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="389"><net_src comp="192" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="397"><net_src comp="204" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="402"><net_src comp="210" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="410"><net_src comp="220" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="415"><net_src comp="242" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="420"><net_src comp="278" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="428"><net_src comp="303" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="433"><net_src comp="59" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="438"><net_src comp="72" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="443"><net_src comp="66" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="448"><net_src comp="79" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="453"><net_src comp="357" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="458"><net_src comp="366" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 }
	Port: SeparableConv2D_0_w_1 | {}
 - Input state : 
	Port: depthwise_conv2d_fix : input_r | {5 6 }
	Port: depthwise_conv2d_fix : SeparableConv2D_0_w_1 | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln20 : 1
		out_h : 1
		br_ln20 : 2
		p_shl8 : 1
		p_shl8_cast : 2
		p_shl9 : 1
		p_shl9_cast : 2
		tmp3 : 3
	State 3
		icmp_ln21 : 1
		out_w : 1
		br_ln21 : 2
		zext_ln24 : 1
	State 4
		icmp_ln24 : 1
		k_h : 1
		br_ln24 : 2
		zext_ln28_1 : 1
		shl_ln : 1
		zext_ln28_3 : 2
		sub_ln28 : 3
		tmp : 2
		p_shl6 : 3
		p_shl6_cast : 4
		p_shl7 : 3
		p_shl7_cast : 4
		tmp1 : 5
		sext_ln36 : 1
		zext_ln36 : 2
		output_addr : 3
		store_ln36 : 4
	State 5
		icmp_ln26 : 1
		k_w : 1
		br_ln26 : 2
		zext_ln28_4 : 1
		add_ln28 : 2
		zext_ln28_7 : 3
		add_ln28_1 : 4
		sext_ln28 : 5
		zext_ln28_6 : 6
		input_addr : 7
		input_load : 8
		add_ln28_3 : 2
		sext_ln28_2 : 3
		zext_ln28_5 : 4
		SeparableConv2D_0_w_4 : 5
		SeparableConv2D_0_w_5 : 6
	State 6
	State 7
		mul_ln28 : 1
		trunc_ln : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |    out_h_fu_162    |    0    |    0    |    15   |
|          |    out_w_fu_204    |    0    |    0    |    15   |
|          |     k_h_fu_220     |    0    |    0    |    10   |
|          |     tmp_fu_248     |    0    |    0    |    15   |
|    add   |   add_ln36_fu_284  |    0    |    0    |    13   |
|          |     k_w_fu_303     |    0    |    0    |    10   |
|          |   add_ln28_fu_313  |    0    |    0    |    15   |
|          |  add_ln28_1_fu_323 |    0    |    0    |    13   |
|          |  add_ln28_3_fu_337 |    0    |    0    |    15   |
|          |    buffer_fu_366   |    0    |    0    |    23   |
|----------|--------------------|---------|---------|---------|
|          |     tmp3_fu_192    |    0    |    0    |    14   |
|    sub   |   sub_ln28_fu_242  |    0    |    0    |    13   |
|          |     tmp1_fu_278    |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln20_fu_156  |    0    |    0    |    11   |
|   icmp   |  icmp_ln21_fu_198  |    0    |    0    |    11   |
|          |  icmp_ln24_fu_214  |    0    |    0    |    8    |
|          |  icmp_ln26_fu_297  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln28_fu_371  |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    p_shl8_fu_168   |    0    |    0    |    0    |
|          |    p_shl9_fu_180   |    0    |    0    |    0    |
|bitconcatenate|    shl_ln_fu_230   |    0    |    0    |    0    |
|          |    p_shl6_fu_254   |    0    |    0    |    0    |
|          |    p_shl7_fu_266   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | p_shl8_cast_fu_176 |    0    |    0    |    0    |
|          | p_shl9_cast_fu_188 |    0    |    0    |    0    |
|          |  zext_ln24_fu_210  |    0    |    0    |    0    |
|          | zext_ln28_1_fu_226 |    0    |    0    |    0    |
|          | zext_ln28_3_fu_238 |    0    |    0    |    0    |
|   zext   | p_shl6_cast_fu_262 |    0    |    0    |    0    |
|          | p_shl7_cast_fu_274 |    0    |    0    |    0    |
|          |  zext_ln36_fu_292  |    0    |    0    |    0    |
|          | zext_ln28_4_fu_309 |    0    |    0    |    0    |
|          | zext_ln28_7_fu_319 |    0    |    0    |    0    |
|          | zext_ln28_6_fu_332 |    0    |    0    |    0    |
|          | zext_ln28_5_fu_346 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln36_fu_288  |    0    |    0    |    0    |
|          |  sext_ln28_fu_328  |    0    |    0    |    0    |
|   sext   | sext_ln28_2_fu_342 |    0    |    0    |    0    |
|          | sext_ln28_1_fu_351 |    0    |    0    |    0    |
|          | sext_ln28_3_fu_354 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_357  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   223   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_0_w_4_reg_435|    4   |
|SeparableConv2D_0_w_5_reg_445|   15   |
|       buffer_0_reg_109      |   16   |
|       buffer_1_reg_133      |   16   |
|        buffer_reg_455       |   16   |
|      input_addr_reg_430     |   14   |
|      input_load_reg_440     |   16   |
|        k_h_0_reg_122        |    2   |
|         k_h_reg_407         |    2   |
|        k_w_0_reg_145        |    2   |
|         k_w_reg_425         |    2   |
|        out_h_0_reg_85       |    5   |
|        out_h_reg_381        |    5   |
|        out_w_0_reg_97       |    5   |
|        out_w_reg_394        |    5   |
|       sub_ln28_reg_412      |    5   |
|         tmp1_reg_417        |   11   |
|         tmp3_reg_386        |   11   |
|       trunc_ln_reg_450      |   16   |
|      zext_ln24_reg_399      |   11   |
+-----------------------------+--------+
|            Total            |   179  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    9    |
|  out_h_0_reg_85  |  p0  |   2  |   5  |   10   ||    9    |
|  out_w_0_reg_97  |  p0  |   2  |   5  |   10   ||    9    |
| buffer_0_reg_109 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   179  |   268  |
+-----------+--------+--------+--------+--------+
