INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab10_3_1/lab10_3_1.srcs/sources_1/new/MY_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MY_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab10_3_1/lab10_3_1.srcs/sources_1/new/mealycounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealycounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab10_3_1/lab10_3_1.srcs/sim_1/new/mealycounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealycounter_tb
