# vsim -c -L /home/minhnhut/Documents/EdgeNPU/build/uvm/work -work /home/minhnhut/Documents/EdgeNPU/build/uvm/work npu_uvm_tb "+UVM_TESTNAME=npu_sanity_test" "+UVM_VERBOSITY=UVM_MEDIUM" -do "run -all; quit -f" -l /home/minhnhut/Documents/EdgeNPU/build/uvm/sim_npu_sanity_test.log 
# Start time: 03:39:03 on Jan 07,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/minhnhut/Documents/EdgeNPU/rtl/top/npu_top.sv(401): (vopt-2241) Connection width does not match width of port 'a_addr'. The port definition is at: /home/minhnhut/Documents/EdgeNPU/rtl/memory/buffer/activation_buffer.sv(20).
# ** Warning: /home/minhnhut/Documents/EdgeNPU/rtl/top/npu_top.sv(401): (vopt-2241) Connection width does not match width of port 'b_addr'. The port definition is at: /home/minhnhut/Documents/EdgeNPU/rtl/memory/buffer/activation_buffer.sv(26).
# ** Warning: /home/minhnhut/Documents/EdgeNPU/rtl/top/npu_top.sv(382): (vopt-2241) Connection width does not match width of port 'wr_addr'. The port definition is at: /home/minhnhut/Documents/EdgeNPU/rtl/memory/buffer/weight_buffer.sv(19).
# ** Warning: /home/minhnhut/Documents/EdgeNPU/rtl/top/npu_top.sv(382): (vopt-2241) Connection width does not match width of port 'rd_addr'. The port definition is at: /home/minhnhut/Documents/EdgeNPU/rtl/memory/buffer/weight_buffer.sv(24).
# ** Warning: /home/minhnhut/Documents/EdgeNPU/rtl/core/controller/npu_controller.sv(23): (vopt-13314) Defaulting port 'instruction' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/minhnhut/Documents/EdgeNPU/rtl/core/pe_array/pe_array.sv(24): (vopt-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/minhnhut/Documents/EdgeNPU/rtl/core/pe_array/pe_array.sv(25): (vopt-13314) Defaulting port 'weight_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/minhnhut/Documents/EdgeNPU/rtl/memory/dma/dma_engine.sv(22): (vopt-13314) Defaulting port 'descriptor' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=8.
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axil_if(fast)
# Loading work.npu_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.npu_uvm_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.npu_uvm_tb(fast)
# Loading /home/minhnhut/Downloads/mentor_graphic/questasim/install/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test npu_sanity_test...
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_base_test.sv(52) @ 0: uvm_test_top [BASE_TEST] UVM Topology:
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               npu_sanity_test         -     @471 
#   env                      npu_env                 -     @478 
#     axil_agt               axil_agent              -     @485 
#       driver               axil_driver             -     @538 
#         rsp_port           uvm_analysis_port       -     @553 
#         seq_item_port      uvm_seq_item_pull_port  -     @545 
#       monitor              axil_monitor            -     @523 
#         ap                 uvm_analysis_port       -     @530 
#       sequencer            uvm_sequencer           -     @561 
#         rsp_export         uvm_analysis_export     -     @568 
#         seq_item_export    uvm_seq_item_pull_imp   -     @662 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     coverage               npu_coverage            -     @507 
#       analysis_imp         uvm_analysis_imp        -     @514 
#     scoreboard             npu_scoreboard          -     @492 
#       axil_export          uvm_analysis_imp        -     @499 
# --------------------------------------------------------------
# 
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_base_test.sv(63) @ 0: uvm_test_top [BASE_TEST] Starting test...
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_sanity_test.sv(26) @ 200000: uvm_test_top [SANITY_TEST] Running sanity test
# UVM_WARNING @ 200000: uvm_test_top.env.axil_agt.sequencer@@seq [uvm_sequence_base] Body definition undefined
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_sanity_test.sv(32) @ 200000: uvm_test_top [SANITY_TEST] Test 1: Read version register
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/agents/axil_agent/axil_driver.sv(140) @ 245000: uvm_test_top.env.axil_agt.driver [AXIL_DRV] Read: addr=0x00000010, data=0x00010000
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/sequences/npu_base_seq.sv(46) @ 245000: uvm_test_top.env.axil_agt.sequencer@@seq [NPU_SEQ] Read: addr=0x00000010, data=0x00010000
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_sanity_test.sv(38) @ 245000: uvm_test_top [SANITY_TEST] Test 2: Enable NPU
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/agents/axil_agent/axil_driver.sv(103) @ 285000: uvm_test_top.env.axil_agt.driver [AXIL_DRV] Write: addr=0x00000000, data=0x00000001
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/sequences/npu_base_seq.sv(33) @ 285000: uvm_test_top.env.axil_agt.sequencer@@seq [NPU_SEQ] Write: addr=0x00000000, data=0x00000001
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/agents/axil_agent/axil_driver.sv(140) @ 335000: uvm_test_top.env.axil_agt.driver [AXIL_DRV] Read: addr=0x00000000, data=0x00000001
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/sequences/npu_base_seq.sv(46) @ 335000: uvm_test_top.env.axil_agt.sequencer@@seq [NPU_SEQ] Read: addr=0x00000000, data=0x00000001
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_sanity_test.sv(45) @ 335000: uvm_test_top [SANITY_TEST] Test 3: Check status
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/agents/axil_agent/axil_driver.sv(140) @ 385000: uvm_test_top.env.axil_agt.driver [AXIL_DRV] Read: addr=0x00000004, data=0x00000000
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/sequences/npu_base_seq.sv(46) @ 385000: uvm_test_top.env.axil_agt.sequencer@@seq [NPU_SEQ] Read: addr=0x00000004, data=0x00000000
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_sanity_test.sv(47) @ 385000: uvm_test_top [SANITY_TEST] Status: 0x00000000
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_sanity_test.sv(50) @ 385000: uvm_test_top [SANITY_TEST] Test 4: Reset NPU
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/agents/axil_agent/axil_driver.sv(103) @ 425000: uvm_test_top.env.axil_agt.driver [AXIL_DRV] Write: addr=0x00000000, data=0x00000004
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/sequences/npu_base_seq.sv(33) @ 425000: uvm_test_top.env.axil_agt.sequencer@@seq [NPU_SEQ] Write: addr=0x00000000, data=0x00000004
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/agents/axil_agent/axil_driver.sv(103) @ 465000: uvm_test_top.env.axil_agt.driver [AXIL_DRV] Write: addr=0x00000000, data=0x00000000
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/sequences/npu_base_seq.sv(33) @ 465000: uvm_test_top.env.axil_agt.sequencer@@seq [NPU_SEQ] Write: addr=0x00000000, data=0x00000000
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_sanity_test.sv(53) @ 465000: uvm_test_top [SANITY_TEST] Sanity test complete
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_base_test.sv(74) @ 466000: uvm_test_top [BASE_TEST] Test complete
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 466000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_coverage.sv(104) @ 466000: uvm_test_top.env.coverage [COVERAGE] ========================================
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_coverage.sv(105) @ 466000: uvm_test_top.env.coverage [COVERAGE]          Coverage Summary
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_coverage.sv(106) @ 466000: uvm_test_top.env.coverage [COVERAGE] ========================================
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_coverage.sv(107) @ 466000: uvm_test_top.env.coverage [COVERAGE]   Register Access: 45.83%
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_coverage.sv(109) @ 466000: uvm_test_top.env.coverage [COVERAGE]   Control Register: 83.33%
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_coverage.sv(111) @ 466000: uvm_test_top.env.coverage [COVERAGE] ========================================
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_scoreboard.sv(124) @ 466000: uvm_test_top.env.scoreboard [SCOREBOARD] ========================================
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_scoreboard.sv(125) @ 466000: uvm_test_top.env.scoreboard [SCOREBOARD]          Scoreboard Summary
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_scoreboard.sv(126) @ 466000: uvm_test_top.env.scoreboard [SCOREBOARD] ========================================
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_scoreboard.sv(127) @ 466000: uvm_test_top.env.scoreboard [SCOREBOARD]   Writes:  3
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_scoreboard.sv(128) @ 466000: uvm_test_top.env.scoreboard [SCOREBOARD]   Reads:   9
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_scoreboard.sv(129) @ 466000: uvm_test_top.env.scoreboard [SCOREBOARD]   Errors:  0
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_scoreboard.sv(130) @ 466000: uvm_test_top.env.scoreboard [SCOREBOARD] ========================================
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/env/npu_scoreboard.sv(133) @ 466000: uvm_test_top.env.scoreboard [SCOREBOARD] *** TEST PASSED ***
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_base_test.sv(101) @ 466000: uvm_test_top [BASE_TEST] ========================================
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_base_test.sv(103) @ 466000: uvm_test_top [BASE_TEST] *** TEST PASSED ***
# UVM_INFO /home/minhnhut/Documents/EdgeNPU/verification/uvm/tests/npu_base_test.sv(106) @ 466000: uvm_test_top [BASE_TEST] ========================================
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   44
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AXIL_DRV]     6
# [BASE_TEST]     6
# [COVERAGE]     6
# [NPU_SEQ]     6
# [Questa UVM]     2
# [RNTST]     1
# [SANITY_TEST]     7
# [SCOREBOARD]     8
# [TEST_DONE]     1
# [UVMTOP]     1
# [uvm_sequence_base]     1
# ** Note: $finish    : /home/minhnhut/Downloads/mentor_graphic/questasim/install/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 466 ns  Iteration: 54  Instance: /npu_uvm_tb
# End time: 03:39:08 on Jan 07,2026, Elapsed time: 0:00:05
# Errors: 0, Warnings: 8
