
---------- Begin Simulation Statistics ----------
host_inst_rate                                 165244                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406196                       # Number of bytes of host memory used
host_seconds                                   121.03                       # Real time elapsed on the host
host_tick_rate                              401008247                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.048535                       # Number of seconds simulated
sim_ticks                                 48535361500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7232865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 43731.798031                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 36693.687511                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6180781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    46009525000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.145459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1052084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            458276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  21788968500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593807                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75595.791741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 73573.022093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                839864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   30615917676                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.325334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              404995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           156591                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  18275832980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52390.771049                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.631487                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           82520                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4323286427                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8477724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 52588.392720                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 47570.978626                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7020645                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     76625442676                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171871                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1457079                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             614867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  40064801480                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099344                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997085                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.015213                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8477724                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 52588.392720                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 47570.978626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7020645                       # number of overall hits
system.cpu.dcache.overall_miss_latency    76625442676                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171871                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1457079                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            614867                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  40064801480                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592795                       # number of replacements
system.cpu.dcache.sampled_refs                 593819                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.015213                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7500817                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501359176000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13048182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66227.204783                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 64542.130366                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13047513                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44306000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  669                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        42400                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20677.516640                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       212000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13048182                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66227.204783                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 64542.130366                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13047513                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44306000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   669                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 38                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.714024                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.580281                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13048182                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66227.204783                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 64542.130366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13047513                       # number of overall hits
system.cpu.icache.overall_miss_latency       44306000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  669                       # number of overall misses
system.cpu.icache.overall_mshr_hits                38                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40597000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.580281                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13047513                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           546856070000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 64004.607331                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     28020833062                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                437794                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594439                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       86491.781326                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  73870.584258                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         396171                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            17148552500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.333538                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       198268                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     16359                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       13437502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.306013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  181906                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    72535.455874                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 56972.517325                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         18017299491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    14151574496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.040279                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594450                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        86490.868927                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   73869.423968                       # average overall mshr miss latency
system.l2.demand_hits                          396171                       # number of demand (read+write) hits
system.l2.demand_miss_latency             17149323000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.333550                       # miss rate for demand accesses
system.l2.demand_misses                        198279                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      16359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        13438104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.306026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   181917                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.417009                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.287353                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6832.274026                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4707.990271                       # Average occupied blocks per context
system.l2.overall_accesses                     594450                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       86490.868927                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  66900.437562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         396171                       # number of overall hits
system.l2.overall_miss_latency            17149323000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.333550                       # miss rate for overall accesses
system.l2.overall_misses                       198279                       # number of overall misses
system.l2.overall_mshr_hits                     16359                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       41458937062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.042495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  619711                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.904494                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        395982                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       131785                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       614365                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           455096                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        27450                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         603273                       # number of replacements
system.l2.sampled_refs                         619657                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11540.264297                       # Cycle average of tags in use
system.l2.total_refs                           644616                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   547894482500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 76424499                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         116467                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       157308                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13614                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       201380                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         214229                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       704453                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16907169                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.593819                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.844375                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14833271     87.73%     87.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       291727      1.73%     89.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       240017      1.42%     90.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       288989      1.71%     92.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       223475      1.32%     93.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       145922      0.86%     94.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       113269      0.67%     95.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        66046      0.39%     95.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       704453      4.17%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16907169                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13611                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8321178                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.064621                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.064621                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6773524                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12839                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30076925                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6037220                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4035182                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1358283                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        61242                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6781986                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6751293                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30693                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6136836                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6106166                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30670                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        645150                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            645127                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            214229                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3028051                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7159001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       284099                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30338462                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        802695                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010376                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3028051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       116471                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.469444                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18265452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.660975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.165390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14134512     77.38%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          55088      0.30%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         115658      0.63%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          60611      0.33%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         167556      0.92%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          60643      0.33%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         145573      0.80%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         183140      1.00%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3342671     18.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18265452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2380771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158342                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41853                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.679557                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6893242                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           645150                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6619467                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11481197                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.843719                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5584967                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.556092                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11515364                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18830                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3886795                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7344756                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2995390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       791312                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18451593                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6248092                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1854639                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14030291                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        33311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2265                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1358283                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        81033                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2506421                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1968                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1804                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3746794                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       236308                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1804                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8335                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.484350                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.484350                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       910698      5.73%      5.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8175      0.05%      5.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4458815     28.07%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3243472     20.42%     54.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6598160     41.54%     95.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       665616      4.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15884936                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       183129                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.011528                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           28      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          915      0.50%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        89501     48.87%     49.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     49.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     49.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        90994     49.69%     99.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1691      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18265452                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.869671                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.519874                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11863048     64.95%     64.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2175976     11.91%     76.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1756710      9.62%     86.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1127348      6.17%     92.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       638070      3.49%     96.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       245717      1.35%     97.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       249175      1.36%     98.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       137683      0.75%     99.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        71725      0.39%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18265452                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.769387                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18409740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15884936                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8409288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1192326                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7183627                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3028063                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3028051                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       328217                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        77082                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7344756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       791312                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20646223                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5765562                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        85635                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6523014                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       959216                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        20157                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42336161                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27152648                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25705915                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3576291                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1358283                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1042301                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16512473                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2759233                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 47802                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
