
TTK4155_byggern_node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000cd4  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080cd4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000084  20000434  00081108  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004b8  0008118c  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008b8  0008158c  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00006ecf  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000111c  00000000  00000000  00027385  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000df7  00000000  00000000  000284a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000001a8  00000000  00000000  00029298  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000148  00000000  00000000  00029440  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00012ece  00000000  00000000  00029588  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000044db  00000000  00000000  0003c456  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00055d6b  00000000  00000000  00040931  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000500  00000000  00000000  0009669c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	b8 08 00 20 2d 04 08 00 29 04 08 00 29 04 08 00     ... -...)...)...
   80010:	29 04 08 00 29 04 08 00 29 04 08 00 00 00 00 00     )...)...).......
	...
   8002c:	29 04 08 00 29 04 08 00 00 00 00 00 29 04 08 00     )...).......)...
   8003c:	29 04 08 00 29 04 08 00 29 04 08 00 29 04 08 00     )...)...)...)...
   8004c:	29 04 08 00 29 04 08 00 29 04 08 00 29 04 08 00     )...)...)...)...
   8005c:	29 04 08 00 e9 09 08 00 29 04 08 00 00 00 00 00     ).......).......
   8006c:	29 04 08 00 29 04 08 00 29 04 08 00 29 04 08 00     )...)...)...)...
	...
   80084:	29 04 08 00 29 04 08 00 29 04 08 00 29 04 08 00     )...)...)...)...
   80094:	29 04 08 00 29 04 08 00 29 04 08 00 29 04 08 00     )...)...)...)...
   800a4:	00 00 00 00 29 04 08 00 29 04 08 00 29 04 08 00     ....)...)...)...
   800b4:	29 04 08 00 29 04 08 00 29 04 08 00 29 04 08 00     )...)...)...)...
   800c4:	29 04 08 00 29 04 08 00 29 04 08 00 29 04 08 00     )...)...)...)...
   800d4:	29 04 08 00 29 04 08 00 29 04 08 00 29 04 08 00     )...)...)...)...
   800e4:	29 04 08 00 29 04 08 00 65 03 08 00 29 04 08 00     )...)...e...)...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080cd4 	.word	0x00080cd4

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080cd4 	.word	0x00080cd4
   80154:	20000438 	.word	0x20000438
   80158:	00080cd4 	.word	0x00080cd4
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	b4f0      	push	{r4, r5, r6, r7}
	// br = Baudrate
	// num_tx_mb = number of transmit buffers
	// num_rx_mb = number of receive buffers
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80162:	1857      	adds	r7, r2, r1
   80164:	2f08      	cmp	r7, #8
   80166:	bfd4      	ite	le
   80168:	2300      	movle	r3, #0
   8016a:	2301      	movgt	r3, #1
   8016c:	2908      	cmp	r1, #8
   8016e:	bf98      	it	ls
   80170:	2a08      	cmpls	r2, #8
   80172:	d85c      	bhi.n	8022e <can_init+0xce>
   80174:	460d      	mov	r5, r1
   80176:	2b00      	cmp	r3, #0
   80178:	d159      	bne.n	8022e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   8017a:	4a2e      	ldr	r2, [pc, #184]	; (80234 <can_init+0xd4>)
   8017c:	6813      	ldr	r3, [r2, #0]
   8017e:	f023 0301 	bic.w	r3, r3, #1
   80182:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   80184:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80186:	4b2c      	ldr	r3, [pc, #176]	; (80238 <can_init+0xd8>)
   80188:	f44f 7440 	mov.w	r4, #768	; 0x300
   8018c:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   8018e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   80190:	f024 0403 	bic.w	r4, r4, #3
   80194:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80196:	2403      	movs	r4, #3
   80198:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   8019a:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   8019c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801a0:	4c26      	ldr	r4, [pc, #152]	; (8023c <can_init+0xdc>)
   801a2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801aa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801ae:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801b2:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   801b4:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801b6:	e019      	b.n	801ec <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b8:	481e      	ldr	r0, [pc, #120]	; (80234 <can_init+0xd4>)
   801ba:	f101 0310 	add.w	r3, r1, #16
   801be:	015b      	lsls	r3, r3, #5
   801c0:	18c2      	adds	r2, r0, r3
   801c2:	2600      	movs	r6, #0
   801c4:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801c6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   801ca:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   801ce:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801d2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   801d6:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801d8:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   801dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   801e0:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801e4:	2301      	movs	r3, #1
   801e6:	408b      	lsls	r3, r1
   801e8:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ea:	3101      	adds	r1, #1
   801ec:	42b9      	cmp	r1, r7
   801ee:	dde3      	ble.n	801b8 <can_init+0x58>
   801f0:	2300      	movs	r3, #0
   801f2:	e00d      	b.n	80210 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801f4:	490f      	ldr	r1, [pc, #60]	; (80234 <can_init+0xd4>)
   801f6:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   801fa:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   801fe:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80202:	f103 0210 	add.w	r2, r3, #16
   80206:	0152      	lsls	r2, r2, #5
   80208:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8020c:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   8020e:	3301      	adds	r3, #1
   80210:	42ab      	cmp	r3, r5
   80212:	dbef      	blt.n	801f4 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80214:	4b07      	ldr	r3, [pc, #28]	; (80234 <can_init+0xd4>)
   80216:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80218:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8021c:	4a08      	ldr	r2, [pc, #32]	; (80240 <can_init+0xe0>)
   8021e:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80220:	681a      	ldr	r2, [r3, #0]
   80222:	f042 0201 	orr.w	r2, r2, #1
   80226:	601a      	str	r2, [r3, #0]

	return 0;
   80228:	2000      	movs	r0, #0
}
   8022a:	bcf0      	pop	{r4, r5, r6, r7}
   8022c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8022e:	2001      	movs	r0, #1
   80230:	e7fb      	b.n	8022a <can_init+0xca>
   80232:	bf00      	nop
   80234:	400b4000 	.word	0x400b4000
   80238:	400e0e00 	.word	0x400e0e00
   8023c:	1000102b 	.word	0x1000102b
   80240:	e000e100 	.word	0xe000e100

00080244 <can_init_def_tx_rx_mb>:
{
   80244:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80246:	2202      	movs	r2, #2
   80248:	2101      	movs	r1, #1
   8024a:	4b01      	ldr	r3, [pc, #4]	; (80250 <can_init_def_tx_rx_mb+0xc>)
   8024c:	4798      	blx	r3
}
   8024e:	bd08      	pop	{r3, pc}
   80250:	00080161 	.word	0x00080161

00080254 <can_send>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_send(CAN_MESSAGE* can_msg, uint8_t tx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[tx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80254:	014b      	lsls	r3, r1, #5
   80256:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8025a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8025e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80262:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80266:	d036      	beq.n	802d6 <can_send+0x82>
	{
		//Set message ID and use CAN 2.0B protocol
		CAN0->CAN_MB[tx_mb_id].CAN_MID = CAN_MID_MIDvA(can_msg->id) | CAN_MID_MIDE ;
   80268:	8803      	ldrh	r3, [r0, #0]
   8026a:	4a1c      	ldr	r2, [pc, #112]	; (802dc <can_send+0x88>)
   8026c:	ea02 4283 	and.w	r2, r2, r3, lsl #18
   80270:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80274:	014b      	lsls	r3, r1, #5
   80276:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8027e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		
		//Make sure message is not to long
		if(can_msg->data_length > 8){
   80282:	7883      	ldrb	r3, [r0, #2]
   80284:	2b08      	cmp	r3, #8
   80286:	d901      	bls.n	8028c <can_send+0x38>
			can_msg->data_length = 8;
   80288:	2308      	movs	r3, #8
   8028a:	7083      	strb	r3, [r0, #2]
			//Message is to long, sending only the first 8 bytes
		}
		//Put message in can data registers
		CAN0->CAN_MB[tx_mb_id].CAN_MDL = can_msg->data[3] << 24 | can_msg->data[2] << 16 | can_msg->data[1] << 8 | can_msg->data[0];
   8028c:	7982      	ldrb	r2, [r0, #6]
   8028e:	7943      	ldrb	r3, [r0, #5]
   80290:	041b      	lsls	r3, r3, #16
   80292:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   80296:	7902      	ldrb	r2, [r0, #4]
   80298:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   8029c:	78c2      	ldrb	r2, [r0, #3]
   8029e:	4313      	orrs	r3, r2
   802a0:	0149      	lsls	r1, r1, #5
   802a2:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   802a6:	f501 2130 	add.w	r1, r1, #720896	; 0xb0000
   802aa:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
		CAN0->CAN_MB[tx_mb_id].CAN_MDH = can_msg->data[7] << 24 | can_msg->data[6] << 16 | can_msg->data[5] << 8 | can_msg->data[4];
   802ae:	7a82      	ldrb	r2, [r0, #10]
   802b0:	7a43      	ldrb	r3, [r0, #9]
   802b2:	041b      	lsls	r3, r3, #16
   802b4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   802b8:	7a02      	ldrb	r2, [r0, #8]
   802ba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   802be:	79c2      	ldrb	r2, [r0, #7]
   802c0:	4313      	orrs	r3, r2
   802c2:	f8c1 3218 	str.w	r3, [r1, #536]	; 0x218
		
		//Set message length and mailbox ready to send
		CAN0->CAN_MB[tx_mb_id].CAN_MCR = (can_msg->data_length << CAN_MCR_MDLC_Pos) | CAN_MCR_MTCR;
   802c6:	7883      	ldrb	r3, [r0, #2]
   802c8:	041b      	lsls	r3, r3, #16
   802ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802ce:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802d2:	2000      	movs	r0, #0
   802d4:	4770      	bx	lr
	}
	
	else //Mailbox busy
	{
		return 1;
   802d6:	2001      	movs	r0, #1
	}
	
}
   802d8:	4770      	bx	lr
   802da:	bf00      	nop
   802dc:	1ffc0000 	.word	0x1ffc0000

000802e0 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   802e0:	014b      	lsls	r3, r1, #5
   802e2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802e6:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   802ee:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   802f2:	d033      	beq.n	8035c <can_receive+0x7c>
{
   802f4:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   802f6:	014b      	lsls	r3, r1, #5
   802f8:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802fc:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80300:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80304:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80308:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8030c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80310:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80312:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   80316:	f3c5 4503 	ubfx	r5, r5, #16, #4
   8031a:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   8031c:	2300      	movs	r3, #0
   8031e:	e003      	b.n	80328 <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   80320:	18c6      	adds	r6, r0, r3
   80322:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   80324:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   80326:	3301      	adds	r3, #1
   80328:	42ab      	cmp	r3, r5
   8032a:	da05      	bge.n	80338 <can_receive+0x58>
			if(i < 4)
   8032c:	2b03      	cmp	r3, #3
   8032e:	dcf7      	bgt.n	80320 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   80330:	18c6      	adds	r6, r0, r3
   80332:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   80334:	0a24      	lsrs	r4, r4, #8
   80336:	e7f6      	b.n	80326 <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   80338:	4b09      	ldr	r3, [pc, #36]	; (80360 <can_receive+0x80>)
   8033a:	f101 0210 	add.w	r2, r1, #16
   8033e:	0152      	lsls	r2, r2, #5
   80340:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80344:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   80346:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   8034a:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   8034e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80352:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   80356:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   80358:	bc70      	pop	{r4, r5, r6}
   8035a:	4770      	bx	lr
		return 1;
   8035c:	2001      	movs	r0, #1
   8035e:	4770      	bx	lr
   80360:	400b4000 	.word	0x400b4000

00080364 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   80364:	b530      	push	{r4, r5, lr}
   80366:	b085      	sub	sp, #20
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
   80368:	4824      	ldr	r0, [pc, #144]	; (803fc <CAN0_Handler+0x98>)
   8036a:	4b25      	ldr	r3, [pc, #148]	; (80400 <CAN0_Handler+0x9c>)
   8036c:	4798      	blx	r3
	char can_sr = CAN0->CAN_SR; 
   8036e:	4b25      	ldr	r3, [pc, #148]	; (80404 <CAN0_Handler+0xa0>)
   80370:	691d      	ldr	r5, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   80372:	f015 0f06 	tst.w	r5, #6
   80376:	d02c      	beq.n	803d2 <CAN0_Handler+0x6e>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   80378:	f015 0f02 	tst.w	r5, #2
   8037c:	d111      	bne.n	803a2 <CAN0_Handler+0x3e>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   8037e:	f015 0f04 	tst.w	r5, #4
   80382:	d013      	beq.n	803ac <CAN0_Handler+0x48>
		
		{
			can_receive(&message, 2);
   80384:	2102      	movs	r1, #2
   80386:	a801      	add	r0, sp, #4
   80388:	4b1f      	ldr	r3, [pc, #124]	; (80408 <CAN0_Handler+0xa4>)
   8038a:	4798      	blx	r3
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
   8038c:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   80390:	481e      	ldr	r0, [pc, #120]	; (8040c <CAN0_Handler+0xa8>)
   80392:	4c1b      	ldr	r4, [pc, #108]	; (80400 <CAN0_Handler+0x9c>)
   80394:	47a0      	blx	r4
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
   80396:	f89d 1006 	ldrb.w	r1, [sp, #6]
   8039a:	481d      	ldr	r0, [pc, #116]	; (80410 <CAN0_Handler+0xac>)
   8039c:	47a0      	blx	r4
		for (int i = 0; i < message.data_length; i++)
   8039e:	2400      	movs	r4, #0
   803a0:	e010      	b.n	803c4 <CAN0_Handler+0x60>
			can_receive(&message, 1);
   803a2:	2101      	movs	r1, #1
   803a4:	a801      	add	r0, sp, #4
   803a6:	4b18      	ldr	r3, [pc, #96]	; (80408 <CAN0_Handler+0xa4>)
   803a8:	4798      	blx	r3
   803aa:	e7ef      	b.n	8038c <CAN0_Handler+0x28>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   803ac:	4819      	ldr	r0, [pc, #100]	; (80414 <CAN0_Handler+0xb0>)
   803ae:	4b14      	ldr	r3, [pc, #80]	; (80400 <CAN0_Handler+0x9c>)
   803b0:	4798      	blx	r3
   803b2:	e7eb      	b.n	8038c <CAN0_Handler+0x28>
		{
			int8_t value = message.data[i];
   803b4:	ab04      	add	r3, sp, #16
   803b6:	4423      	add	r3, r4
			if(DEBUG_INTERRUPT)printf("%d ", value);
   803b8:	f913 1c09 	ldrsb.w	r1, [r3, #-9]
   803bc:	4816      	ldr	r0, [pc, #88]	; (80418 <CAN0_Handler+0xb4>)
   803be:	4b10      	ldr	r3, [pc, #64]	; (80400 <CAN0_Handler+0x9c>)
   803c0:	4798      	blx	r3
		for (int i = 0; i < message.data_length; i++)
   803c2:	3401      	adds	r4, #1
   803c4:	f89d 3006 	ldrb.w	r3, [sp, #6]
   803c8:	429c      	cmp	r4, r3
   803ca:	dbf3      	blt.n	803b4 <CAN0_Handler+0x50>
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
   803cc:	4813      	ldr	r0, [pc, #76]	; (8041c <CAN0_Handler+0xb8>)
   803ce:	4b0c      	ldr	r3, [pc, #48]	; (80400 <CAN0_Handler+0x9c>)
   803d0:	4798      	blx	r3
	}
	
	if(can_sr & CAN_SR_MB0)
   803d2:	f015 0f01 	tst.w	r5, #1
   803d6:	d109      	bne.n	803ec <CAN0_Handler+0x88>
	if(can_sr & CAN_SR_TOVF)
	{
		if(DEBUG_INTERRUPT)printf("CAN0 timer overflow\n\r");

	}
	printf("\n\r");
   803d8:	4810      	ldr	r0, [pc, #64]	; (8041c <CAN0_Handler+0xb8>)
   803da:	4b09      	ldr	r3, [pc, #36]	; (80400 <CAN0_Handler+0x9c>)
   803dc:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   803de:	f44f 6200 	mov.w	r2, #2048	; 0x800
   803e2:	4b0f      	ldr	r3, [pc, #60]	; (80420 <CAN0_Handler+0xbc>)
   803e4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   803e8:	b005      	add	sp, #20
   803ea:	bd30      	pop	{r4, r5, pc}
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
   803ec:	480d      	ldr	r0, [pc, #52]	; (80424 <CAN0_Handler+0xc0>)
   803ee:	4b04      	ldr	r3, [pc, #16]	; (80400 <CAN0_Handler+0x9c>)
   803f0:	4798      	blx	r3
		CAN0->CAN_IDR = CAN_IER_MB0;
   803f2:	2201      	movs	r2, #1
   803f4:	4b03      	ldr	r3, [pc, #12]	; (80404 <CAN0_Handler+0xa0>)
   803f6:	609a      	str	r2, [r3, #8]
   803f8:	e7ee      	b.n	803d8 <CAN0_Handler+0x74>
   803fa:	bf00      	nop
   803fc:	00080bc0 	.word	0x00080bc0
   80400:	00080939 	.word	0x00080939
   80404:	400b4000 	.word	0x400b4000
   80408:	000802e1 	.word	0x000802e1
   8040c:	00080c00 	.word	0x00080c00
   80410:	00080c14 	.word	0x00080c14
   80414:	00080bd4 	.word	0x00080bd4
   80418:	00080c30 	.word	0x00080c30
   8041c:	00080bfc 	.word	0x00080bfc
   80420:	e000e100 	.word	0xe000e100
   80424:	00080c34 	.word	0x00080c34

00080428 <Dummy_Handler>:
   80428:	e7fe      	b.n	80428 <Dummy_Handler>
	...

0008042c <Reset_Handler>:
   8042c:	b508      	push	{r3, lr}
   8042e:	4b11      	ldr	r3, [pc, #68]	; (80474 <Reset_Handler+0x48>)
   80430:	4a11      	ldr	r2, [pc, #68]	; (80478 <Reset_Handler+0x4c>)
   80432:	429a      	cmp	r2, r3
   80434:	d009      	beq.n	8044a <Reset_Handler+0x1e>
   80436:	4b0f      	ldr	r3, [pc, #60]	; (80474 <Reset_Handler+0x48>)
   80438:	4a0f      	ldr	r2, [pc, #60]	; (80478 <Reset_Handler+0x4c>)
   8043a:	e003      	b.n	80444 <Reset_Handler+0x18>
   8043c:	6811      	ldr	r1, [r2, #0]
   8043e:	6019      	str	r1, [r3, #0]
   80440:	3304      	adds	r3, #4
   80442:	3204      	adds	r2, #4
   80444:	490d      	ldr	r1, [pc, #52]	; (8047c <Reset_Handler+0x50>)
   80446:	428b      	cmp	r3, r1
   80448:	d3f8      	bcc.n	8043c <Reset_Handler+0x10>
   8044a:	4b0d      	ldr	r3, [pc, #52]	; (80480 <Reset_Handler+0x54>)
   8044c:	e002      	b.n	80454 <Reset_Handler+0x28>
   8044e:	2200      	movs	r2, #0
   80450:	601a      	str	r2, [r3, #0]
   80452:	3304      	adds	r3, #4
   80454:	4a0b      	ldr	r2, [pc, #44]	; (80484 <Reset_Handler+0x58>)
   80456:	4293      	cmp	r3, r2
   80458:	d3f9      	bcc.n	8044e <Reset_Handler+0x22>
   8045a:	4b0b      	ldr	r3, [pc, #44]	; (80488 <Reset_Handler+0x5c>)
   8045c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80460:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80464:	4a09      	ldr	r2, [pc, #36]	; (8048c <Reset_Handler+0x60>)
   80466:	6093      	str	r3, [r2, #8]
   80468:	4b09      	ldr	r3, [pc, #36]	; (80490 <Reset_Handler+0x64>)
   8046a:	4798      	blx	r3
   8046c:	4b09      	ldr	r3, [pc, #36]	; (80494 <Reset_Handler+0x68>)
   8046e:	4798      	blx	r3
   80470:	e7fe      	b.n	80470 <Reset_Handler+0x44>
   80472:	bf00      	nop
   80474:	20000000 	.word	0x20000000
   80478:	00080cd4 	.word	0x00080cd4
   8047c:	20000434 	.word	0x20000434
   80480:	20000434 	.word	0x20000434
   80484:	200004b8 	.word	0x200004b8
   80488:	00080000 	.word	0x00080000
   8048c:	e000ed00 	.word	0xe000ed00
   80490:	00080a51 	.word	0x00080a51
   80494:	0008057d 	.word	0x0008057d

00080498 <SystemInit>:
   80498:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8049c:	4a20      	ldr	r2, [pc, #128]	; (80520 <SystemInit+0x88>)
   8049e:	6013      	str	r3, [r2, #0]
   804a0:	f502 7200 	add.w	r2, r2, #512	; 0x200
   804a4:	6013      	str	r3, [r2, #0]
   804a6:	4b1f      	ldr	r3, [pc, #124]	; (80524 <SystemInit+0x8c>)
   804a8:	6a1b      	ldr	r3, [r3, #32]
   804aa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   804ae:	d107      	bne.n	804c0 <SystemInit+0x28>
   804b0:	4a1d      	ldr	r2, [pc, #116]	; (80528 <SystemInit+0x90>)
   804b2:	4b1c      	ldr	r3, [pc, #112]	; (80524 <SystemInit+0x8c>)
   804b4:	621a      	str	r2, [r3, #32]
   804b6:	4b1b      	ldr	r3, [pc, #108]	; (80524 <SystemInit+0x8c>)
   804b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ba:	f013 0f01 	tst.w	r3, #1
   804be:	d0fa      	beq.n	804b6 <SystemInit+0x1e>
   804c0:	4a1a      	ldr	r2, [pc, #104]	; (8052c <SystemInit+0x94>)
   804c2:	4b18      	ldr	r3, [pc, #96]	; (80524 <SystemInit+0x8c>)
   804c4:	621a      	str	r2, [r3, #32]
   804c6:	4b17      	ldr	r3, [pc, #92]	; (80524 <SystemInit+0x8c>)
   804c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   804ce:	d0fa      	beq.n	804c6 <SystemInit+0x2e>
   804d0:	4a14      	ldr	r2, [pc, #80]	; (80524 <SystemInit+0x8c>)
   804d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
   804d4:	f023 0303 	bic.w	r3, r3, #3
   804d8:	f043 0301 	orr.w	r3, r3, #1
   804dc:	6313      	str	r3, [r2, #48]	; 0x30
   804de:	4b11      	ldr	r3, [pc, #68]	; (80524 <SystemInit+0x8c>)
   804e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804e2:	f013 0f08 	tst.w	r3, #8
   804e6:	d0fa      	beq.n	804de <SystemInit+0x46>
   804e8:	4a11      	ldr	r2, [pc, #68]	; (80530 <SystemInit+0x98>)
   804ea:	4b0e      	ldr	r3, [pc, #56]	; (80524 <SystemInit+0x8c>)
   804ec:	629a      	str	r2, [r3, #40]	; 0x28
   804ee:	4b0d      	ldr	r3, [pc, #52]	; (80524 <SystemInit+0x8c>)
   804f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804f2:	f013 0f02 	tst.w	r3, #2
   804f6:	d0fa      	beq.n	804ee <SystemInit+0x56>
   804f8:	2211      	movs	r2, #17
   804fa:	4b0a      	ldr	r3, [pc, #40]	; (80524 <SystemInit+0x8c>)
   804fc:	631a      	str	r2, [r3, #48]	; 0x30
   804fe:	4b09      	ldr	r3, [pc, #36]	; (80524 <SystemInit+0x8c>)
   80500:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80502:	f013 0f08 	tst.w	r3, #8
   80506:	d0fa      	beq.n	804fe <SystemInit+0x66>
   80508:	2212      	movs	r2, #18
   8050a:	4b06      	ldr	r3, [pc, #24]	; (80524 <SystemInit+0x8c>)
   8050c:	631a      	str	r2, [r3, #48]	; 0x30
   8050e:	4b05      	ldr	r3, [pc, #20]	; (80524 <SystemInit+0x8c>)
   80510:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80512:	f013 0f08 	tst.w	r3, #8
   80516:	d0fa      	beq.n	8050e <SystemInit+0x76>
   80518:	4a06      	ldr	r2, [pc, #24]	; (80534 <SystemInit+0x9c>)
   8051a:	4b07      	ldr	r3, [pc, #28]	; (80538 <SystemInit+0xa0>)
   8051c:	601a      	str	r2, [r3, #0]
   8051e:	4770      	bx	lr
   80520:	400e0a00 	.word	0x400e0a00
   80524:	400e0600 	.word	0x400e0600
   80528:	00370809 	.word	0x00370809
   8052c:	01370809 	.word	0x01370809
   80530:	200d3f01 	.word	0x200d3f01
   80534:	0501bd00 	.word	0x0501bd00
   80538:	20000000 	.word	0x20000000

0008053c <inits>:
#include "CAN/can_interrupt.h"
#include "PWM/PWM_drv.h"

#define CAN_BAUDRATE_REG 0x290165

void inits(){
   8053c:	b508      	push	{r3, lr}
	SystemInit();
   8053e:	4b08      	ldr	r3, [pc, #32]	; (80560 <inits+0x24>)
   80540:	4798      	blx	r3
	LEDs_init();
   80542:	4b08      	ldr	r3, [pc, #32]	; (80564 <inits+0x28>)
   80544:	4798      	blx	r3
	configure_uart();	
   80546:	4b08      	ldr	r3, [pc, #32]	; (80568 <inits+0x2c>)
   80548:	4798      	blx	r3
	can_init_def_tx_rx_mb(CAN_BAUDRATE_REG);
   8054a:	4808      	ldr	r0, [pc, #32]	; (8056c <inits+0x30>)
   8054c:	4b08      	ldr	r3, [pc, #32]	; (80570 <inits+0x34>)
   8054e:	4798      	blx	r3
	PWM_init();
   80550:	4b08      	ldr	r3, [pc, #32]	; (80574 <inits+0x38>)
   80552:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;
   80554:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80558:	4b07      	ldr	r3, [pc, #28]	; (80578 <inits+0x3c>)
   8055a:	605a      	str	r2, [r3, #4]
   8055c:	bd08      	pop	{r3, pc}
   8055e:	bf00      	nop
   80560:	00080499 	.word	0x00080499
   80564:	000805ed 	.word	0x000805ed
   80568:	0008095d 	.word	0x0008095d
   8056c:	00290165 	.word	0x00290165
   80570:	00080245 	.word	0x00080245
   80574:	00080671 	.word	0x00080671
   80578:	400e1a50 	.word	0x400e1a50

0008057c <main>:
}

int main(void)
{
   8057c:	b570      	push	{r4, r5, r6, lr}
   8057e:	b084      	sub	sp, #16
	PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80580:	4b10      	ldr	r3, [pc, #64]	; (805c4 <main+0x48>)
   80582:	4a11      	ldr	r2, [pc, #68]	; (805c8 <main+0x4c>)
   80584:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PMC->PMC_WPMR = 0;
   80588:	2500      	movs	r5, #0
   8058a:	f8c3 50e4 	str.w	r5, [r3, #228]	; 0xe4
	PMC->PMC_PCER0 = 0xFFFF;
   8058e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80592:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCER1 = 0xFFFF;
   80594:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	inits();
   80598:	4b0c      	ldr	r3, [pc, #48]	; (805cc <main+0x50>)
   8059a:	4798      	blx	r3
	printf("Program initialized\n\r");
   8059c:	480c      	ldr	r0, [pc, #48]	; (805d0 <main+0x54>)
   8059e:	4e0d      	ldr	r6, [pc, #52]	; (805d4 <main+0x58>)
   805a0:	47b0      	blx	r6
	CAN_MESSAGE CAN_test = {
   805a2:	4b0d      	ldr	r3, [pc, #52]	; (805d8 <main+0x5c>)
   805a4:	ac01      	add	r4, sp, #4
   805a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
   805aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		.id = 818,
		.data_length = 8,
		.data = {77, 101, 108, 100, 105, 110, 103, 33}
	};
	uint32_t my_reg = PWM->PWM_SR;
   805ae:	4b0b      	ldr	r3, [pc, #44]	; (805dc <main+0x60>)
   805b0:	68d9      	ldr	r1, [r3, #12]
	printf("this reg: %d \r\n", my_reg);
   805b2:	480b      	ldr	r0, [pc, #44]	; (805e0 <main+0x64>)
   805b4:	47b0      	blx	r6
	can_send(&CAN_test, 0);
   805b6:	4629      	mov	r1, r5
   805b8:	4620      	mov	r0, r4
   805ba:	4b0a      	ldr	r3, [pc, #40]	; (805e4 <main+0x68>)
   805bc:	4798      	blx	r3
	
    while (1) 
    {
		LEDs_blink();
   805be:	4b0a      	ldr	r3, [pc, #40]	; (805e8 <main+0x6c>)
   805c0:	4798      	blx	r3
   805c2:	e7fc      	b.n	805be <main+0x42>
   805c4:	400e0600 	.word	0x400e0600
   805c8:	504d4300 	.word	0x504d4300
   805cc:	0008053d 	.word	0x0008053d
   805d0:	00080c5c 	.word	0x00080c5c
   805d4:	00080939 	.word	0x00080939
   805d8:	00080c50 	.word	0x00080c50
   805dc:	40094000 	.word	0x40094000
   805e0:	00080c74 	.word	0x00080c74
   805e4:	00080255 	.word	0x00080255
   805e8:	0008061d 	.word	0x0008061d

000805ec <LEDs_init>:
   805ec:	4b08      	ldr	r3, [pc, #32]	; (80610 <LEDs_init+0x24>)
   805ee:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   805f2:	6019      	str	r1, [r3, #0]
   805f4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
   805f8:	601a      	str	r2, [r3, #0]
   805fa:	6119      	str	r1, [r3, #16]
   805fc:	611a      	str	r2, [r3, #16]
   805fe:	6619      	str	r1, [r3, #96]	; 0x60
   80600:	661a      	str	r2, [r3, #96]	; 0x60
   80602:	4b04      	ldr	r3, [pc, #16]	; (80614 <LEDs_init+0x28>)
   80604:	4a04      	ldr	r2, [pc, #16]	; (80618 <LEDs_init+0x2c>)
   80606:	605a      	str	r2, [r3, #4]
   80608:	2201      	movs	r2, #1
   8060a:	601a      	str	r2, [r3, #0]
   8060c:	4770      	bx	lr
   8060e:	bf00      	nop
   80610:	400e0e00 	.word	0x400e0e00
   80614:	e000e010 	.word	0xe000e010
   80618:	007fffff 	.word	0x007fffff

0008061c <LEDs_blink>:
   8061c:	4b12      	ldr	r3, [pc, #72]	; (80668 <LEDs_blink+0x4c>)
   8061e:	681b      	ldr	r3, [r3, #0]
   80620:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80624:	d014      	beq.n	80650 <LEDs_blink+0x34>
   80626:	4b11      	ldr	r3, [pc, #68]	; (8066c <LEDs_blink+0x50>)
   80628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8062a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
   8062e:	d010      	beq.n	80652 <LEDs_blink+0x36>
   80630:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80634:	4b0d      	ldr	r3, [pc, #52]	; (8066c <LEDs_blink+0x50>)
   80636:	635a      	str	r2, [r3, #52]	; 0x34
   80638:	4b0c      	ldr	r3, [pc, #48]	; (8066c <LEDs_blink+0x50>)
   8063a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8063c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   80640:	d00c      	beq.n	8065c <LEDs_blink+0x40>
   80642:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
   80646:	4b09      	ldr	r3, [pc, #36]	; (8066c <LEDs_blink+0x50>)
   80648:	635a      	str	r2, [r3, #52]	; 0x34
   8064a:	2200      	movs	r2, #0
   8064c:	4b06      	ldr	r3, [pc, #24]	; (80668 <LEDs_blink+0x4c>)
   8064e:	609a      	str	r2, [r3, #8]
   80650:	4770      	bx	lr
   80652:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80656:	4b05      	ldr	r3, [pc, #20]	; (8066c <LEDs_blink+0x50>)
   80658:	631a      	str	r2, [r3, #48]	; 0x30
   8065a:	e7ed      	b.n	80638 <LEDs_blink+0x1c>
   8065c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
   80660:	4b02      	ldr	r3, [pc, #8]	; (8066c <LEDs_blink+0x50>)
   80662:	631a      	str	r2, [r3, #48]	; 0x30
   80664:	e7f1      	b.n	8064a <LEDs_blink+0x2e>
   80666:	bf00      	nop
   80668:	e000e010 	.word	0xe000e010
   8066c:	400e0e00 	.word	0x400e0e00

00080670 <PWM_init>:

#define PWM_WPCR_KEY 0x50574D

void PWM_init()
{
	PIOC->PIO_PER = PIO_PC22B_PWML5;
   80670:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80674:	4b0a      	ldr	r3, [pc, #40]	; (806a0 <PWM_init+0x30>)
   80676:	601a      	str	r2, [r3, #0]
	// Disable PWM control register write protect
	PWM_WPCR_WPKEY(PWM_WPCR_KEY);
	// Disable write protection on all PWM register groups (ref ATSAM datasheet page 1037)
	PWM->PWM_WPCR = PWM_WPCR_WPRG0 | PWM_WPCR_WPRG1 | PWM_WPCR_WPRG2 | PWM_WPCR_WPRG3 | PWM_WPCR_WPRG4 | PWM_WPCR_WPRG5;
   80678:	4b0a      	ldr	r3, [pc, #40]	; (806a4 <PWM_init+0x34>)
   8067a:	22fc      	movs	r2, #252	; 0xfc
   8067c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PWM_CLK_PREA(0x6);
	// Set CLKA to be selected by PREA
	PWM_CLK_DIVA(0x1);
	
	//Sets CLK for PWM channel 0 to CLKA
	PWM->PWM_CH_NUM[5].PWM_CMR = PWM_CMR_CPRE_CLKA;
   80680:	210b      	movs	r1, #11
   80682:	f8c3 12a0 	str.w	r1, [r3, #672]	; 0x2a0
	//Sets channel 0 period update to 20 ms (with prescaler = 64)
	PWM->PWM_CH_NUM[5].PWM_CPRD = PWM_CPRD_CPRD(0xC35);
   80686:	f640 4135 	movw	r1, #3125	; 0xc35
   8068a:	f8c3 12ac 	str.w	r1, [r3, #684]	; 0x2ac
	//Sets channel 0 Duty Cycle to 1,5 ms, mid position for servo
	PWM->PWM_CH_NUM[5].PWM_CDTY = PWM_CDTY_CDTY(0xEA);
   8068e:	21ea      	movs	r1, #234	; 0xea
   80690:	f8c3 12a4 	str.w	r1, [r3, #676]	; 0x2a4
	
	//Enables PWM channel 0
	PWM->PWM_ENA = 32;
   80694:	2120      	movs	r1, #32
   80696:	6059      	str	r1, [r3, #4]
	
	PWM_WPCR_WPKEY(PWM_WPCR_KEY);
	// Disable write protection on all PWM register groups (ref ATSAM datasheet page 1037)
	PWM->PWM_WPCR = PWM_WPCR_WPRG0 | PWM_WPCR_WPRG1 | PWM_WPCR_WPRG2 | PWM_WPCR_WPRG3 | PWM_WPCR_WPRG4 | PWM_WPCR_WPRG5;
   80698:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   8069c:	4770      	bx	lr
   8069e:	bf00      	nop
   806a0:	400e1200 	.word	0x400e1200
   806a4:	40094000 	.word	0x40094000

000806a8 <printchar>:
   806a8:	b508      	push	{r3, lr}
   806aa:	b2c8      	uxtb	r0, r1
   806ac:	4b01      	ldr	r3, [pc, #4]	; (806b4 <printchar+0xc>)
   806ae:	4798      	blx	r3
   806b0:	bd08      	pop	{r3, pc}
   806b2:	bf00      	nop
   806b4:	000809c5 	.word	0x000809c5

000806b8 <prints>:
   806b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   806bc:	4607      	mov	r7, r0
   806be:	460e      	mov	r6, r1
   806c0:	1e15      	subs	r5, r2, #0
   806c2:	dd02      	ble.n	806ca <prints+0x12>
   806c4:	460a      	mov	r2, r1
   806c6:	2100      	movs	r1, #0
   806c8:	e004      	b.n	806d4 <prints+0x1c>
   806ca:	f04f 0820 	mov.w	r8, #32
   806ce:	e00e      	b.n	806ee <prints+0x36>
   806d0:	3101      	adds	r1, #1
   806d2:	3201      	adds	r2, #1
   806d4:	7810      	ldrb	r0, [r2, #0]
   806d6:	2800      	cmp	r0, #0
   806d8:	d1fa      	bne.n	806d0 <prints+0x18>
   806da:	42a9      	cmp	r1, r5
   806dc:	da01      	bge.n	806e2 <prints+0x2a>
   806de:	1a6d      	subs	r5, r5, r1
   806e0:	e000      	b.n	806e4 <prints+0x2c>
   806e2:	2500      	movs	r5, #0
   806e4:	f013 0f02 	tst.w	r3, #2
   806e8:	d106      	bne.n	806f8 <prints+0x40>
   806ea:	f04f 0820 	mov.w	r8, #32
   806ee:	f013 0401 	ands.w	r4, r3, #1
   806f2:	d00a      	beq.n	8070a <prints+0x52>
   806f4:	2400      	movs	r4, #0
   806f6:	e010      	b.n	8071a <prints+0x62>
   806f8:	f04f 0830 	mov.w	r8, #48	; 0x30
   806fc:	e7f7      	b.n	806ee <prints+0x36>
   806fe:	4641      	mov	r1, r8
   80700:	4638      	mov	r0, r7
   80702:	4b0d      	ldr	r3, [pc, #52]	; (80738 <prints+0x80>)
   80704:	4798      	blx	r3
   80706:	3401      	adds	r4, #1
   80708:	3d01      	subs	r5, #1
   8070a:	2d00      	cmp	r5, #0
   8070c:	dcf7      	bgt.n	806fe <prints+0x46>
   8070e:	e004      	b.n	8071a <prints+0x62>
   80710:	4638      	mov	r0, r7
   80712:	4b09      	ldr	r3, [pc, #36]	; (80738 <prints+0x80>)
   80714:	4798      	blx	r3
   80716:	3401      	adds	r4, #1
   80718:	3601      	adds	r6, #1
   8071a:	7831      	ldrb	r1, [r6, #0]
   8071c:	2900      	cmp	r1, #0
   8071e:	d1f7      	bne.n	80710 <prints+0x58>
   80720:	e005      	b.n	8072e <prints+0x76>
   80722:	4641      	mov	r1, r8
   80724:	4638      	mov	r0, r7
   80726:	4b04      	ldr	r3, [pc, #16]	; (80738 <prints+0x80>)
   80728:	4798      	blx	r3
   8072a:	3401      	adds	r4, #1
   8072c:	3d01      	subs	r5, #1
   8072e:	2d00      	cmp	r5, #0
   80730:	dcf7      	bgt.n	80722 <prints+0x6a>
   80732:	4620      	mov	r0, r4
   80734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80738:	000806a9 	.word	0x000806a9

0008073c <printi>:
   8073c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8073e:	b085      	sub	sp, #20
   80740:	4607      	mov	r7, r0
   80742:	980c      	ldr	r0, [sp, #48]	; 0x30
   80744:	b151      	cbz	r1, 8075c <printi+0x20>
   80746:	461e      	mov	r6, r3
   80748:	460c      	mov	r4, r1
   8074a:	b113      	cbz	r3, 80752 <printi+0x16>
   8074c:	2a0a      	cmp	r2, #10
   8074e:	d012      	beq.n	80776 <printi+0x3a>
   80750:	2600      	movs	r6, #0
   80752:	ad04      	add	r5, sp, #16
   80754:	2300      	movs	r3, #0
   80756:	f805 3d01 	strb.w	r3, [r5, #-1]!
   8075a:	e018      	b.n	8078e <printi+0x52>
   8075c:	2330      	movs	r3, #48	; 0x30
   8075e:	f88d 3004 	strb.w	r3, [sp, #4]
   80762:	2300      	movs	r3, #0
   80764:	f88d 3005 	strb.w	r3, [sp, #5]
   80768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8076a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8076c:	a901      	add	r1, sp, #4
   8076e:	4638      	mov	r0, r7
   80770:	4c1b      	ldr	r4, [pc, #108]	; (807e0 <printi+0xa4>)
   80772:	47a0      	blx	r4
   80774:	e029      	b.n	807ca <printi+0x8e>
   80776:	2900      	cmp	r1, #0
   80778:	db01      	blt.n	8077e <printi+0x42>
   8077a:	2600      	movs	r6, #0
   8077c:	e7e9      	b.n	80752 <printi+0x16>
   8077e:	424c      	negs	r4, r1
   80780:	2601      	movs	r6, #1
   80782:	e7e6      	b.n	80752 <printi+0x16>
   80784:	3330      	adds	r3, #48	; 0x30
   80786:	f805 3d01 	strb.w	r3, [r5, #-1]!
   8078a:	fbb4 f4f2 	udiv	r4, r4, r2
   8078e:	b14c      	cbz	r4, 807a4 <printi+0x68>
   80790:	fbb4 f3f2 	udiv	r3, r4, r2
   80794:	fb02 4313 	mls	r3, r2, r3, r4
   80798:	2b09      	cmp	r3, #9
   8079a:	ddf3      	ble.n	80784 <printi+0x48>
   8079c:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   807a0:	440b      	add	r3, r1
   807a2:	e7ef      	b.n	80784 <printi+0x48>
   807a4:	b156      	cbz	r6, 807bc <printi+0x80>
   807a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   807a8:	b11b      	cbz	r3, 807b2 <printi+0x76>
   807aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   807ac:	f013 0f02 	tst.w	r3, #2
   807b0:	d10d      	bne.n	807ce <printi+0x92>
   807b2:	232d      	movs	r3, #45	; 0x2d
   807b4:	f805 3c01 	strb.w	r3, [r5, #-1]
   807b8:	3d01      	subs	r5, #1
   807ba:	2600      	movs	r6, #0
   807bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   807be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   807c0:	4629      	mov	r1, r5
   807c2:	4638      	mov	r0, r7
   807c4:	4c06      	ldr	r4, [pc, #24]	; (807e0 <printi+0xa4>)
   807c6:	47a0      	blx	r4
   807c8:	4430      	add	r0, r6
   807ca:	b005      	add	sp, #20
   807cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   807ce:	212d      	movs	r1, #45	; 0x2d
   807d0:	4638      	mov	r0, r7
   807d2:	4b04      	ldr	r3, [pc, #16]	; (807e4 <printi+0xa8>)
   807d4:	4798      	blx	r3
   807d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   807d8:	3b01      	subs	r3, #1
   807da:	930a      	str	r3, [sp, #40]	; 0x28
   807dc:	e7ee      	b.n	807bc <printi+0x80>
   807de:	bf00      	nop
   807e0:	000806b9 	.word	0x000806b9
   807e4:	000806a9 	.word	0x000806a9

000807e8 <print>:
   807e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   807ea:	b089      	sub	sp, #36	; 0x24
   807ec:	4606      	mov	r6, r0
   807ee:	460c      	mov	r4, r1
   807f0:	9205      	str	r2, [sp, #20]
   807f2:	2500      	movs	r5, #0
   807f4:	e081      	b.n	808fa <print+0x112>
   807f6:	1ca2      	adds	r2, r4, #2
   807f8:	2301      	movs	r3, #1
   807fa:	e08b      	b.n	80914 <print+0x12c>
   807fc:	3401      	adds	r4, #1
   807fe:	f043 0302 	orr.w	r3, r3, #2
   80802:	7822      	ldrb	r2, [r4, #0]
   80804:	2a30      	cmp	r2, #48	; 0x30
   80806:	d0f9      	beq.n	807fc <print+0x14>
   80808:	2200      	movs	r2, #0
   8080a:	e006      	b.n	8081a <print+0x32>
   8080c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80810:	0050      	lsls	r0, r2, #1
   80812:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80816:	4402      	add	r2, r0
   80818:	3401      	adds	r4, #1
   8081a:	7821      	ldrb	r1, [r4, #0]
   8081c:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80820:	b2c0      	uxtb	r0, r0
   80822:	2809      	cmp	r0, #9
   80824:	d9f2      	bls.n	8080c <print+0x24>
   80826:	2973      	cmp	r1, #115	; 0x73
   80828:	d018      	beq.n	8085c <print+0x74>
   8082a:	2964      	cmp	r1, #100	; 0x64
   8082c:	d022      	beq.n	80874 <print+0x8c>
   8082e:	2978      	cmp	r1, #120	; 0x78
   80830:	d02f      	beq.n	80892 <print+0xaa>
   80832:	2958      	cmp	r1, #88	; 0x58
   80834:	d03c      	beq.n	808b0 <print+0xc8>
   80836:	2975      	cmp	r1, #117	; 0x75
   80838:	d049      	beq.n	808ce <print+0xe6>
   8083a:	2963      	cmp	r1, #99	; 0x63
   8083c:	d15c      	bne.n	808f8 <print+0x110>
   8083e:	9905      	ldr	r1, [sp, #20]
   80840:	1d08      	adds	r0, r1, #4
   80842:	9005      	str	r0, [sp, #20]
   80844:	7809      	ldrb	r1, [r1, #0]
   80846:	f88d 101c 	strb.w	r1, [sp, #28]
   8084a:	2100      	movs	r1, #0
   8084c:	f88d 101d 	strb.w	r1, [sp, #29]
   80850:	a907      	add	r1, sp, #28
   80852:	4630      	mov	r0, r6
   80854:	4f34      	ldr	r7, [pc, #208]	; (80928 <print+0x140>)
   80856:	47b8      	blx	r7
   80858:	4405      	add	r5, r0
   8085a:	e04d      	b.n	808f8 <print+0x110>
   8085c:	9905      	ldr	r1, [sp, #20]
   8085e:	1d08      	adds	r0, r1, #4
   80860:	9005      	str	r0, [sp, #20]
   80862:	6809      	ldr	r1, [r1, #0]
   80864:	b121      	cbz	r1, 80870 <print+0x88>
   80866:	4630      	mov	r0, r6
   80868:	4f2f      	ldr	r7, [pc, #188]	; (80928 <print+0x140>)
   8086a:	47b8      	blx	r7
   8086c:	4405      	add	r5, r0
   8086e:	e043      	b.n	808f8 <print+0x110>
   80870:	492e      	ldr	r1, [pc, #184]	; (8092c <print+0x144>)
   80872:	e7f8      	b.n	80866 <print+0x7e>
   80874:	9905      	ldr	r1, [sp, #20]
   80876:	1d08      	adds	r0, r1, #4
   80878:	9005      	str	r0, [sp, #20]
   8087a:	6809      	ldr	r1, [r1, #0]
   8087c:	2061      	movs	r0, #97	; 0x61
   8087e:	9002      	str	r0, [sp, #8]
   80880:	9301      	str	r3, [sp, #4]
   80882:	9200      	str	r2, [sp, #0]
   80884:	2301      	movs	r3, #1
   80886:	220a      	movs	r2, #10
   80888:	4630      	mov	r0, r6
   8088a:	4f29      	ldr	r7, [pc, #164]	; (80930 <print+0x148>)
   8088c:	47b8      	blx	r7
   8088e:	4405      	add	r5, r0
   80890:	e032      	b.n	808f8 <print+0x110>
   80892:	9905      	ldr	r1, [sp, #20]
   80894:	1d08      	adds	r0, r1, #4
   80896:	9005      	str	r0, [sp, #20]
   80898:	6809      	ldr	r1, [r1, #0]
   8089a:	2061      	movs	r0, #97	; 0x61
   8089c:	9002      	str	r0, [sp, #8]
   8089e:	9301      	str	r3, [sp, #4]
   808a0:	9200      	str	r2, [sp, #0]
   808a2:	2300      	movs	r3, #0
   808a4:	2210      	movs	r2, #16
   808a6:	4630      	mov	r0, r6
   808a8:	4f21      	ldr	r7, [pc, #132]	; (80930 <print+0x148>)
   808aa:	47b8      	blx	r7
   808ac:	4405      	add	r5, r0
   808ae:	e023      	b.n	808f8 <print+0x110>
   808b0:	9905      	ldr	r1, [sp, #20]
   808b2:	1d08      	adds	r0, r1, #4
   808b4:	9005      	str	r0, [sp, #20]
   808b6:	6809      	ldr	r1, [r1, #0]
   808b8:	2041      	movs	r0, #65	; 0x41
   808ba:	9002      	str	r0, [sp, #8]
   808bc:	9301      	str	r3, [sp, #4]
   808be:	9200      	str	r2, [sp, #0]
   808c0:	2300      	movs	r3, #0
   808c2:	2210      	movs	r2, #16
   808c4:	4630      	mov	r0, r6
   808c6:	4f1a      	ldr	r7, [pc, #104]	; (80930 <print+0x148>)
   808c8:	47b8      	blx	r7
   808ca:	4405      	add	r5, r0
   808cc:	e014      	b.n	808f8 <print+0x110>
   808ce:	9905      	ldr	r1, [sp, #20]
   808d0:	1d08      	adds	r0, r1, #4
   808d2:	9005      	str	r0, [sp, #20]
   808d4:	6809      	ldr	r1, [r1, #0]
   808d6:	2061      	movs	r0, #97	; 0x61
   808d8:	9002      	str	r0, [sp, #8]
   808da:	9301      	str	r3, [sp, #4]
   808dc:	9200      	str	r2, [sp, #0]
   808de:	2300      	movs	r3, #0
   808e0:	220a      	movs	r2, #10
   808e2:	4630      	mov	r0, r6
   808e4:	4f12      	ldr	r7, [pc, #72]	; (80930 <print+0x148>)
   808e6:	47b8      	blx	r7
   808e8:	4405      	add	r5, r0
   808ea:	e005      	b.n	808f8 <print+0x110>
   808ec:	4614      	mov	r4, r2
   808ee:	7821      	ldrb	r1, [r4, #0]
   808f0:	4630      	mov	r0, r6
   808f2:	4b10      	ldr	r3, [pc, #64]	; (80934 <print+0x14c>)
   808f4:	4798      	blx	r3
   808f6:	3501      	adds	r5, #1
   808f8:	3401      	adds	r4, #1
   808fa:	7823      	ldrb	r3, [r4, #0]
   808fc:	b163      	cbz	r3, 80918 <print+0x130>
   808fe:	2b25      	cmp	r3, #37	; 0x25
   80900:	d1f5      	bne.n	808ee <print+0x106>
   80902:	1c62      	adds	r2, r4, #1
   80904:	7863      	ldrb	r3, [r4, #1]
   80906:	b13b      	cbz	r3, 80918 <print+0x130>
   80908:	2b25      	cmp	r3, #37	; 0x25
   8090a:	d0ef      	beq.n	808ec <print+0x104>
   8090c:	2b2d      	cmp	r3, #45	; 0x2d
   8090e:	f43f af72 	beq.w	807f6 <print+0xe>
   80912:	2300      	movs	r3, #0
   80914:	4614      	mov	r4, r2
   80916:	e774      	b.n	80802 <print+0x1a>
   80918:	b116      	cbz	r6, 80920 <print+0x138>
   8091a:	6833      	ldr	r3, [r6, #0]
   8091c:	2200      	movs	r2, #0
   8091e:	701a      	strb	r2, [r3, #0]
   80920:	4628      	mov	r0, r5
   80922:	b009      	add	sp, #36	; 0x24
   80924:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80926:	bf00      	nop
   80928:	000806b9 	.word	0x000806b9
   8092c:	00080c84 	.word	0x00080c84
   80930:	0008073d 	.word	0x0008073d
   80934:	000806a9 	.word	0x000806a9

00080938 <printf>:
   80938:	b40f      	push	{r0, r1, r2, r3}
   8093a:	b500      	push	{lr}
   8093c:	b083      	sub	sp, #12
   8093e:	aa04      	add	r2, sp, #16
   80940:	f852 1b04 	ldr.w	r1, [r2], #4
   80944:	9201      	str	r2, [sp, #4]
   80946:	2000      	movs	r0, #0
   80948:	4b03      	ldr	r3, [pc, #12]	; (80958 <printf+0x20>)
   8094a:	4798      	blx	r3
   8094c:	b003      	add	sp, #12
   8094e:	f85d eb04 	ldr.w	lr, [sp], #4
   80952:	b004      	add	sp, #16
   80954:	4770      	bx	lr
   80956:	bf00      	nop
   80958:	000807e9 	.word	0x000807e9

0008095c <configure_uart>:
   8095c:	4b16      	ldr	r3, [pc, #88]	; (809b8 <configure_uart+0x5c>)
   8095e:	2200      	movs	r2, #0
   80960:	701a      	strb	r2, [r3, #0]
   80962:	705a      	strb	r2, [r3, #1]
   80964:	4b15      	ldr	r3, [pc, #84]	; (809bc <configure_uart+0x60>)
   80966:	f44f 7140 	mov.w	r1, #768	; 0x300
   8096a:	6459      	str	r1, [r3, #68]	; 0x44
   8096c:	6059      	str	r1, [r3, #4]
   8096e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80970:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80972:	4002      	ands	r2, r0
   80974:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80978:	671a      	str	r2, [r3, #112]	; 0x70
   8097a:	6659      	str	r1, [r3, #100]	; 0x64
   8097c:	f44f 7280 	mov.w	r2, #256	; 0x100
   80980:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80984:	611a      	str	r2, [r3, #16]
   80986:	f503 7300 	add.w	r3, r3, #512	; 0x200
   8098a:	21ac      	movs	r1, #172	; 0xac
   8098c:	6019      	str	r1, [r3, #0]
   8098e:	f240 2123 	movw	r1, #547	; 0x223
   80992:	6219      	str	r1, [r3, #32]
   80994:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80998:	6059      	str	r1, [r3, #4]
   8099a:	f240 2102 	movw	r1, #514	; 0x202
   8099e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   809a2:	f04f 31ff 	mov.w	r1, #4294967295
   809a6:	60d9      	str	r1, [r3, #12]
   809a8:	21e1      	movs	r1, #225	; 0xe1
   809aa:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   809ac:	4904      	ldr	r1, [pc, #16]	; (809c0 <configure_uart+0x64>)
   809ae:	600a      	str	r2, [r1, #0]
   809b0:	2250      	movs	r2, #80	; 0x50
   809b2:	601a      	str	r2, [r3, #0]
   809b4:	4770      	bx	lr
   809b6:	bf00      	nop
   809b8:	20000450 	.word	0x20000450
   809bc:	400e0e00 	.word	0x400e0e00
   809c0:	e000e100 	.word	0xe000e100

000809c4 <uart_putchar>:
   809c4:	4b07      	ldr	r3, [pc, #28]	; (809e4 <uart_putchar+0x20>)
   809c6:	695b      	ldr	r3, [r3, #20]
   809c8:	f013 0f02 	tst.w	r3, #2
   809cc:	d008      	beq.n	809e0 <uart_putchar+0x1c>
   809ce:	4b05      	ldr	r3, [pc, #20]	; (809e4 <uart_putchar+0x20>)
   809d0:	61d8      	str	r0, [r3, #28]
   809d2:	4b04      	ldr	r3, [pc, #16]	; (809e4 <uart_putchar+0x20>)
   809d4:	695b      	ldr	r3, [r3, #20]
   809d6:	f413 7f00 	tst.w	r3, #512	; 0x200
   809da:	d0fa      	beq.n	809d2 <uart_putchar+0xe>
   809dc:	2000      	movs	r0, #0
   809de:	4770      	bx	lr
   809e0:	2001      	movs	r0, #1
   809e2:	4770      	bx	lr
   809e4:	400e0800 	.word	0x400e0800

000809e8 <UART_Handler>:
   809e8:	b508      	push	{r3, lr}
   809ea:	4b15      	ldr	r3, [pc, #84]	; (80a40 <UART_Handler+0x58>)
   809ec:	695b      	ldr	r3, [r3, #20]
   809ee:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   809f2:	d003      	beq.n	809fc <UART_Handler+0x14>
   809f4:	f44f 71a8 	mov.w	r1, #336	; 0x150
   809f8:	4a11      	ldr	r2, [pc, #68]	; (80a40 <UART_Handler+0x58>)
   809fa:	6011      	str	r1, [r2, #0]
   809fc:	f013 0f01 	tst.w	r3, #1
   80a00:	d012      	beq.n	80a28 <UART_Handler+0x40>
   80a02:	4810      	ldr	r0, [pc, #64]	; (80a44 <UART_Handler+0x5c>)
   80a04:	7842      	ldrb	r2, [r0, #1]
   80a06:	1c53      	adds	r3, r2, #1
   80a08:	4259      	negs	r1, r3
   80a0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80a0e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80a12:	bf58      	it	pl
   80a14:	424b      	negpl	r3, r1
   80a16:	7801      	ldrb	r1, [r0, #0]
   80a18:	428b      	cmp	r3, r1
   80a1a:	d006      	beq.n	80a2a <UART_Handler+0x42>
   80a1c:	4908      	ldr	r1, [pc, #32]	; (80a40 <UART_Handler+0x58>)
   80a1e:	6988      	ldr	r0, [r1, #24]
   80a20:	4908      	ldr	r1, [pc, #32]	; (80a44 <UART_Handler+0x5c>)
   80a22:	440a      	add	r2, r1
   80a24:	7090      	strb	r0, [r2, #2]
   80a26:	704b      	strb	r3, [r1, #1]
   80a28:	bd08      	pop	{r3, pc}
   80a2a:	4807      	ldr	r0, [pc, #28]	; (80a48 <UART_Handler+0x60>)
   80a2c:	4b07      	ldr	r3, [pc, #28]	; (80a4c <UART_Handler+0x64>)
   80a2e:	4798      	blx	r3
   80a30:	4b04      	ldr	r3, [pc, #16]	; (80a44 <UART_Handler+0x5c>)
   80a32:	7859      	ldrb	r1, [r3, #1]
   80a34:	4a02      	ldr	r2, [pc, #8]	; (80a40 <UART_Handler+0x58>)
   80a36:	6992      	ldr	r2, [r2, #24]
   80a38:	440b      	add	r3, r1
   80a3a:	709a      	strb	r2, [r3, #2]
   80a3c:	bd08      	pop	{r3, pc}
   80a3e:	bf00      	nop
   80a40:	400e0800 	.word	0x400e0800
   80a44:	20000450 	.word	0x20000450
   80a48:	00080c8c 	.word	0x00080c8c
   80a4c:	00080939 	.word	0x00080939

00080a50 <__libc_init_array>:
   80a50:	b570      	push	{r4, r5, r6, lr}
   80a52:	4e0f      	ldr	r6, [pc, #60]	; (80a90 <__libc_init_array+0x40>)
   80a54:	4d0f      	ldr	r5, [pc, #60]	; (80a94 <__libc_init_array+0x44>)
   80a56:	1b76      	subs	r6, r6, r5
   80a58:	10b6      	asrs	r6, r6, #2
   80a5a:	bf18      	it	ne
   80a5c:	2400      	movne	r4, #0
   80a5e:	d005      	beq.n	80a6c <__libc_init_array+0x1c>
   80a60:	3401      	adds	r4, #1
   80a62:	f855 3b04 	ldr.w	r3, [r5], #4
   80a66:	4798      	blx	r3
   80a68:	42a6      	cmp	r6, r4
   80a6a:	d1f9      	bne.n	80a60 <__libc_init_array+0x10>
   80a6c:	4e0a      	ldr	r6, [pc, #40]	; (80a98 <__libc_init_array+0x48>)
   80a6e:	4d0b      	ldr	r5, [pc, #44]	; (80a9c <__libc_init_array+0x4c>)
   80a70:	f000 f91e 	bl	80cb0 <_init>
   80a74:	1b76      	subs	r6, r6, r5
   80a76:	10b6      	asrs	r6, r6, #2
   80a78:	bf18      	it	ne
   80a7a:	2400      	movne	r4, #0
   80a7c:	d006      	beq.n	80a8c <__libc_init_array+0x3c>
   80a7e:	3401      	adds	r4, #1
   80a80:	f855 3b04 	ldr.w	r3, [r5], #4
   80a84:	4798      	blx	r3
   80a86:	42a6      	cmp	r6, r4
   80a88:	d1f9      	bne.n	80a7e <__libc_init_array+0x2e>
   80a8a:	bd70      	pop	{r4, r5, r6, pc}
   80a8c:	bd70      	pop	{r4, r5, r6, pc}
   80a8e:	bf00      	nop
   80a90:	00080cbc 	.word	0x00080cbc
   80a94:	00080cbc 	.word	0x00080cbc
   80a98:	00080cc4 	.word	0x00080cc4
   80a9c:	00080cbc 	.word	0x00080cbc

00080aa0 <register_fini>:
   80aa0:	4b02      	ldr	r3, [pc, #8]	; (80aac <register_fini+0xc>)
   80aa2:	b113      	cbz	r3, 80aaa <register_fini+0xa>
   80aa4:	4802      	ldr	r0, [pc, #8]	; (80ab0 <register_fini+0x10>)
   80aa6:	f000 b805 	b.w	80ab4 <atexit>
   80aaa:	4770      	bx	lr
   80aac:	00000000 	.word	0x00000000
   80ab0:	00080ac1 	.word	0x00080ac1

00080ab4 <atexit>:
   80ab4:	2300      	movs	r3, #0
   80ab6:	4601      	mov	r1, r0
   80ab8:	461a      	mov	r2, r3
   80aba:	4618      	mov	r0, r3
   80abc:	f000 b81e 	b.w	80afc <__register_exitproc>

00080ac0 <__libc_fini_array>:
   80ac0:	b538      	push	{r3, r4, r5, lr}
   80ac2:	4c0a      	ldr	r4, [pc, #40]	; (80aec <__libc_fini_array+0x2c>)
   80ac4:	4d0a      	ldr	r5, [pc, #40]	; (80af0 <__libc_fini_array+0x30>)
   80ac6:	1b64      	subs	r4, r4, r5
   80ac8:	10a4      	asrs	r4, r4, #2
   80aca:	d00a      	beq.n	80ae2 <__libc_fini_array+0x22>
   80acc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80ad0:	3b01      	subs	r3, #1
   80ad2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80ad6:	3c01      	subs	r4, #1
   80ad8:	f855 3904 	ldr.w	r3, [r5], #-4
   80adc:	4798      	blx	r3
   80ade:	2c00      	cmp	r4, #0
   80ae0:	d1f9      	bne.n	80ad6 <__libc_fini_array+0x16>
   80ae2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80ae6:	f000 b8ed 	b.w	80cc4 <_fini>
   80aea:	bf00      	nop
   80aec:	00080cd4 	.word	0x00080cd4
   80af0:	00080cd0 	.word	0x00080cd0

00080af4 <__retarget_lock_acquire_recursive>:
   80af4:	4770      	bx	lr
   80af6:	bf00      	nop

00080af8 <__retarget_lock_release_recursive>:
   80af8:	4770      	bx	lr
   80afa:	bf00      	nop

00080afc <__register_exitproc>:
   80afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80b00:	4d2c      	ldr	r5, [pc, #176]	; (80bb4 <__register_exitproc+0xb8>)
   80b02:	4606      	mov	r6, r0
   80b04:	6828      	ldr	r0, [r5, #0]
   80b06:	4698      	mov	r8, r3
   80b08:	460f      	mov	r7, r1
   80b0a:	4691      	mov	r9, r2
   80b0c:	f7ff fff2 	bl	80af4 <__retarget_lock_acquire_recursive>
   80b10:	4b29      	ldr	r3, [pc, #164]	; (80bb8 <__register_exitproc+0xbc>)
   80b12:	681c      	ldr	r4, [r3, #0]
   80b14:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80b18:	2b00      	cmp	r3, #0
   80b1a:	d03e      	beq.n	80b9a <__register_exitproc+0x9e>
   80b1c:	685a      	ldr	r2, [r3, #4]
   80b1e:	2a1f      	cmp	r2, #31
   80b20:	dc1c      	bgt.n	80b5c <__register_exitproc+0x60>
   80b22:	f102 0e01 	add.w	lr, r2, #1
   80b26:	b176      	cbz	r6, 80b46 <__register_exitproc+0x4a>
   80b28:	2101      	movs	r1, #1
   80b2a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80b2e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80b32:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80b36:	4091      	lsls	r1, r2
   80b38:	4308      	orrs	r0, r1
   80b3a:	2e02      	cmp	r6, #2
   80b3c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b40:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80b44:	d023      	beq.n	80b8e <__register_exitproc+0x92>
   80b46:	3202      	adds	r2, #2
   80b48:	f8c3 e004 	str.w	lr, [r3, #4]
   80b4c:	6828      	ldr	r0, [r5, #0]
   80b4e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80b52:	f7ff ffd1 	bl	80af8 <__retarget_lock_release_recursive>
   80b56:	2000      	movs	r0, #0
   80b58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b5c:	4b17      	ldr	r3, [pc, #92]	; (80bbc <__register_exitproc+0xc0>)
   80b5e:	b30b      	cbz	r3, 80ba4 <__register_exitproc+0xa8>
   80b60:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80b64:	f3af 8000 	nop.w
   80b68:	4603      	mov	r3, r0
   80b6a:	b1d8      	cbz	r0, 80ba4 <__register_exitproc+0xa8>
   80b6c:	2000      	movs	r0, #0
   80b6e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80b72:	f04f 0e01 	mov.w	lr, #1
   80b76:	6058      	str	r0, [r3, #4]
   80b78:	6019      	str	r1, [r3, #0]
   80b7a:	4602      	mov	r2, r0
   80b7c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80b80:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b84:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80b88:	2e00      	cmp	r6, #0
   80b8a:	d0dc      	beq.n	80b46 <__register_exitproc+0x4a>
   80b8c:	e7cc      	b.n	80b28 <__register_exitproc+0x2c>
   80b8e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80b92:	4301      	orrs	r1, r0
   80b94:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80b98:	e7d5      	b.n	80b46 <__register_exitproc+0x4a>
   80b9a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80b9e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80ba2:	e7bb      	b.n	80b1c <__register_exitproc+0x20>
   80ba4:	6828      	ldr	r0, [r5, #0]
   80ba6:	f7ff ffa7 	bl	80af8 <__retarget_lock_release_recursive>
   80baa:	f04f 30ff 	mov.w	r0, #4294967295
   80bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80bb2:	bf00      	nop
   80bb4:	20000430 	.word	0x20000430
   80bb8:	00080cac 	.word	0x00080cac
   80bbc:	00000000 	.word	0x00000000
   80bc0:	304e4143 	.word	0x304e4143
   80bc4:	746e6920 	.word	0x746e6920
   80bc8:	75727265 	.word	0x75727265
   80bcc:	0d0a7470 	.word	0x0d0a7470
   80bd0:	00000000 	.word	0x00000000
   80bd4:	304e4143 	.word	0x304e4143
   80bd8:	73656d20 	.word	0x73656d20
   80bdc:	65676173 	.word	0x65676173
   80be0:	72726120 	.word	0x72726120
   80be4:	64657669 	.word	0x64657669
   80be8:	206e6920 	.word	0x206e6920
   80bec:	2d6e6f6e 	.word	0x2d6e6f6e
   80bf0:	64657375 	.word	0x64657375
   80bf4:	69616d20 	.word	0x69616d20
   80bf8:	786f626c 	.word	0x786f626c
   80bfc:	00000d0a 	.word	0x00000d0a
   80c00:	7373656d 	.word	0x7373656d
   80c04:	20656761 	.word	0x20656761
   80c08:	203a6469 	.word	0x203a6469
   80c0c:	0d0a6425 	.word	0x0d0a6425
   80c10:	00000000 	.word	0x00000000
   80c14:	7373656d 	.word	0x7373656d
   80c18:	20656761 	.word	0x20656761
   80c1c:	61746164 	.word	0x61746164
   80c20:	6e656c20 	.word	0x6e656c20
   80c24:	3a687467 	.word	0x3a687467
   80c28:	0a642520 	.word	0x0a642520
   80c2c:	0000000d 	.word	0x0000000d
   80c30:	00206425 	.word	0x00206425
   80c34:	304e4143 	.word	0x304e4143
   80c38:	30424d20 	.word	0x30424d20
   80c3c:	61657220 	.word	0x61657220
   80c40:	74207964 	.word	0x74207964
   80c44:	6573206f 	.word	0x6573206f
   80c48:	0a20646e 	.word	0x0a20646e
   80c4c:	0000000d 	.word	0x0000000d
   80c50:	4d080332 	.word	0x4d080332
   80c54:	69646c65 	.word	0x69646c65
   80c58:	0021676e 	.word	0x0021676e
   80c5c:	676f7250 	.word	0x676f7250
   80c60:	206d6172 	.word	0x206d6172
   80c64:	74696e69 	.word	0x74696e69
   80c68:	696c6169 	.word	0x696c6169
   80c6c:	0a64657a 	.word	0x0a64657a
   80c70:	0000000d 	.word	0x0000000d
   80c74:	73696874 	.word	0x73696874
   80c78:	67657220 	.word	0x67657220
   80c7c:	6425203a 	.word	0x6425203a
   80c80:	000a0d20 	.word	0x000a0d20
   80c84:	6c756e28 	.word	0x6c756e28
   80c88:	0000296c 	.word	0x0000296c
   80c8c:	3a525245 	.word	0x3a525245
   80c90:	52415520 	.word	0x52415520
   80c94:	58522054 	.word	0x58522054
   80c98:	66756220 	.word	0x66756220
   80c9c:	20726566 	.word	0x20726566
   80ca0:	66207369 	.word	0x66207369
   80ca4:	0a6c6c75 	.word	0x0a6c6c75
   80ca8:	0000000d 	.word	0x0000000d

00080cac <_global_impure_ptr>:
   80cac:	20000008                                ... 

00080cb0 <_init>:
   80cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80cb2:	bf00      	nop
   80cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80cb6:	bc08      	pop	{r3}
   80cb8:	469e      	mov	lr, r3
   80cba:	4770      	bx	lr

00080cbc <__init_array_start>:
   80cbc:	00080aa1 	.word	0x00080aa1

00080cc0 <__frame_dummy_init_array_entry>:
   80cc0:	00080119                                ....

00080cc4 <_fini>:
   80cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80cc6:	bf00      	nop
   80cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80cca:	bc08      	pop	{r3}
   80ccc:	469e      	mov	lr, r3
   80cce:	4770      	bx	lr

00080cd0 <__fini_array_start>:
   80cd0:	000800f5 	.word	0x000800f5
