

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Wed Feb 28 20:09:41 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI_hls
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHTS_LOOP  |        ?|        ?|         5|          3|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    302|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     165|     50|    -|
|Memory           |       22|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    121|    -|
|Register         |        -|    -|     357|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|    2|     522|    473|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_11s_32s_32_2_1_U1  |mul_11s_32s_32_2_1  |        0|   2|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   2|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                     Module                    | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |WEIGHTS_U  |RNI_Pipeline_WEIGHTS_LOOP_WEIGHTS_ROM_AUTO_1R  |       22|  0|   0|    0|  16512|   11|     1|       181632|
    +-----------+-----------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                               |       22|  0|   0|    0|  16512|   11|     1|       181632|
    +-----------+-----------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_268_p2                |         +|   0|  0|  71|          64|           1|
    |add_ln39_fu_289_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln47_1_fu_240_p2              |         +|   0|  0|  10|          10|          10|
    |add_ln47_fu_235_p2                |         +|   0|  0|  13|          10|           2|
    |add_ln49_fu_282_p2                |         +|   0|  0|  39|          32|          32|
    |sub_ln47_fu_245_p2                |         -|   0|  0|  10|          10|          10|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_298                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_226_p2               |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln50_1_fu_258_p2             |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 302|         259|         189|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |NEURONS_MEM_address0     |  14|          3|   10|         30|
    |NEURONS_MEM_d0           |  14|          3|   32|         96|
    |NEURONS_STATE_address0   |  14|          3|   10|         30|
    |WEIGHTS_address0         |  14|          3|   15|         45|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |k_fu_74                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 121|         26|  136|        341|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |NEURONS_MEM_addr_reg_347                |  10|   0|   10|          0|
    |NEURONS_MEM_addr_reg_347_pp0_iter1_reg  |  10|   0|   10|          0|
    |NEURONS_STATE_addr_reg_371              |  10|   0|   10|          0|
    |NEURONS_STATE_load_reg_381              |   1|   0|    1|          0|
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |gmem_addr_read_reg_376                  |  32|   0|   32|          0|
    |icmp_ln31_reg_357                       |   1|   0|    1|          0|
    |j_1_cast_reg_335                        |  10|   0|   64|         54|
    |k_1_reg_340                             |  64|   0|   64|          0|
    |k_fu_74                                 |  64|   0|   64|          0|
    |mul_ln39_reg_398                        |  32|   0|   32|          0|
    |reg_188                                 |  11|   0|   11|          0|
    |reg_192                                 |  32|   0|   32|          0|
    |sext_ln31_1_cast_reg_325                |  64|   0|   64|          0|
    |sub_ln47_reg_361                        |  10|   0|   10|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 357|   0|  411|         54|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_WEIGHTS_LOOP|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RFIFONUM     |   in|    9|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|                       gmem|       pointer|
|sext_ln31               |   in|   32|     ap_none|                  sext_ln31|        scalar|
|j_1                     |   in|   10|     ap_none|                        j_1|        scalar|
|sext_ln31_2             |   in|   62|     ap_none|                sext_ln31_2|        scalar|
|sext_ln31_1             |   in|   32|     ap_none|                sext_ln31_1|        scalar|
|cmp12                   |   in|    1|     ap_none|                      cmp12|        scalar|
|trunc_ln31_1            |   in|   10|     ap_none|               trunc_ln31_1|        scalar|
|trunc_ln29_1            |   in|   10|     ap_none|               trunc_ln29_1|        scalar|
|icmp_ln50               |   in|    1|     ap_none|                  icmp_ln50|        scalar|
|add8                    |   in|   32|     ap_none|                       add8|        scalar|
|NEURONS_MEM_address0    |  out|   10|   ap_memory|                NEURONS_MEM|         array|
|NEURONS_MEM_ce0         |  out|    1|   ap_memory|                NEURONS_MEM|         array|
|NEURONS_MEM_we0         |  out|    1|   ap_memory|                NEURONS_MEM|         array|
|NEURONS_MEM_d0          |  out|   32|   ap_memory|                NEURONS_MEM|         array|
|NEURONS_MEM_q0          |   in|   32|   ap_memory|                NEURONS_MEM|         array|
|NEURONS_STATE_address0  |  out|   10|   ap_memory|              NEURONS_STATE|         array|
|NEURONS_STATE_ce0       |  out|    1|   ap_memory|              NEURONS_STATE|         array|
|NEURONS_STATE_we0       |  out|    1|   ap_memory|              NEURONS_STATE|         array|
|NEURONS_STATE_d0        |  out|    1|   ap_memory|              NEURONS_STATE|         array|
|NEURONS_STATE_q0        |   in|    1|   ap_memory|              NEURONS_STATE|         array|
+------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add8"   --->   Operation 9 'read' 'add8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%icmp_ln50_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln50"   --->   Operation 10 'read' 'icmp_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln29_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln29_1"   --->   Operation 11 'read' 'trunc_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln31_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln31_1"   --->   Operation 12 'read' 'trunc_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp12_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp12"   --->   Operation 13 'read' 'cmp12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln31_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln31_1"   --->   Operation 14 'read' 'sext_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln31_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31_2"   --->   Operation 15 'read' 'sext_ln31_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %j_1"   --->   Operation 16 'read' 'j_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln31"   --->   Operation 17 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln31_1_cast = sext i32 %sext_ln31_1_read"   --->   Operation 18 'sext' 'sext_ln31_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln31_2_cast = sext i62 %sext_ln31_2_read"   --->   Operation 19 'sext' 'sext_ln31_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_1_cast = zext i10 %j_1_read"   --->   Operation 20 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i32 %sext_ln31_read"   --->   Operation 21 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 512, void @empty_7, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln31_cast, i64 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 25 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_1_cast"   --->   Operation 27 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31_2_cast" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.52ns)   --->   "%icmp_ln31 = icmp_slt  i64 %k_1, i64 %sext_ln31_1_cast" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 30 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.end.loopexit.exitStub, void %for.body11.split" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 31 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i64 %k_1" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 32 'trunc' 'empty' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 33 'specloopname' 'specloopname_ln31' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %cmp12_read, void %if.else, void %if.then" [RNI_hls/apc/src/RNI_v3.c:33]   --->   Operation 34 'br' 'br_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln47 = add i10 %trunc_ln31_1_read, i10 1023" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 35 'add' 'add_ln47' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47_1 = add i10 %add_ln47, i10 %trunc_ln29_1_read" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 36 'add' 'add_ln47_1' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sub_ln47 = sub i10 %add_ln47_1, i10 %empty" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 37 'sub' 'sub_ln47' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i11 %WEIGHTS, i64 0, i64 %k_1" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 39 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 40 'load' 'WEIGHTS_load' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16512> <ROM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %sub_ln47" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 41 'zext' 'zext_ln47' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln47" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 42 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i10 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 43 'load' 'NEURONS_STATE_load' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 548> <RAM>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 44 'load' 'WEIGHTS_load' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16512> <ROM>
ST_3 : Operation 45 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 45 'read' 'gmem_addr_read' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i10 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 46 'load' 'NEURONS_STATE_load' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 548> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %NEURONS_STATE_load, void %if.end53, void %if.then26" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 47 'br' 'br_ln47' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_1 = getelementptr i11 %WEIGHTS, i64 0, i64 %k_1" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 48 'getelementptr' 'WEIGHTS_addr_1' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%WEIGHTS_load_1 = load i15 %WEIGHTS_addr_1" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 49 'load' 'WEIGHTS_load_1' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16512> <ROM>
ST_4 : Operation 50 [2/2] (3.25ns)   --->   "%NEURONS_MEM_load_1 = load i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 50 'load' 'NEURONS_MEM_load_1' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_read, void %if.end, void %land.lhs.true" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 51 'br' 'br_ln50' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %k_1" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 52 'trunc' 'trunc_ln50' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.55ns)   --->   "%icmp_ln50_1 = icmp_eq  i32 %trunc_ln50, i32 %add8_read" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 53 'icmp' 'icmp_ln50_1' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50_1, void %if.end, void %if.then47" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 54 'br' 'br_ln50' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load & icmp_ln50_read)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln51 = store i1 0, i10 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:51]   --->   Operation 55 'store' 'store_ln51' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load & icmp_ln50_read & icmp_ln50_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 548> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.end" [RNI_hls/apc/src/RNI_v3.c:52]   --->   Operation 56 'br' 'br_ln52' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load & icmp_ln50_read & icmp_ln50_1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln53 = br void %if.end53" [RNI_hls/apc/src/RNI_v3.c:53]   --->   Operation 57 'br' 'br_ln53' <Predicate = (icmp_ln31 & !cmp12_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i11 %WEIGHTS_load" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 58 'sext' 'sext_ln39' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %sext_ln39, i32 %gmem_addr_read" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 59 'mul' 'mul_ln39' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%NEURONS_MEM_load = load i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 60 'load' 'NEURONS_MEM_load' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_4 : Operation 61 [1/1] (3.52ns)   --->   "%add_ln31 = add i64 %k_1, i64 1" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 61 'add' 'add_ln31' <Predicate = (icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln31 = store i64 %add_ln31, i64 %k" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 62 'store' 'store_ln31' <Predicate = (icmp_ln31)> <Delay = 1.58>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body11" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 63 'br' 'br_ln31' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 64 [1/2] (3.25ns)   --->   "%WEIGHTS_load_1 = load i15 %WEIGHTS_addr_1" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 64 'load' 'WEIGHTS_load_1' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16512> <ROM>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%NEURONS_MEM_load_1 = load i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 65 'load' 'NEURONS_MEM_load_1' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_5 : Operation 66 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %sext_ln39, i32 %gmem_addr_read" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 66 'mul' 'mul_ln39' <Predicate = (cmp12_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%NEURONS_MEM_load = load i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 67 'load' 'NEURONS_MEM_load' <Predicate = (cmp12_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i11 %WEIGHTS_load_1" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 68 'sext' 'sext_ln49' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %NEURONS_MEM_load_1, i32 %sext_ln49" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 69 'add' 'add_ln49' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %add_ln49, i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 70 'store' 'store_ln49' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_6 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %NEURONS_MEM_load, i32 %mul_ln39" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 71 'add' 'add_ln39' <Predicate = (cmp12_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln39 = store i32 %add_ln39, i10 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 72 'store' 'store_ln39' <Predicate = (cmp12_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 548> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [RNI_hls/apc/src/RNI_v3.c:40]   --->   Operation 73 'br' 'br_ln40' <Predicate = (cmp12_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ j_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln29_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEM]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                  (alloca       ) [ 0111100]
add8_read          (read         ) [ 0111100]
icmp_ln50_read     (read         ) [ 0111100]
trunc_ln29_1_read  (read         ) [ 0010000]
trunc_ln31_1_read  (read         ) [ 0010000]
cmp12_read         (read         ) [ 0111111]
sext_ln31_1_read   (read         ) [ 0000000]
sext_ln31_2_read   (read         ) [ 0000000]
j_1_read           (read         ) [ 0000000]
sext_ln31_read     (read         ) [ 0000000]
sext_ln31_1_cast   (sext         ) [ 0010000]
sext_ln31_2_cast   (sext         ) [ 0010000]
j_1_cast           (zext         ) [ 0010000]
sext_ln31_cast     (sext         ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
store_ln0          (store        ) [ 0000000]
br_ln0             (br           ) [ 0000000]
k_1                (load         ) [ 0101100]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
NEURONS_MEM_addr   (getelementptr) [ 0111111]
gmem_addr          (getelementptr) [ 0001000]
specpipeline_ln0   (specpipeline ) [ 0000000]
icmp_ln31          (icmp         ) [ 0111100]
br_ln31            (br           ) [ 0000000]
empty              (trunc        ) [ 0000000]
specloopname_ln31  (specloopname ) [ 0000000]
br_ln33            (br           ) [ 0000000]
add_ln47           (add          ) [ 0000000]
add_ln47_1         (add          ) [ 0000000]
sub_ln47           (sub          ) [ 0001000]
br_ln0             (br           ) [ 0000000]
WEIGHTS_addr       (getelementptr) [ 0001000]
zext_ln47          (zext         ) [ 0000000]
NEURONS_STATE_addr (getelementptr) [ 0100100]
WEIGHTS_load       (load         ) [ 0100100]
gmem_addr_read     (read         ) [ 0110110]
NEURONS_STATE_load (load         ) [ 0111111]
br_ln47            (br           ) [ 0000000]
WEIGHTS_addr_1     (getelementptr) [ 0010010]
br_ln50            (br           ) [ 0000000]
trunc_ln50         (trunc        ) [ 0000000]
icmp_ln50_1        (icmp         ) [ 0100100]
br_ln50            (br           ) [ 0000000]
store_ln51         (store        ) [ 0000000]
br_ln52            (br           ) [ 0000000]
br_ln53            (br           ) [ 0000000]
sext_ln39          (sext         ) [ 0010010]
add_ln31           (add          ) [ 0000000]
store_ln31         (store        ) [ 0000000]
br_ln31            (br           ) [ 0000000]
WEIGHTS_load_1     (load         ) [ 0001001]
NEURONS_MEM_load_1 (load         ) [ 0001001]
mul_ln39           (mul          ) [ 0001001]
NEURONS_MEM_load   (load         ) [ 0001001]
sext_ln49          (sext         ) [ 0000000]
add_ln49           (add          ) [ 0000000]
store_ln49         (store        ) [ 0000000]
add_ln39           (add          ) [ 0000000]
store_ln39         (store        ) [ 0000000]
br_ln40            (br           ) [ 0000000]
ret_ln0            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln31_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln31_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trunc_ln31_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trunc_ln29_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="icmp_ln50">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="WEIGHTS">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="NEURONS_MEM">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="k_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add8_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add8_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln50_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln50_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln29_1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln29_1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln31_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cmp12_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp12_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln31_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln31_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="0" index="1" bw="62" slack="0"/>
<pin id="117" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln31_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="gmem_addr_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="NEURONS_MEM_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="1"/>
<pin id="141" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEM_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="WEIGHTS_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="15" slack="0"/>
<pin id="153" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 WEIGHTS_load_1/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="NEURONS_STATE_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_STATE_load/3 store_ln51/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="WEIGHTS_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="2"/>
<pin id="174" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_1/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="2"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEM_load_1/4 NEURONS_MEM_load/4 store_ln49/6 store_ln39/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_load WEIGHTS_load_1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_load_1 NEURONS_MEM_load "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln31_1_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_1_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln31_2_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="62" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_2_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_1_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln31_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="k_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="1"/>
<pin id="224" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln31_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="1"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln47_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln47_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="1"/>
<pin id="243" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln47_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln47_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln50_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="2"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln50_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="3"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln39_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln31_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="2"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln31_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="3"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln49_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln49_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln39_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="k_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="302" class="1005" name="add8_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="3"/>
<pin id="304" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add8_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln50_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="3"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="trunc_ln29_1_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="1"/>
<pin id="313" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29_1_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="trunc_ln31_1_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31_1_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="cmp12_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp12_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="sext_ln31_1_cast_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_1_cast "/>
</bind>
</comp>

<comp id="330" class="1005" name="sext_ln31_2_cast_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_2_cast "/>
</bind>
</comp>

<comp id="335" class="1005" name="j_1_cast_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_1_cast "/>
</bind>
</comp>

<comp id="340" class="1005" name="k_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="2"/>
<pin id="342" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="NEURONS_MEM_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="2"/>
<pin id="349" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="gmem_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln31_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="361" class="1005" name="sub_ln47_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln47 "/>
</bind>
</comp>

<comp id="366" class="1005" name="WEIGHTS_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="1"/>
<pin id="368" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="NEURONS_STATE_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="gmem_addr_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="NEURONS_STATE_load_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_load "/>
</bind>
</comp>

<comp id="385" class="1005" name="WEIGHTS_addr_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="15" slack="1"/>
<pin id="387" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="sext_ln39_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39 "/>
</bind>
</comp>

<comp id="398" class="1005" name="mul_ln39_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="191"><net_src comp="151" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="178" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="108" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="114" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="120" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="126" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="66" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="231" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="188" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="188" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="192" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="293"><net_src comp="192" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="289" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="298"><net_src comp="74" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="305"><net_src comp="78" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="310"><net_src comp="84" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="90" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="319"><net_src comp="96" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="324"><net_src comp="102" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="196" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="333"><net_src comp="200" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="338"><net_src comp="204" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="343"><net_src comp="217" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="350"><net_src comp="137" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="355"><net_src comp="221" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="360"><net_src comp="226" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="245" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="369"><net_src comp="144" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="374"><net_src comp="157" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="379"><net_src comp="132" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="384"><net_src comp="164" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="170" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="396"><net_src comp="263" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="401"><net_src comp="184" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="289" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: WEIGHTS | {}
	Port: NEURONS_MEM | {6 }
	Port: NEURONS_STATE | {4 }
 - Input state : 
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln31 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : gmem | {3 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : j_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln31_2 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln31_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : cmp12 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : trunc_ln31_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : trunc_ln29_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : icmp_ln50 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : add8 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : WEIGHTS | {2 3 4 5 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : NEURONS_MEM | {4 5 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : NEURONS_STATE | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln31 : 1
		br_ln31 : 2
		empty : 1
		add_ln47_1 : 1
		sub_ln47 : 2
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
	State 3
		NEURONS_STATE_addr : 1
		NEURONS_STATE_load : 2
	State 4
		br_ln47 : 1
		WEIGHTS_load_1 : 1
		icmp_ln50_1 : 1
		br_ln50 : 2
		mul_ln39 : 1
		store_ln31 : 1
	State 5
	State 6
		add_ln49 : 1
		store_ln49 : 2
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_184          |    2    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln47_fu_235       |    0    |    0    |    13   |
|          |       add_ln47_1_fu_240      |    0    |    0    |    10   |
|    add   |        add_ln31_fu_268       |    0    |    0    |    71   |
|          |        add_ln49_fu_282       |    0    |    0    |    39   |
|          |        add_ln39_fu_289       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln31_fu_226       |    0    |    0    |    71   |
|          |      icmp_ln50_1_fu_258      |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    sub   |        sub_ln47_fu_245       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |     add8_read_read_fu_78     |    0    |    0    |    0    |
|          |   icmp_ln50_read_read_fu_84  |    0    |    0    |    0    |
|          | trunc_ln29_1_read_read_fu_90 |    0    |    0    |    0    |
|          | trunc_ln31_1_read_read_fu_96 |    0    |    0    |    0    |
|   read   |    cmp12_read_read_fu_102    |    0    |    0    |    0    |
|          | sext_ln31_1_read_read_fu_108 |    0    |    0    |    0    |
|          | sext_ln31_2_read_read_fu_114 |    0    |    0    |    0    |
|          |     j_1_read_read_fu_120     |    0    |    0    |    0    |
|          |  sext_ln31_read_read_fu_126  |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_132  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    sext_ln31_1_cast_fu_196   |    0    |    0    |    0    |
|          |    sext_ln31_2_cast_fu_200   |    0    |    0    |    0    |
|   sext   |     sext_ln31_cast_fu_208    |    0    |    0    |    0    |
|          |       sext_ln39_fu_263       |    0    |    0    |    0    |
|          |       sext_ln49_fu_278       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |        j_1_cast_fu_204       |    0    |    0    |    0    |
|          |       zext_ln47_fu_251       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         empty_fu_231         |    0    |    0    |    0    |
|          |       trunc_ln50_fu_255      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   165   |   342   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| NEURONS_MEM_addr_reg_347 |   10   |
|NEURONS_STATE_addr_reg_371|   10   |
|NEURONS_STATE_load_reg_381|    1   |
|  WEIGHTS_addr_1_reg_385  |   15   |
|   WEIGHTS_addr_reg_366   |   15   |
|     add8_read_reg_302    |   32   |
|    cmp12_read_reg_321    |    1   |
|  gmem_addr_read_reg_376  |   32   |
|     gmem_addr_reg_352    |   32   |
|     icmp_ln31_reg_357    |    1   |
|  icmp_ln50_read_reg_307  |    1   |
|     j_1_cast_reg_335     |   64   |
|        k_1_reg_340       |   64   |
|         k_reg_295        |   64   |
|     mul_ln39_reg_398     |   32   |
|          reg_188         |   11   |
|          reg_192         |   32   |
| sext_ln31_1_cast_reg_325 |   64   |
| sext_ln31_2_cast_reg_330 |   64   |
|     sext_ln39_reg_393    |   32   |
|     sub_ln47_reg_361     |   10   |
| trunc_ln29_1_read_reg_311|   10   |
| trunc_ln31_1_read_reg_316|   10   |
+--------------------------+--------+
|           Total          |   607  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_151 |  p0  |   4  |  15  |   60   ||    20   |
| grp_access_fu_164 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_178 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_184    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   166  ||  6.5906 ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   342  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   47   |
|  Register |    -   |    -   |   607  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   772  |   389  |
+-----------+--------+--------+--------+--------+
