
*** Running vivado
    with args -log soc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source soc_top.tcl -notrace
Command: link_design -top soc_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1615.070 ; gain = 0.000 ; free physical = 1467 ; free virtual = 5339
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rafa/ufrgs/steel-core/vivado/steel-core.srcs/constrs_1/new/contraints.xdc]
Finished Parsing XDC File [/home/rafa/ufrgs/steel-core/vivado/steel-core.srcs/constrs_1/new/contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1737.473 ; gain = 0.000 ; free physical = 1389 ; free virtual = 5246
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1737.473 ; gain = 303.770 ; free physical = 1389 ; free virtual = 5246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1804.207 ; gain = 66.734 ; free physical = 1359 ; free virtual = 5235

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aa8c349c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2250.066 ; gain = 445.859 ; free physical = 973 ; free virtual = 4849

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 252e79f10

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2407.004 ; gain = 0.000 ; free physical = 834 ; free virtual = 4698
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1baf886d8

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2407.004 ; gain = 0.000 ; free physical = 834 ; free virtual = 4698
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2216559e6

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2407.004 ; gain = 0.000 ; free physical = 837 ; free virtual = 4701
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2216559e6

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2407.004 ; gain = 0.000 ; free physical = 837 ; free virtual = 4701
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2216559e6

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2407.004 ; gain = 0.000 ; free physical = 834 ; free virtual = 4699
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2216559e6

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2407.004 ; gain = 0.000 ; free physical = 834 ; free virtual = 4699
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.004 ; gain = 0.000 ; free physical = 834 ; free virtual = 4698
Ending Logic Optimization Task | Checksum: 1b7dd3748

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2407.004 ; gain = 0.000 ; free physical = 834 ; free virtual = 4698

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.769 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1b7dd3748

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 821 ; free virtual = 4685
Ending Power Optimization Task | Checksum: 1b7dd3748

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.727 ; gain = 253.723 ; free physical = 826 ; free virtual = 4690

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b7dd3748

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 826 ; free virtual = 4690

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 826 ; free virtual = 4690
Ending Netlist Obfuscation Task | Checksum: 1b7dd3748

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 826 ; free virtual = 4690
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2660.727 ; gain = 923.254 ; free physical = 826 ; free virtual = 4690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 826 ; free virtual = 4691
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 825 ; free virtual = 4690
INFO: [Common 17-1381] The checkpoint '/home/rafa/ufrgs/steel-core/vivado/steel-core.runs/impl_1/soc_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
Command: report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rafa/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rafa/ufrgs/steel-core/vivado/steel-core.runs/impl_1/soc_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 780 ; free virtual = 4649
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1912303fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 780 ; free virtual = 4649
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 780 ; free virtual = 4649

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce8c919e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 772 ; free virtual = 4641

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 118b2172b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 775 ; free virtual = 4640

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 118b2172b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 775 ; free virtual = 4640
Phase 1 Placer Initialization | Checksum: 118b2172b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 774 ; free virtual = 4639

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 158c5e22d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 772 ; free virtual = 4637

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 143 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 0 new cell, deleted 31 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 774 ; free virtual = 4638

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             31  |                    31  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             31  |                    31  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d3dedc48

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 776 ; free virtual = 4640
Phase 2.2 Global Placement Core | Checksum: 25e369398

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 776 ; free virtual = 4640
Phase 2 Global Placement | Checksum: 25e369398

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 776 ; free virtual = 4640

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eb1f8a07

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 776 ; free virtual = 4640

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 117010296

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 776 ; free virtual = 4640

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1750c1fd3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 776 ; free virtual = 4640

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17606ac7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 776 ; free virtual = 4640

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d4a981f2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 773 ; free virtual = 4637

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1db26ff23

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 773 ; free virtual = 4638

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dc286307

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 773 ; free virtual = 4638
Phase 3 Detail Placement | Checksum: 1dc286307

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 773 ; free virtual = 4638

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f9b6f89b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f9b6f89b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.882. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11c203fc8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636
Phase 4.1 Post Commit Optimization | Checksum: 11c203fc8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11c203fc8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11c203fc8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636
Phase 4.4 Final Placement Cleanup | Checksum: 1da5f7799

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1da5f7799

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636
Ending Placer Task | Checksum: 1cd264b00

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 771 ; free virtual = 4636
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 781 ; free virtual = 4646
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 781 ; free virtual = 4646
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 777 ; free virtual = 4645
INFO: [Common 17-1381] The checkpoint '/home/rafa/ufrgs/steel-core/vivado/steel-core.runs/impl_1/soc_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 772 ; free virtual = 4637
INFO: [runtcl-4] Executing : report_utilization -file soc_top_utilization_placed.rpt -pb soc_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 777 ; free virtual = 4642
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f4f196a1 ConstDB: 0 ShapeSum: d834b45f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8fc18e20

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 663 ; free virtual = 4526
Post Restoration Checksum: NetGraph: eb25eb5 NumContArr: 810f2f6b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8fc18e20

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 631 ; free virtual = 4494

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8fc18e20

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 614 ; free virtual = 4477

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8fc18e20

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 614 ; free virtual = 4477
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2014400e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.797  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 28e674719

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 606 ; free virtual = 4468

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.70436e-05 %
  Global Horizontal Routing Utilization  = 7.10429e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2373
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2372
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b0b727ee

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4470

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19e4bc84e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469
Phase 4 Rip-up And Reroute | Checksum: 19e4bc84e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19e4bc84e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19e4bc84e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469
Phase 5 Delay and Skew Optimization | Checksum: 19e4bc84e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a033c0d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.636  | TNS=0.000  | WHS=0.364  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a033c0d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469
Phase 6 Post Hold Fix | Checksum: 1a033c0d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.441833 %
  Global Horizontal Routing Utilization  = 0.556053 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a033c0d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 608 ; free virtual = 4469

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a033c0d3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 607 ; free virtual = 4468

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 164e47eca

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 607 ; free virtual = 4467

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.636  | TNS=0.000  | WHS=0.364  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 164e47eca

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 607 ; free virtual = 4468
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 626 ; free virtual = 4487

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 626 ; free virtual = 4487
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 626 ; free virtual = 4488
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2660.727 ; gain = 0.000 ; free physical = 617 ; free virtual = 4485
INFO: [Common 17-1381] The checkpoint '/home/rafa/ufrgs/steel-core/vivado/steel-core.runs/impl_1/soc_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
Command: report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rafa/ufrgs/steel-core/vivado/steel-core.runs/impl_1/soc_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rafa/ufrgs/steel-core/vivado/steel-core.runs/impl_1/soc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Command: report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_top_route_status.rpt -pb soc_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_top_bus_skew_routed.rpt -pb soc_top_bus_skew_routed.pb -rpx soc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force soc_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/rafa/ufrgs/steel-core/vivado/steel-core.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Oct  7 16:35:14 2020. For additional details about this file, please refer to the WebTalk help file at /home/rafa/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3008.617 ; gain = 310.977 ; free physical = 568 ; free virtual = 4438
INFO: [Common 17-206] Exiting Vivado at Wed Oct  7 16:35:14 2020...
