TimeQuest Timing Analyzer report for zxgate
Mon Nov 23 17:32:12 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk50'
 13. Slow Model Setup: 'clock'
 14. Slow Model Setup: 'phi'
 15. Slow Model Hold: 'phi'
 16. Slow Model Hold: 'clk50'
 17. Slow Model Hold: 'clock'
 18. Slow Model Recovery: 'phi'
 19. Slow Model Removal: 'phi'
 20. Slow Model Minimum Pulse Width: 'clk50'
 21. Slow Model Minimum Pulse Width: 'clock'
 22. Slow Model Minimum Pulse Width: 'phi'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'clk50'
 37. Fast Model Setup: 'clock'
 38. Fast Model Setup: 'phi'
 39. Fast Model Hold: 'phi'
 40. Fast Model Hold: 'clk50'
 41. Fast Model Hold: 'clock'
 42. Fast Model Recovery: 'phi'
 43. Fast Model Removal: 'phi'
 44. Fast Model Minimum Pulse Width: 'clk50'
 45. Fast Model Minimum Pulse Width: 'clock'
 46. Fast Model Minimum Pulse Width: 'phi'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Output Enable Times
 52. Minimum Output Enable Times
 53. Output Disable Times
 54. Minimum Output Disable Times
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; zxgate                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; zxgate.sdc    ; OK     ; Mon Nov 23 17:32:11 2015 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+
; Clock Name ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source   ; Targets                               ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+
; clk50      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;          ; { clk50 }                             ;
; clock      ; Generated ; 140.000 ; 7.14 MHz  ; 0.000 ; 70.000  ;            ; 7         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; clk50    ; { div50[2] }                          ;
; phi        ; Generated ; 280.000 ; 3.57 MHz  ; 0.000 ; 140.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock  ; div50[2] ; { top:c_top|res_clk:c_res_clk|i_phi } ;
+------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 28.9 MHz   ; 28.9 MHz        ; phi        ;                                                       ;
; 220.75 MHz ; 163.03 MHz      ; clk50      ; limit due to high minimum pulse width violation (tch) ;
; 457.46 MHz ; 402.58 MHz      ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk50 ; 6.361   ; 0.000         ;
; clock ; 125.937 ; 0.000         ;
; phi   ; 127.974 ; 0.000         ;
+-------+---------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; phi   ; -1.124 ; -14.185       ;
; clk50 ; 0.499  ; 0.000         ;
; clock ; 0.499  ; 0.000         ;
+-------+--------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; phi   ; 275.331 ; 0.000         ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; phi   ; 1.921 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clk50 ; 6.933   ; 0.000                ;
; clock ; 68.758  ; 0.000                ;
; phi   ; 137.223 ; 0.000                ;
+-------+---------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.361  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.696      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                    ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 6.654  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clock        ; clk50       ; 10.000       ; -0.287     ; 3.403      ;
; 8.500  ; div50[2]                                                                                                                                                      ; div50[0]                                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.540      ;
; 8.502  ; div50[2]                                                                                                                                                      ; div50[1]                                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.538      ;
; 8.505  ; div50[2]                                                                                                                                                      ; div50[2]                                                                                                                                                      ; clock        ; clk50       ; 10.000       ; -0.304     ; 1.535      ;
; 9.362  ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.347     ; 5.245      ;
; 9.362  ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.347     ; 5.245      ;
; 9.362  ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.347     ; 5.245      ;
; 9.543  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.347     ; 5.064      ;
; 9.543  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.347     ; 5.064      ;
; 9.543  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.347     ; 5.064      ;
; 9.746  ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.351     ; 4.857      ;
; 9.746  ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.351     ; 4.857      ;
; 9.746  ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.351     ; 4.857      ;
; 9.927  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.351     ; 4.676      ;
; 9.927  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.351     ; 4.676      ;
; 9.927  ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.351     ; 4.676      ;
; 10.721 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                          ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.849      ;
; 10.802 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.346     ; 3.806      ;
; 10.802 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.346     ; 3.806      ;
; 10.802 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.346     ; 3.806      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 10.841 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.729      ;
; 11.163 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                          ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.407      ;
; 11.172 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.398      ;
; 11.186 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; phi          ; clk50       ; 20.000       ; -5.350     ; 3.418      ;
; 11.186 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; phi          ; clk50       ; 20.000       ; -5.350     ; 3.418      ;
; 11.186 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; phi          ; clk50       ; 20.000       ; -5.350     ; 3.418      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.283 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.287      ;
; 11.353 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                    ; phi          ; clk50       ; 20.000       ; -5.470     ; 3.217      ;
; 12.208 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                            ; phi          ; clk50       ; 20.000       ; -5.470     ; 2.362      ;
; 12.389 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                            ; phi          ; clk50       ; 20.000       ; -5.470     ; 2.181      ;
; 12.881 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; clock        ; clk50       ; 20.000       ; -2.447     ; 4.626      ;
; 12.881 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; clock        ; clk50       ; 20.000       ; -2.447     ; 4.626      ;
; 12.881 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; clock        ; clk50       ; 20.000       ; -2.447     ; 4.626      ;
; 13.265 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; clock        ; clk50       ; 20.000       ; -2.451     ; 4.238      ;
; 13.265 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; clock        ; clk50       ; 20.000       ; -2.451     ; 4.238      ;
; 13.265 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; clock        ; clk50       ; 20.000       ; -2.451     ; 4.238      ;
; 15.470 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.020      ; 4.590      ;
; 15.470 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.020      ; 4.590      ;
; 15.641 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.020      ; 4.419      ;
; 15.641 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.020      ; 4.419      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.680 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.387      ;
; 15.820 ; div50[0]                                                                                                                                                      ; DBLSCAN:scan2x|ohs                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; 0.017      ; 4.237      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.840 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.203      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.851 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 20.000       ; 0.113      ; 4.216      ;
; 15.852 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.191      ;
; 15.852 ; DBLSCAN:scan2x|ohs                                                                                                                                            ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 20.000       ; 0.003      ; 4.191      ;
; 15.991 ; div50[1]                                                                                                                                                      ; DBLSCAN:scan2x|ohs                                                                                                                                            ; clk50        ; clk50       ; 20.000       ; 0.017      ; 4.066      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
; 16.033 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ; clk50        ; clk50       ; 20.000       ; -0.020     ; 3.901      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 125.937 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.992     ; 11.111     ;
; 126.717 ; T80s:c_Z80|T80:u0|RFSH_n                                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.921     ; 10.402     ;
; 127.095 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.921     ; 10.024     ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.402 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -3.021     ; 9.617      ;
; 127.580 ; T80s:c_Z80|T80:u0|RFSH_n                                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.539      ;
; 127.610 ; T80s:c_Z80|T80:u0|RFSH_n                                                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.509      ;
; 127.666 ; T80s:c_Z80|T80:u0|RFSH_n                                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.453      ;
; 127.674 ; T80s:c_Z80|T80:u0|RFSH_n                                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.445      ;
; 127.744 ; T80s:c_Z80|T80:u0|RFSH_n                                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.375      ;
; 127.753 ; T80s:c_Z80|T80:u0|RFSH_n                                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.366      ;
; 127.894 ; T80s:c_Z80|T80:u0|A[14]                                                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.888     ; 9.258      ;
; 127.958 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.161      ;
; 127.988 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.131      ;
; 128.044 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.075      ;
; 128.052 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.921     ; 9.067      ;
; 128.122 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -2.921     ; 8.997      ;
; 128.131 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 140.000      ; -2.921     ; 8.988      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.256 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.984     ; 8.800      ;
; 128.270 ; T80s:c_Z80|T80:u0|RFSH_n                                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.921     ; 8.849      ;
; 128.285 ; T80s:c_Z80|T80:u0|A[15]                                                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.885     ; 8.870      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.522 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -2.996     ; 8.522      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.559 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -3.000     ; 8.481      ;
; 128.648 ; T80s:c_Z80|T80:u0|M1_n                                                                                         ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -2.921     ; 8.471      ;
; 128.672 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -2.887     ; 8.481      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.687 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -2.978     ; 8.375      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
; 128.690 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -3.003     ; 8.347      ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'phi'                                                                                                                                                                                                                 ;
+---------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 127.974 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.087     ; 11.979     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10 ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.350 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11 ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.088     ; 11.602     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9  ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10 ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 128.918 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11 ; top:c_top|video81:c_video81|faking      ; phi          ; phi         ; 140.000      ; -0.102     ; 11.020     ;
; 129.439 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0 ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.116     ; 10.485     ;
; 129.439 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0 ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.116     ; 10.485     ;
; 129.439 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0 ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.116     ; 10.485     ;
; 129.439 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0 ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.116     ; 10.485     ;
+---------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'phi'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.124 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a8~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.003      ; 2.146      ;
; -1.111 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.003      ; 2.159      ;
; -0.885 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a8~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 3.003      ; 2.385      ;
; -0.703 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a3~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.017      ; 2.581      ;
; -0.694 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.017      ; 2.590      ;
; -0.689 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a2~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.001      ; 2.579      ;
; -0.687 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a9~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.013      ; 2.593      ;
; -0.682 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 3.023      ; 2.608      ;
; -0.681 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a1~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.017      ; 2.603      ;
; -0.680 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 3.031      ; 2.618      ;
; -0.680 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.001      ; 2.588      ;
; -0.675 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.013      ; 2.605      ;
; -0.675 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 3.028      ; 2.620      ;
; -0.668 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.017      ; 2.616      ;
; -0.449 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a3~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 3.017      ; 2.835      ;
; -0.442 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a1~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 3.017      ; 2.842      ;
; -0.438 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 3.031      ; 2.860      ;
; -0.436 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 3.023      ; 2.854      ;
; -0.317 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 3.023      ; 2.973      ;
; -0.314 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 3.028      ; 2.981      ;
; -0.313 ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 3.034      ; 2.988      ;
; -0.300 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 3.034      ; 3.001      ;
; -0.270 ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 3.031      ; 3.028      ;
; -0.075 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a2~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 3.001      ; 3.193      ;
; -0.072 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 3.028      ; 3.223      ;
; -0.069 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a9~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 3.013      ; 3.211      ;
; -0.056 ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 3.034      ; 3.245      ;
; 0.051  ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 2.991      ; 3.309      ;
; 0.056  ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 2.991      ; 3.314      ;
; 0.446  ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.005      ; 3.718      ;
; 0.455  ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.011      ; 3.733      ;
; 0.459  ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.016      ; 3.742      ;
; 0.480  ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.005      ; 3.752      ;
; 0.481  ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.009      ; 3.757      ;
; 0.485  ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 2.997      ; 3.749      ;
; 0.488  ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 3.013      ; 3.768      ;
; 0.491  ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.011      ; 3.769      ;
; 0.496  ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 3.009      ; 3.772      ;
; 0.497  ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 3.016      ; 3.780      ;
; 0.499  ; cnt[0]                                               ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; cnt[1]                                               ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|NMI_s                              ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[2]                          ; T80s:c_Z80|T80:u0|TState[2]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|BTR_r                              ; T80s:c_Z80|T80:u0|BTR_r                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|XY_Ind                             ; T80s:c_Z80|T80:u0|XY_Ind                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|Alternate                          ; T80s:c_Z80|T80:u0|Alternate                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|PC[0]                              ; T80s:c_Z80|T80:u0|PC[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|R[7]                               ; T80s:c_Z80|T80:u0|R[7]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|M1_n                               ; T80s:c_Z80|T80:u0|M1_n                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[0]                          ; T80s:c_Z80|T80:u0|TState[0]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[0]                 ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[1]                 ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|res_clk:c_res_clk|timer[2]                 ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|TState[1]                          ; T80s:c_Z80|T80:u0|TState[1]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ISet[0]                            ; T80s:c_Z80|T80:u0|ISet[0]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; T80s:c_Z80|T80:u0|ISet[1]                            ; T80s:c_Z80|T80:u0|ISet[1]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|modes97:c_modes97|mode_v_inv               ; top:c_top|modes97:c_modes97|mode_v_inv                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; top:c_top|video81:c_video81|faking                   ; top:c_top|video81:c_video81|faking                                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.805      ;
; 0.502  ; top:c_top|video81:c_video81|row_count[2]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 3.013      ; 3.782      ;
; 0.684  ; top:c_top|video81:c_video81|row_count[1]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 3.013      ; 3.964      ;
; 0.740  ; top:c_top|video81:c_video81|line_cnt[7]              ; top:c_top|video81:c_video81|line_cnt[7]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.046      ;
; 0.743  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.049      ;
; 0.745  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.051      ;
; 0.748  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; cnt[0]                                               ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; cnt[1]                                               ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.056      ;
; 0.751  ; cnt[1]                                               ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 1.057      ;
; 0.751  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]   ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 1.057      ;
; 0.752  ; T80s:c_Z80|T80:u0|Ap[2]                              ; T80s:c_Z80|T80:u0|ACC[2]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.058      ;
; 0.763  ; top:c_top|modes97:c_modes97|mode_reset               ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.069      ;
; 0.764  ; T80s:c_Z80|T80:u0|ACC[2]                             ; T80s:c_Z80|T80:u0|Ap[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.070      ;
; 0.764  ; T80s:c_Z80|T80:u0|ACC[3]                             ; T80s:c_Z80|T80:u0|Ap[3]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.070      ;
; 0.764  ; top:c_top|res_clk:c_res_clk|timer[2]                 ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.070      ;
; 0.765  ; top:c_top|res_clk:c_res_clk|timer[2]                 ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.071      ;
; 0.769  ; T80s:c_Z80|T80:u0|Alternate                          ; T80s:c_Z80|T80:u0|RegAddrA_r[2]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 1.075      ;
; 0.771  ; T80s:c_Z80|T80:u0|Alternate                          ; T80s:c_Z80|T80:u0|RegAddrC[2]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 1.077      ;
; 0.773  ; T80s:c_Z80|T80:u0|Alternate                          ; T80s:c_Z80|T80:u0|RegAddrB_r[2]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 1.079      ;
; 0.773  ; T80s:c_Z80|T80:u0|ACC[1]                             ; T80s:c_Z80|T80:u0|Ap[1]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.079      ;
; 0.773  ; T80s:c_Z80|T80:u0|ACC[4]                             ; T80s:c_Z80|T80:u0|Ap[4]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.079      ;
; 0.875  ; top:c_top|video81:c_video81|row_count[0]             ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 2.997      ; 4.139      ;
; 0.898  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7]                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.204      ;
; 0.919  ; T80s:c_Z80|T80:u0|Auto_Wait_t1                       ; T80s:c_Z80|T80:u0|Auto_Wait_t2                                                                                ; phi          ; phi         ; 0.000        ; 0.000      ; 1.225      ;
; 0.920  ; T80s:c_Z80|T80:u0|Ap[1]                              ; T80s:c_Z80|T80:u0|ACC[1]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.226      ;
; 0.921  ; T80s:c_Z80|T80:u0|Ap[4]                              ; T80s:c_Z80|T80:u0|ACC[4]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.227      ;
; 0.922  ; T80s:c_Z80|T80:u0|Ap[3]                              ; T80s:c_Z80|T80:u0|ACC[3]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 1.228      ;
; 0.924  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.230      ;
; 0.925  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release     ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 1.231      ;
; 0.928  ; T80s:c_Z80|T80:u0|F[6]                               ; T80s:c_Z80|T80:u0|Fp[6]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.234      ;
; 0.946  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0]                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 1.252      ;
; 1.036  ; T80s:c_Z80|T80:u0|OldNMI_n                           ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 1.342      ;
; 1.062  ; T80s:c_Z80|T80:u0|T80_Reg:Regs|RegsH[5][7]           ; T80s:c_Z80|T80:u0|RegBusA_r[15]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 1.368      ;
; 1.074  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 1.380      ;
; 1.079  ; T80s:c_Z80|T80:u0|ACC[6]                             ; T80s:c_Z80|T80:u0|I[6]                                                                                        ; phi          ; phi         ; 0.000        ; 0.001      ; 1.386      ;
+--------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk50'                                                                                                                                                                                                                                                 ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; div50[0]                   ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; div50[1]                   ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|ibank       ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|obank       ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[0]   ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[1]   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; DBLSCAN:scan2x|vs_cnt[2]   ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.805      ;
; 0.743 ; DBLSCAN:scan2x|vs_cnt[2]   ; DBLSCAN:scan2x|O_VSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.049      ;
; 0.749 ; DBLSCAN:scan2x|hpos_i[8]   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; DBLSCAN:scan2x|obank       ; DBLSCAN:scan2x|obank_t1                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.059      ;
; 0.771 ; div50[1]                   ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.077      ;
; 0.772 ; div50[1]                   ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.078      ;
; 0.780 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.086      ;
; 0.780 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.086      ;
; 0.957 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.263      ;
; 0.985 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.391      ;
; 0.986 ; DBLSCAN:scan2x|hpos_i[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.392      ;
; 0.986 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.392      ;
; 0.990 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.396      ;
; 0.991 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.297      ;
; 0.994 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.400      ;
; 0.994 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.400      ;
; 0.994 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.400      ;
; 0.995 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.301      ;
; 0.995 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.301      ;
; 0.996 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|ovs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.302      ;
; 1.029 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.393      ;
; 1.029 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.393      ;
; 1.035 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.399      ;
; 1.036 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.400      ;
; 1.036 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.400      ;
; 1.044 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.408      ;
; 1.045 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.409      ;
; 1.113 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.419      ;
; 1.156 ; div50[0]                   ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.462      ;
; 1.172 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.478      ;
; 1.177 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.483      ;
; 1.181 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.487      ;
; 1.182 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.488      ;
; 1.184 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.490      ;
; 1.190 ; div50[0]                   ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.496      ;
; 1.194 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.500      ;
; 1.204 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.510      ;
; 1.205 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.511      ;
; 1.216 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.522      ;
; 1.217 ; DBLSCAN:scan2x|vsync_in_t1 ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.523      ;
; 1.225 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.532      ;
; 1.229 ; div50[2]                   ; div50[2]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.535      ;
; 1.232 ; div50[2]                   ; div50[1]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.538      ;
; 1.233 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; div50[2]                   ; div50[0]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.304     ; 1.540      ;
; 1.235 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.541      ;
; 1.240 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.546      ;
; 1.246 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.552      ;
; 1.246 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.552      ;
; 1.251 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.557      ;
; 1.347 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.143      ; 1.757      ;
; 1.368 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.774      ;
; 1.369 ; DBLSCAN:scan2x|hpos_i[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.143      ; 1.779      ;
; 1.375 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.143      ; 1.785      ;
; 1.377 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.143      ; 1.787      ;
; 1.378 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.143      ; 1.788      ;
; 1.380 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.786      ;
; 1.408 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.714      ;
; 1.428 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.093      ; 1.788      ;
; 1.428 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.734      ;
; 1.434 ; DBLSCAN:scan2x|ohs_t1      ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.740      ;
; 1.438 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.097      ; 1.802      ;
; 1.439 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.093      ; 1.799      ;
; 1.439 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.093      ; 1.799      ;
; 1.442 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.093      ; 1.802      ;
; 1.473 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.093      ; 1.833      ;
; 1.565 ; DBLSCAN:scan2x|ibank       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ; clk50        ; clk50       ; 0.000        ; 0.139      ; 1.971      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.603 ; DBLSCAN:scan2x|hsync_in_t1 ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.909      ;
; 1.651 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.957      ;
; 1.660 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.966      ;
; 1.663 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.969      ;
; 1.673 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.979      ;
; 1.683 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.989      ;
; 1.684 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 1.990      ;
; 1.701 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.007      ;
; 1.705 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 2.012      ;
; 1.719 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.143      ; 2.129      ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; top:c_top|video81:c_video81|row_count[0]                                                                     ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|row_count[1]                                                                     ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|row_count[2]                                                                     ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_read     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|i_phi                                                                            ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.304     ; 0.805      ;
; 0.499 ; top:c_top|res_clk:c_res_clk|i_phi                                                                            ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.304     ; 0.805      ;
; 0.742 ; top:c_top|video81:c_video81|video_pixel[5]                                                                   ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.745 ; top:c_top|video81:c_video81|row_count[1]                                                                     ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 1.099 ; top:c_top|video81:c_video81|hsync2                                                                           ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.405      ;
; 1.166 ; top:c_top|video81:c_video81|video_pixel[2]                                                                   ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; top:c_top|video81:c_video81|video_pixel[3]                                                                   ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; top:c_top|video81:c_video81|video_pixel[4]                                                                   ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; top:c_top|video81:c_video81|video_pixel[0]                                                                   ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.473      ;
; 1.222 ; top:c_top|video81:c_video81|video_pixel[6]                                                                   ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.528      ;
; 1.226 ; top:c_top|video81:c_video81|video_pixel[1]                                                                   ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.532      ;
; 1.234 ; top:c_top|video81:c_video81|row_count[0]                                                                     ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; top:c_top|video81:c_video81|row_count[0]                                                                     ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.541      ;
; 1.490 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.810      ;
; 1.492 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.812      ;
; 1.493 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.813      ;
; 1.494 ; top:c_top|video81:c_video81|hsync2                                                                           ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.800      ;
; 1.495 ; top:c_top|video81:c_video81|hsync2                                                                           ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.801      ;
; 1.495 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.815      ;
; 1.672 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.992      ;
; 1.672 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.992      ;
; 1.673 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.993      ;
; 1.920 ; top:c_top|video81:c_video81|video_read                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.014      ; 2.240      ;
; 3.669 ; top:c_top|video81:c_video81|faking                                                                           ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.904     ; 1.071      ;
; 4.183 ; top:c_top|video81:c_video81|chr_inv                                                                          ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.904     ; 1.585      ;
; 4.186 ; top:c_top|video81:c_video81|chr_inv                                                                          ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.904     ; 1.588      ;
; 4.188 ; top:c_top|video81:c_video81|chr_inv                                                                          ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.904     ; 1.590      ;
; 4.191 ; top:c_top|video81:c_video81|chr_inv                                                                          ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.904     ; 1.593      ;
; 4.192 ; top:c_top|video81:c_video81|chr_inv                                                                          ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.904     ; 1.594      ;
; 4.484 ; top:c_top|video81:c_video81|chr_inv                                                                          ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.904     ; 1.886      ;
; 4.493 ; top:c_top|video81:c_video81|chr_inv                                                                          ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.904     ; 1.895      ;
; 4.766 ; top:c_top|video81:c_video81|line_cnt[7]                                                                      ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -2.913     ; 2.159      ;
; 4.772 ; T80s:c_Z80|MREQ_n                                                                                            ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.902     ; 2.176      ;
; 4.832 ; top:c_top|video81:c_video81|line_cnt[6]                                                                      ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -2.913     ; 2.225      ;
; 5.290 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0]                ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.905     ; 2.691      ;
; 5.306 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0]                ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.905     ; 2.707      ;
; 5.348 ; top:c_top|video81:c_video81|line_cnt[6]                                                                      ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -2.913     ; 2.741      ;
; 5.349 ; top:c_top|video81:c_video81|line_cnt[6]                                                                      ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -2.913     ; 2.742      ;
; 5.603 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0]                ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.905     ; 3.004      ;
; 5.761 ; top:c_top|video81:c_video81|line_cnt[7]                                                                      ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -2.913     ; 3.154      ;
; 5.762 ; top:c_top|video81:c_video81|line_cnt[7]                                                                      ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -2.913     ; 3.155      ;
; 6.167 ; top:c_top|video81:c_video81|chr_inv                                                                          ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.904     ; 3.569      ;
; 6.173 ; T80s:c_Z80|T80:u0|M1_n                                                                                       ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -2.935     ; 3.544      ;
; 6.320 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0]                ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.905     ; 3.721      ;
; 6.324 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0]                ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.905     ; 3.725      ;
; 6.378 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0]                ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.905     ; 3.779      ;
; 6.513 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0]                ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.905     ; 3.914      ;
; 6.681 ; top:c_top|video81:c_video81|line_cnt[7]                                                                      ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -2.913     ; 4.074      ;
; 6.862 ; top:c_top|video81:c_video81|line_cnt[6]                                                                      ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -2.913     ; 4.255      ;
; 7.279 ; T80s:c_Z80|T80:u0|A[15]                                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.885     ; 4.700      ;
; 7.605 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0]                ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.905     ; 5.006      ;
; 7.796 ; T80s:c_Z80|T80:u0|A[15]                                                                                      ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.885     ; 5.217      ;
; 7.805 ; T80s:c_Z80|T80:u0|A[15]                                                                                      ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.885     ; 5.226      ;
; 7.875 ; T80s:c_Z80|T80:u0|A[15]                                                                                      ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.885     ; 5.296      ;
; 7.883 ; T80s:c_Z80|T80:u0|A[15]                                                                                      ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.885     ; 5.304      ;
; 7.939 ; T80s:c_Z80|T80:u0|A[15]                                                                                      ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.885     ; 5.360      ;
; 7.969 ; T80s:c_Z80|T80:u0|A[15]                                                                                      ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.885     ; 5.390      ;
; 8.085 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.887     ; 5.504      ;
; 8.433 ; T80s:c_Z80|RD_n                                                                                              ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.353     ; 7.386      ;
; 8.602 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                      ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.021      ;
; 8.611 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                      ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.030      ;
; 8.681 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                      ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.100      ;
; 8.689 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                      ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.108      ;
; 8.745 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                      ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.164      ;
; 8.775 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                                      ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.194      ;
; 8.793 ; T80s:c_Z80|MREQ_n                                                                                            ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.211      ;
; 8.795 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.214      ;
; 8.832 ; T80s:c_Z80|T80:u0|A[15]                                                                                      ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -2.885     ; 6.253      ;
; 8.916 ; T80s:c_Z80|T80:u0|A[13]                                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.885     ; 6.337      ;
; 8.950 ; T80s:c_Z80|RD_n                                                                                              ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.353     ; 7.903      ;
; 8.959 ; T80s:c_Z80|RD_n                                                                                              ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.353     ; 7.912      ;
; 8.987 ; T80s:c_Z80|T80:u0|A[14]                                                                                      ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.405      ;
; 9.029 ; T80s:c_Z80|RD_n                                                                                              ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.353     ; 7.982      ;
; 9.037 ; T80s:c_Z80|RD_n                                                                                              ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.353     ; 7.990      ;
; 9.058 ; top:c_top|modes97:c_modes97|mode_rom0                                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.477      ;
; 9.093 ; T80s:c_Z80|RD_n                                                                                              ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.353     ; 8.046      ;
; 9.123 ; T80s:c_Z80|RD_n                                                                                              ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.353     ; 8.076      ;
; 9.310 ; T80s:c_Z80|MREQ_n                                                                                            ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.728      ;
; 9.312 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                      ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.731      ;
; 9.319 ; T80s:c_Z80|MREQ_n                                                                                            ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.737      ;
; 9.321 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                      ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.740      ;
; 9.389 ; T80s:c_Z80|MREQ_n                                                                                            ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.807      ;
; 9.391 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                      ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.810      ;
; 9.397 ; T80s:c_Z80|MREQ_n                                                                                            ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.815      ;
; 9.399 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                      ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.818      ;
; 9.433 ; T80s:c_Z80|T80:u0|A[13]                                                                                      ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.885     ; 6.854      ;
; 9.442 ; T80s:c_Z80|T80:u0|A[13]                                                                                      ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.885     ; 6.863      ;
; 9.453 ; T80s:c_Z80|MREQ_n                                                                                            ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.871      ;
; 9.455 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                      ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.874      ;
; 9.483 ; T80s:c_Z80|MREQ_n                                                                                            ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.901      ;
; 9.485 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                                      ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -2.887     ; 6.904      ;
; 9.504 ; T80s:c_Z80|T80:u0|A[14]                                                                                      ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.922      ;
; 9.512 ; T80s:c_Z80|T80:u0|A[13]                                                                                      ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -2.885     ; 6.933      ;
; 9.513 ; T80s:c_Z80|T80:u0|A[14]                                                                                      ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.888     ; 6.931      ;
; 9.520 ; T80s:c_Z80|T80:u0|A[13]                                                                                      ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -2.885     ; 6.941      ;
; 9.541 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a2~porta_address_reg0 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -2.988     ; 6.859      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'phi'                                                                                                                                                     ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 275.331 ; s_n_reset                            ; T80s:c_Z80|IORQ_n                                       ; phi          ; phi         ; 280.000      ; -1.524     ; 3.185      ;
; 275.331 ; s_n_reset                            ; T80s:c_Z80|RD_n                                         ; phi          ; phi         ; 280.000      ; -1.524     ; 3.185      ;
; 275.331 ; s_n_reset                            ; T80s:c_Z80|WR_n                                         ; phi          ; phi         ; 280.000      ; -1.524     ; 3.185      ;
; 275.400 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.633      ;
; 275.400 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; phi          ; phi         ; 280.000      ; -0.007     ; 4.633      ;
; 275.400 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.633      ;
; 275.400 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; phi          ; phi         ; 280.000      ; -0.007     ; 4.633      ;
; 275.400 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.633      ;
; 275.400 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.633      ;
; 275.400 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; phi          ; phi         ; 280.000      ; -0.007     ; 4.633      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.413 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.620      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.613      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.613      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.613      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.613      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.613      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.613      ;
; 275.420 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.613      ;
; 275.435 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.598      ;
; 275.435 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; phi          ; phi         ; 280.000      ; -0.007     ; 4.598      ;
; 275.435 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.598      ;
; 275.435 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; phi          ; phi         ; 280.000      ; -0.007     ; 4.598      ;
; 275.435 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.598      ;
; 275.435 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.598      ;
; 275.435 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; phi          ; phi         ; 280.000      ; -0.007     ; 4.598      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.448 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; phi          ; phi         ; 280.000      ; -0.007     ; 4.585      ;
; 275.455 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.578      ;
; 275.455 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.578      ;
; 275.455 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.578      ;
; 275.455 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.578      ;
; 275.455 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.578      ;
; 275.455 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.578      ;
; 275.455 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.578      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.470 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.584      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.505 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]      ; phi          ; phi         ; 280.000      ; 0.014      ; 4.549      ;
; 275.700 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; phi          ; phi         ; 280.000      ; -0.007     ; 4.333      ;
; 275.700 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.333      ;
; 275.700 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.333      ;
; 275.700 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.333      ;
; 275.700 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.333      ;
; 275.735 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; phi          ; phi         ; 280.000      ; -0.007     ; 4.298      ;
; 275.735 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.298      ;
; 275.735 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.298      ;
; 275.735 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.298      ;
; 275.735 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.298      ;
; 275.761 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][3]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.287      ;
; 275.761 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.287      ;
; 275.761 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][4]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.287      ;
; 275.761 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][4]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.287      ;
; 275.796 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][3]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.252      ;
; 275.796 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][3]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.252      ;
; 275.796 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][4]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.252      ;
; 275.796 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][4]      ; phi          ; phi         ; 280.000      ; 0.008      ; 4.252      ;
; 275.833 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][1]      ; phi          ; phi         ; 280.000      ; 0.009      ; 4.216      ;
; 275.833 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][1]      ; phi          ; phi         ; 280.000      ; 0.009      ; 4.216      ;
; 275.833 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][2]      ; phi          ; phi         ; 280.000      ; 0.009      ; 4.216      ;
; 275.833 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][2]      ; phi          ; phi         ; 280.000      ; 0.009      ; 4.216      ;
; 275.833 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[1][0]      ; phi          ; phi         ; 280.000      ; 0.009      ; 4.216      ;
; 275.833 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[0][0]      ; phi          ; phi         ; 280.000      ; 0.009      ; 4.216      ;
; 275.862 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7]    ; phi          ; phi         ; 280.000      ; -0.007     ; 4.171      ;
; 275.862 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; phi          ; phi         ; 280.000      ; -0.007     ; 4.171      ;
; 275.862 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; phi          ; phi         ; 280.000      ; -0.007     ; 4.171      ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'phi'                                                                                                                                               ;
+-------+--------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.921 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_reset             ; phi          ; phi         ; 0.000        ; 0.000      ; 2.227      ;
; 2.128 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_rom0              ; phi          ; phi         ; 0.000        ; -0.012     ; 2.422      ;
; 2.348 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|modes97:c_modes97|mode_reset             ; phi          ; phi         ; 0.000        ; 0.000      ; 2.654      ;
; 2.383 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|modes97:c_modes97|mode_reset             ; phi          ; phi         ; 0.000        ; 0.000      ; 2.689      ;
; 2.518 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_chr13             ; phi          ; phi         ; 0.000        ; 0.014      ; 2.838      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]       ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]       ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]       ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]       ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]       ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]       ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]      ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]      ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]      ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]      ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]      ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.656 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]      ; phi          ; phi         ; 0.000        ; 0.010      ; 2.972      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0] ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]       ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]       ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]       ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]       ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]      ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]      ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]      ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.697 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]      ; phi          ; phi         ; 0.000        ; 0.013      ; 3.016      ;
; 2.863 ; s_n_reset                            ; cnt[0]                                             ; phi          ; phi         ; 0.000        ; 0.035      ; 3.204      ;
; 2.863 ; s_n_reset                            ; cnt[1]                                             ; phi          ; phi         ; 0.000        ; 0.035      ; 3.204      ;
; 2.863 ; s_n_reset                            ; Tick1us                                            ; phi          ; phi         ; 0.000        ; 0.035      ; 3.204      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|OldNMI_n                         ; phi          ; phi         ; 0.000        ; -0.001     ; 3.168      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|NMI_s                            ; phi          ; phi         ; 0.000        ; -0.001     ; 3.168      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|NMICycle                         ; phi          ; phi         ; 0.000        ; 0.008      ; 3.177      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TState[2]                        ; phi          ; phi         ; 0.000        ; -0.001     ; 3.168      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|MREQ_n                                  ; phi          ; phi         ; 0.000        ; 0.011      ; 3.180      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|BTR_r                            ; phi          ; phi         ; 0.000        ; 0.030      ; 3.199      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|MCycles[2]                       ; phi          ; phi         ; 0.000        ; 0.031      ; 3.200      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|MCycles[1]                       ; phi          ; phi         ; 0.000        ; 0.034      ; 3.203      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|XY_State[0]                      ; phi          ; phi         ; 0.000        ; 0.027      ; 3.196      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[2]                 ; phi          ; phi         ; 0.000        ; 0.018      ; 3.187      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[3]                 ; phi          ; phi         ; 0.000        ; 0.018      ; 3.187      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[1]                 ; phi          ; phi         ; 0.000        ; 0.018      ; 3.187      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Save_ALU_r                       ; phi          ; phi         ; 0.000        ; 0.028      ; 3.197      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[2]                      ; phi          ; phi         ; 0.000        ; 0.018      ; 3.187      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[1]                      ; phi          ; phi         ; 0.000        ; 0.030      ; 3.199      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[3]                      ; phi          ; phi         ; 0.000        ; 0.027      ; 3.196      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ALU_Op_r[0]                      ; phi          ; phi         ; 0.000        ; 0.018      ; 3.187      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Read_To_Reg_r[4]                 ; phi          ; phi         ; 0.000        ; 0.018      ; 3.187      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|XY_Ind                           ; phi          ; phi         ; 0.000        ; 0.027      ; 3.196      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Alternate                        ; phi          ; phi         ; 0.000        ; 0.022      ; 3.191      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[1]                               ; phi          ; phi         ; 0.000        ; 0.016      ; 3.185      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[0]                            ; phi          ; phi         ; 0.000        ; 0.007      ; 3.176      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[1]                            ; phi          ; phi         ; 0.000        ; 0.007      ; 3.176      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[0]                             ; phi          ; phi         ; 0.000        ; 0.024      ; 3.193      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[0]                            ; phi          ; phi         ; 0.000        ; 0.011      ; 3.180      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[0]                           ; phi          ; phi         ; 0.000        ; 0.023      ; 3.192      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[0]                             ; phi          ; phi         ; 0.000        ; 0.024      ; 3.193      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[1]                             ; phi          ; phi         ; 0.000        ; 0.024      ; 3.193      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[1]                            ; phi          ; phi         ; 0.000        ; 0.030      ; 3.199      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[1]                           ; phi          ; phi         ; 0.000        ; 0.030      ; 3.199      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[1]                             ; phi          ; phi         ; 0.000        ; 0.033      ; 3.202      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[0]                               ; phi          ; phi         ; 0.000        ; 0.016      ; 3.185      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[0]                       ; phi          ; phi         ; 0.000        ; 0.016      ; 3.185      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[1]                       ; phi          ; phi         ; 0.000        ; 0.016      ; 3.185      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[2]                            ; phi          ; phi         ; 0.000        ; 0.030      ; 3.199      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[2]                             ; phi          ; phi         ; 0.000        ; 0.024      ; 3.193      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[2]                             ; phi          ; phi         ; 0.000        ; 0.033      ; 3.202      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[2]                           ; phi          ; phi         ; 0.000        ; 0.030      ; 3.199      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[2]                               ; phi          ; phi         ; 0.000        ; 0.016      ; 3.185      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[2]                            ; phi          ; phi         ; 0.000        ; 0.002      ; 3.171      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[3]                            ; phi          ; phi         ; 0.000        ; 0.002      ; 3.171      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[5]                               ; phi          ; phi         ; 0.000        ; 0.021      ; 3.190      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[5]                            ; phi          ; phi         ; 0.000        ; 0.011      ; 3.180      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[3]                             ; phi          ; phi         ; 0.000        ; 0.024      ; 3.193      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[4]                             ; phi          ; phi         ; 0.000        ; 0.033      ; 3.202      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[4]                            ; phi          ; phi         ; 0.000        ; 0.030      ; 3.199      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[4]                           ; phi          ; phi         ; 0.000        ; 0.030      ; 3.199      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[4]                             ; phi          ; phi         ; 0.000        ; 0.024      ; 3.193      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[5]                             ; phi          ; phi         ; 0.000        ; 0.024      ; 3.193      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[5]                             ; phi          ; phi         ; 0.000        ; 0.033      ; 3.202      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[5]                           ; phi          ; phi         ; 0.000        ; 0.023      ; 3.192      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[13]                           ; phi          ; phi         ; 0.000        ; 0.025      ; 3.194      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|IStatus[1]                       ; phi          ; phi         ; 0.000        ; 0.028      ; 3.197      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[0]                            ; phi          ; phi         ; 0.000        ; 0.027      ; 3.196      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[1]                            ; phi          ; phi         ; 0.000        ; 0.022      ; 3.191      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[2]                            ; phi          ; phi         ; 0.000        ; 0.022      ; 3.191      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[3]                       ; phi          ; phi         ; 0.000        ; 0.021      ; 3.190      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[3]                            ; phi          ; phi         ; 0.000        ; 0.022      ; 3.191      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|Ap[7]                            ; phi          ; phi         ; 0.000        ; 0.011      ; 3.180      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|R[7]                             ; phi          ; phi         ; 0.000        ; 0.023      ; 3.192      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|ACC[7]                           ; phi          ; phi         ; 0.000        ; 0.023      ; 3.192      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|I[7]                             ; phi          ; phi         ; 0.000        ; 0.033      ; 3.202      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|DI_Reg[6]                               ; phi          ; phi         ; 0.000        ; 0.016      ; 3.185      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[15]                      ; phi          ; phi         ; 0.000        ; 0.015      ; 3.184      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[14]                           ; phi          ; phi         ; 0.000        ; 0.025      ; 3.194      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|SP[15]                           ; phi          ; phi         ; 0.000        ; 0.025      ; 3.194      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[7]                       ; phi          ; phi         ; 0.000        ; 0.016      ; 3.185      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[7]                            ; phi          ; phi         ; 0.000        ; 0.022      ; 3.191      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[9]                       ; phi          ; phi         ; 0.000        ; 0.015      ; 3.184      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|PC[9]                            ; phi          ; phi         ; 0.000        ; 0.003      ; 3.172      ;
; 2.863 ; s_n_reset                            ; T80s:c_Z80|T80:u0|TmpAddr[10]                      ; phi          ; phi         ; 0.000        ; 0.015      ; 3.184      ;
+-------+--------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 68.758 ; 70.000       ; 1.242          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 68.758 ; 70.000       ; 1.242          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'phi'                                                                                                                                                            ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg11 ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg0  ;
; 137.223 ; 140.000      ; 2.777          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg1  ;
; 137.223 ; 140.000      ; 2.777          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg1  ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 4.318  ; 4.318  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 4.158  ; 4.158  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 3.942  ; 3.942  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 4.000  ; 4.000  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 4.318  ; 4.318  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 3.339  ; 3.339  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 3.551  ; 3.551  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 4.122  ; 4.122  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 3.588  ; 3.588  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 3.282  ; 3.282  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 2.865  ; 2.865  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 2.737  ; 2.737  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 2.608  ; 2.608  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 2.655  ; 2.655  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 2.750  ; 2.750  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 2.505  ; 2.505  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 2.181  ; 2.181  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 3.282  ; 3.282  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.063 ; -0.063 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.057  ; 0.057  ; Rise       ; phi             ;
; tape_in   ; clk50      ; 1.318  ; 1.318  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.632  ; 0.632  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 2.814  ; 2.814  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 2.420  ; 2.420  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.252  ; 0.252  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.168  ; 0.168  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.219  ; 0.219  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; -0.274 ; -0.274 ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.355 ; -0.355 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.414 ; -0.414 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 2.420  ; 2.420  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; -0.305 ; -0.305 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -3.073 ; -3.073 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -3.892 ; -3.892 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -3.676 ; -3.676 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -3.734 ; -3.734 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -4.052 ; -4.052 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -3.073 ; -3.073 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -3.285 ; -3.285 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -3.856 ; -3.856 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -3.322 ; -3.322 ; Rise       ; clock           ;
; d[*]      ; clk50      ; -1.000 ; -1.000 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; -2.032 ; -2.032 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; -1.906 ; -1.906 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -1.602 ; -1.602 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; -1.829 ; -1.829 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; -1.440 ; -1.440 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; -1.000 ; -1.000 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -1.357 ; -1.357 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; -1.971 ; -1.971 ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.329  ; 0.329  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.209  ; 0.209  ; Rise       ; phi             ;
; tape_in   ; clk50      ; -0.007 ; -0.007 ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.192  ; 0.192  ; Rise       ; phi             ;
; v_inv     ; clk50      ; -0.631 ; -0.631 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 0.680  ; 0.680  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.014  ; 0.014  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.098  ; 0.098  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.047  ; 0.047  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.540  ; 0.540  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.621  ; 0.621  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.680  ; 0.680  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -1.068 ; -1.068 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.571  ; 0.571  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 8.563  ; 8.563  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 8.555  ; 8.555  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 8.967  ; 8.967  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 8.909  ; 8.909  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 9.185  ; 9.185  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 11.971 ; 11.971 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 11.763 ; 11.763 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 11.971 ; 11.971 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 11.646 ; 11.646 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 18.379 ; 18.379 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 18.219 ; 18.219 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 18.189 ; 18.189 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 18.104 ; 18.104 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 18.379 ; 18.379 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 18.283 ; 18.283 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 17.466 ; 17.466 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 18.203 ; 18.203 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 17.881 ; 17.881 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 18.177 ; 18.177 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 13.765 ; 13.765 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.345 ; 14.345 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 13.721 ; 13.721 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 13.805 ; 13.805 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 16.623 ; 16.623 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 15.773 ; 15.773 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 14.029 ; 14.029 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 14.029 ; 14.029 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.530 ; 13.530 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 13.985 ; 13.985 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.560 ; 13.560 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.604 ; 13.604 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.537 ; 13.537 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.943 ; 13.943 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.982 ; 13.982 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 11.465 ; 11.465 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 19.097 ; 19.097 ; Rise       ; phi             ;
; tape_out  ; clk50      ; 17.540 ; 17.540 ; Rise       ; phi             ;
; we_n      ; clk50      ; 12.399 ; 12.399 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 15.905 ; 15.905 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 15.840 ; 15.840 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 15.507 ; 15.507 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 15.726 ; 15.726 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 15.316 ; 15.316 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 15.905 ; 15.905 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 14.814 ; 14.814 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 15.831 ; 15.831 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 15.471 ; 15.471 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 15.107 ; 15.107 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 8.563  ; 8.563  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 8.555  ; 8.555  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 8.967  ; 8.967  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 8.909  ; 8.909  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 9.185  ; 9.185  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 11.646 ; 11.646 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 11.763 ; 11.763 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 11.971 ; 11.971 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 11.646 ; 11.646 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 13.721 ; 13.721 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 15.907 ; 15.907 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 15.973 ; 15.973 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 15.454 ; 15.454 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 14.834 ; 14.834 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 15.362 ; 15.362 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 14.846 ; 14.846 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 15.334 ; 15.334 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 14.696 ; 14.696 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 15.512 ; 15.512 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 13.765 ; 13.765 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.345 ; 14.345 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 13.721 ; 13.721 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 13.805 ; 13.805 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 14.324 ; 14.324 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 15.205 ; 15.205 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 13.530 ; 13.530 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 14.029 ; 14.029 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.530 ; 13.530 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 13.985 ; 13.985 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.560 ; 13.560 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.604 ; 13.604 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.537 ; 13.537 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.943 ; 13.943 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.982 ; 13.982 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 11.465 ; 11.465 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 14.912 ; 14.912 ; Rise       ; phi             ;
; tape_out  ; clk50      ; 17.308 ; 17.308 ; Rise       ; phi             ;
; we_n      ; clk50      ; 12.399 ; 12.399 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 14.789 ; 14.789 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 15.840 ; 15.840 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 15.507 ; 15.507 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 15.726 ; 15.726 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 15.222 ; 15.222 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 15.704 ; 15.704 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 14.789 ; 14.789 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 15.621 ; 15.621 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 15.462 ; 15.462 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 15.025 ; 15.025 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; d[*]      ; clk50      ; 11.589 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.074 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.074 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 12.697 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.076 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 12.069 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 12.069 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 11.589 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 11.946 ;      ; Rise       ; phi             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; d[*]      ; clk50      ; 11.589 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.074 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.074 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 12.697 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.076 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 12.069 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 12.069 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 11.589 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 11.946 ;      ; Rise       ; phi             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 11.589    ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.074    ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.074    ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 12.697    ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.076    ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 12.069    ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 12.069    ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 11.589    ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 11.946    ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 11.589    ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 13.074    ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.074    ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 12.697    ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 12.076    ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 12.069    ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 12.069    ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 11.589    ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 11.946    ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk50 ; 8.746   ; 0.000         ;
; clock ; 134.496 ; 0.000         ;
; phi   ; 135.413 ; 0.000         ;
+-------+---------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; phi   ; -0.838 ; -22.766       ;
; clk50 ; 0.215  ; 0.000         ;
; clock ; 0.215  ; 0.000         ;
+-------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; phi   ; 277.822 ; 0.000         ;
+-------+---------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; phi   ; 0.775 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clk50 ; 7.873   ; 0.000                ;
; clock ; 69.000  ; 0.000                ;
; phi   ; 138.077 ; 0.000                ;
+-------+---------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.746  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.305      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|vsync_in_t1                                                                                                                                   ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 8.825  ; div50[2]                                                                                                                                                      ; DBLSCAN:scan2x|ibank                                                                                                                                         ; clock        ; clk50       ; 10.000       ; -0.122     ; 1.226      ;
; 9.396  ; div50[2]                                                                                                                                                      ; div50[2]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.636      ;
; 9.504  ; div50[2]                                                                                                                                                      ; div50[0]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.528      ;
; 9.504  ; div50[2]                                                                                                                                                      ; div50[1]                                                                                                                                                     ; clock        ; clk50       ; 10.000       ; -0.141     ; 0.528      ;
; 15.774 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.693      ;
; 15.774 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.693      ;
; 15.774 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.693      ;
; 15.857 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.610      ;
; 15.857 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.610      ;
; 15.857 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.610      ;
; 15.890 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.575      ;
; 15.890 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.575      ;
; 15.890 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.575      ;
; 15.973 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.492      ;
; 15.973 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.492      ;
; 15.973 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.492      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.121 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.316      ;
; 16.181 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                         ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.256      ;
; 16.247 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.220      ;
; 16.247 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.220      ;
; 16.247 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.532     ; 1.220      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.263 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                     ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.174      ;
; 16.267 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.170      ;
; 16.323 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ibank                                                                                                                                         ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.114      ;
; 16.350 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|hsync_in_t1                                                                                                                                   ; phi          ; clk50       ; 20.000       ; -2.595     ; 1.087      ;
; 16.363 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.102      ;
; 16.363 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.102      ;
; 16.363 ; top:c_top|modes97:c_modes97|mode_v_inv                                                                                                                        ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; phi          ; clk50       ; 20.000       ; -2.534     ; 1.102      ;
; 16.605 ; top:c_top|video81:c_video81|line_cnt[6]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; phi          ; clk50       ; 20.000       ; -2.595     ; 0.832      ;
; 16.688 ; top:c_top|video81:c_video81|line_cnt[7]                                                                                                                       ; DBLSCAN:scan2x|ohs                                                                                                                                           ; phi          ; clk50       ; 20.000       ; -2.595     ; 0.749      ;
; 17.345 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; clock        ; clk50       ; 20.000       ; -1.185     ; 1.469      ;
; 17.345 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; clock        ; clk50       ; 20.000       ; -1.185     ; 1.469      ;
; 17.345 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; clock        ; clk50       ; 20.000       ; -1.185     ; 1.469      ;
; 17.461 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; clock        ; clk50       ; 20.000       ; -1.187     ; 1.351      ;
; 17.461 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; clock        ; clk50       ; 20.000       ; -1.187     ; 1.351      ;
; 17.461 ; top:c_top|video81:c_video81|video_pixel[7]                                                                                                                    ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; clock        ; clk50       ; 20.000       ; -1.187     ; 1.351      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0 ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.438      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
; 18.021 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                         ; clk50        ; clk50       ; 20.000       ; -0.018     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.496 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.404     ; 4.132      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 134.903 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 140.000      ; -1.428     ; 3.701      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.163 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 140.000      ; -1.394     ; 3.475      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.226 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.406     ; 3.400      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg4  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg5  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg6  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg7  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg8  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg9  ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg10 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg11 ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 140.000      ; -1.411     ; 3.392      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.229 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 140.000      ; -1.390     ; 3.413      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.269 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 140.000      ; -1.414     ; 3.349      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg0   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg1   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg2   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg3   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg4   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg5   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg6   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg7   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg8   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg9   ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg10  ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.272 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg11  ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 140.000      ; -1.410     ; 3.350      ;
; 135.342 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg0  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.422     ; 3.268      ;
; 135.342 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg1  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.422     ; 3.268      ;
; 135.342 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg2  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.422     ; 3.268      ;
; 135.342 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg3  ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 140.000      ; -1.422     ; 3.268      ;
+---------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'phi'                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.054     ; 4.565      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[0] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_addr[5] ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg3   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg4   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg5   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg6   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg7   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg8   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg9   ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg10  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.520 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg11  ; top:c_top|video81:c_video81|chr_inv     ; phi          ; phi         ; 140.000      ; -0.055     ; 4.457      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[2] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0  ; top:c_top|video81:c_video81|chr_addr[3] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg2  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg3  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg4  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg5  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg6  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg7  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg8  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg9  ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg10 ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg11 ; top:c_top|video81:c_video81|chr_addr[4] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
; 135.820 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg1  ; top:c_top|video81:c_video81|chr_addr[1] ; phi          ; phi         ; 140.000      ; -0.078     ; 4.134      ;
+---------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'phi'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.838 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a8~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.412      ; 0.712      ;
; -0.832 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a8~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.412      ; 0.718      ;
; -0.773 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a8~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.412      ; 0.777      ;
; -0.713 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a3~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.426      ; 0.851      ;
; -0.709 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.426      ; 0.855      ;
; -0.697 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.432      ; 0.873      ;
; -0.695 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a2~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.411      ; 0.854      ;
; -0.695 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a9~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.424      ; 0.867      ;
; -0.694 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.440      ; 0.884      ;
; -0.691 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a1~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.428      ; 0.875      ;
; -0.690 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.411      ; 0.859      ;
; -0.689 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.424      ; 0.873      ;
; -0.689 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.436      ; 0.885      ;
; -0.683 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.428      ; 0.883      ;
; -0.642 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a3~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.426      ; 0.922      ;
; -0.632 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.432      ; 0.938      ;
; -0.628 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.440      ; 0.950      ;
; -0.626 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a1~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.428      ; 0.940      ;
; -0.587 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.432      ; 0.983      ;
; -0.585 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.442      ; 0.995      ;
; -0.582 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.436      ; 0.992      ;
; -0.577 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.442      ; 1.003      ;
; -0.563 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.440      ; 1.015      ;
; -0.516 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a15~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.436      ; 1.058      ;
; -0.514 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a9~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.424      ; 1.048      ;
; -0.513 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a2~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.411      ; 1.036      ;
; -0.512 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a14~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.442      ; 1.068      ;
; -0.458 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.404      ; 1.084      ;
; -0.454 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.404      ; 1.088      ;
; -0.341 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.418      ; 1.215      ;
; -0.333 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.424      ; 1.229      ;
; -0.329 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.428      ; 1.237      ;
; -0.323 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.418      ; 1.233      ;
; -0.315 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.408      ; 1.231      ;
; -0.313 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.420      ; 1.245      ;
; -0.313 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.424      ; 1.249      ;
; -0.309 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.425      ; 1.254      ;
; -0.308 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg2  ; clock        ; phi         ; 0.000        ; 1.420      ; 1.250      ;
; -0.307 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock        ; phi         ; 0.000        ; 1.428      ; 1.259      ;
; -0.304 ; top:c_top|video81:c_video81|row_count[2]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg2 ; clock        ; phi         ; 0.000        ; 1.425      ; 1.259      ;
; -0.272 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.425      ; 1.291      ;
; -0.188 ; top:c_top|video81:c_video81|row_count[0]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg0 ; clock        ; phi         ; 0.000        ; 1.408      ; 1.358      ;
; -0.137 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a7~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.420      ; 1.421      ;
; -0.108 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg1 ; clock        ; phi         ; 0.000        ; 1.408      ; 1.438      ;
; -0.089 ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a4~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.404      ; 1.453      ;
; 0.029  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a6~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.418      ; 1.585      ;
; 0.037  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.424      ; 1.599      ;
; 0.042  ; top:c_top|video81:c_video81|row_count[1]            ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a5~porta_address_reg1  ; clock        ; phi         ; 0.000        ; 1.428      ; 1.608      ;
; 0.215  ; cnt[0]                                              ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; cnt[1]                                              ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|NMI_s                             ; T80s:c_Z80|T80:u0|NMI_s                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[2]                         ; T80s:c_Z80|T80:u0|TState[2]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|BTR_r                             ; T80s:c_Z80|T80:u0|BTR_r                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|XY_Ind                            ; T80s:c_Z80|T80:u0|XY_Ind                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|Alternate                         ; T80s:c_Z80|T80:u0|Alternate                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|PC[0]                             ; T80s:c_Z80|T80:u0|PC[0]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|R[7]                              ; T80s:c_Z80|T80:u0|R[7]                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|M1_n                              ; T80s:c_Z80|T80:u0|M1_n                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[0]                         ; T80s:c_Z80|T80:u0|TState[0]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[0]                ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[1]                ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|TState[1]                         ; T80s:c_Z80|T80:u0|TState[1]                                                                                   ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ISet[0]                           ; T80s:c_Z80|T80:u0|ISet[0]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; T80s:c_Z80|T80:u0|ISet[1]                           ; T80s:c_Z80|T80:u0|ISet[1]                                                                                     ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|modes97:c_modes97|mode_v_inv              ; top:c_top|modes97:c_modes97|mode_v_inv                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; top:c_top|video81:c_video81|faking                  ; top:c_top|video81:c_video81|faking                                                                            ; phi          ; phi         ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[7]                                                                       ; phi          ; phi         ; 0.000        ; 0.747      ; 1.135      ;
; 0.238  ; top:c_top|video81:c_video81|line_cnt[7]             ; top:c_top|video81:c_video81|line_cnt[7]                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[4]                                                                       ; phi          ; phi         ; 0.000        ; 0.747      ; 1.139      ;
; 0.240  ; T80s:c_Z80|IORQ_n                                   ; top:c_top|video81:c_video81|line_cnt[5]                                                                       ; phi          ; phi         ; 0.000        ; 0.747      ; 1.139      ;
; 0.240  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.392      ;
; 0.242  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; cnt[0]                                              ; cnt[1]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; T80s:c_Z80|T80:u0|Ap[2]                             ; T80s:c_Z80|T80:u0|ACC[2]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; cnt[1]                                              ; cnt[0]                                                                                                        ; phi          ; phi         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State                                                           ; phi          ; phi         ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; cnt[1]                                              ; Tick1us                                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; T80s:c_Z80|T80:u0|ACC[2]                            ; T80s:c_Z80|T80:u0|Ap[2]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|timer[1]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; T80s:c_Z80|T80:u0|ACC[3]                            ; T80s:c_Z80|T80:u0|Ap[3]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; T80s:c_Z80|T80:u0|Alternate                         ; T80s:c_Z80|T80:u0|RegAddrA_r[2]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; top:c_top|res_clk:c_res_clk|timer[2]                ; top:c_top|res_clk:c_res_clk|timer[0]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; top:c_top|modes97:c_modes97|mode_reset              ; top:c_top|res_clk:c_res_clk|timer[2]                                                                          ; phi          ; phi         ; 0.000        ; 0.000      ; 0.402      ;
; 0.252  ; T80s:c_Z80|T80:u0|Alternate                         ; T80s:c_Z80|T80:u0|RegAddrC[2]                                                                                 ; phi          ; phi         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; T80s:c_Z80|T80:u0|ACC[4]                            ; T80s:c_Z80|T80:u0|Ap[4]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; T80s:c_Z80|T80:u0|Alternate                         ; T80s:c_Z80|T80:u0|RegAddrB_r[2]                                                                               ; phi          ; phi         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; T80s:c_Z80|T80:u0|ACC[1]                            ; T80s:c_Z80|T80:u0|Ap[1]                                                                                       ; phi          ; phi         ; 0.000        ; 0.000      ; 0.405      ;
; 0.294  ; T80s:c_Z80|T80:u0|Ap[1]                             ; T80s:c_Z80|T80:u0|ACC[1]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.446      ;
; 0.295  ; T80s:c_Z80|T80:u0|Ap[4]                             ; T80s:c_Z80|T80:u0|ACC[4]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.447      ;
; 0.296  ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release    ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set                                                              ; phi          ; phi         ; 0.000        ; 0.000      ; 0.448      ;
; 0.296  ; T80s:c_Z80|T80:u0|Ap[3]                             ; T80s:c_Z80|T80:u0|ACC[3]                                                                                      ; phi          ; phi         ; 0.000        ; 0.000      ; 0.448      ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk50'                                                                                                                                                                                                                                                 ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; div50[0]                   ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; div50[1]                   ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|ibank       ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|obank       ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[0]   ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[1]   ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DBLSCAN:scan2x|vs_cnt[2]   ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; DBLSCAN:scan2x|hpos_i[8]   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_R[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; DBLSCAN:scan2x|obank       ; DBLSCAN:scan2x|obank_t1                                                                                                                                       ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.396      ;
; 0.251 ; div50[1]                   ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; div50[1]                   ; div50[0]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.404      ;
; 0.256 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.411      ;
; 0.263 ; DBLSCAN:scan2x|vs_cnt[2]   ; DBLSCAN:scan2x|O_VSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.415      ;
; 0.289 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.490      ;
; 0.290 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.491      ;
; 0.291 ; DBLSCAN:scan2x|hpos_i[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.492      ;
; 0.293 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.490      ;
; 0.293 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.494      ;
; 0.293 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.494      ;
; 0.294 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.495      ;
; 0.294 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.495      ;
; 0.295 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.492      ;
; 0.298 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.495      ;
; 0.298 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.495      ;
; 0.298 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.495      ;
; 0.301 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.498      ;
; 0.303 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.500      ;
; 0.314 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.466      ;
; 0.327 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.479      ;
; 0.330 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|ovs_t1                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.483      ;
; 0.358 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|hpos_o[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_B[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; div50[0]                   ; div50[1]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|hpos_i[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; DBLSCAN:scan2x|obank_t1    ; DBLSCAN:scan2x|O_G[0]                                                                                                                                         ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|hpos_i[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; div50[0]                   ; div50[2]                                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; DBLSCAN:scan2x|vsync_in_t1 ; DBLSCAN:scan2x|ibank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; div50[2]                   ; div50[0]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.528      ;
; 0.376 ; div50[2]                   ; div50[1]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.528      ;
; 0.381 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|hpos_o[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[0]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.537      ;
; 0.389 ; DBLSCAN:scan2x|ovs_t1      ; DBLSCAN:scan2x|vs_cnt[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.541      ;
; 0.399 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ; clk50        ; clk50       ; 0.000        ; 0.065      ; 0.602      ;
; 0.406 ; DBLSCAN:scan2x|hpos_i[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.065      ; 0.609      ;
; 0.409 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.610      ;
; 0.410 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ; clk50        ; clk50       ; 0.000        ; 0.065      ; 0.613      ;
; 0.411 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.065      ; 0.614      ;
; 0.411 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.065      ; 0.614      ;
; 0.416 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.617      ;
; 0.419 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.614      ;
; 0.423 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.618      ;
; 0.424 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.619      ;
; 0.425 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.620      ;
; 0.431 ; DBLSCAN:scan2x|hpos_o[0]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.628      ;
; 0.438 ; DBLSCAN:scan2x|hpos_o[8]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ; clk50        ; clk50       ; 0.000        ; 0.057      ; 0.633      ;
; 0.439 ; DBLSCAN:scan2x|ohs_t1      ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.591      ;
; 0.468 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|O_HSYNC                                                                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.620      ;
; 0.481 ; DBLSCAN:scan2x|ibank       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.682      ;
; 0.484 ; div50[2]                   ; div50[2]                                                                                                                                                      ; clock        ; clk50       ; 0.000        ; -0.141     ; 0.636      ;
; 0.496 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; DBLSCAN:scan2x|ovs         ; DBLSCAN:scan2x|obank                                                                                                                                          ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|hpos_i[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.651      ;
; 0.502 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ; clk50        ; clk50       ; 0.000        ; 0.065      ; 0.708      ;
; 0.505 ; DBLSCAN:scan2x|hpos_o[2]   ; DBLSCAN:scan2x|hpos_o[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; DBLSCAN:scan2x|hpos_i[0]   ; DBLSCAN:scan2x|hpos_i[1]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; DBLSCAN:scan2x|hpos_o[7]   ; DBLSCAN:scan2x|hpos_o[8]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; DBLSCAN:scan2x|hpos_i[2]   ; DBLSCAN:scan2x|hpos_i[3]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; DBLSCAN:scan2x|hpos_i[4]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; DBLSCAN:scan2x|hpos_o[6]   ; DBLSCAN:scan2x|hpos_o[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; DBLSCAN:scan2x|hpos_i[6]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.664      ;
; 0.521 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|hpos_o[2]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; DBLSCAN:scan2x|hpos_o[3]   ; DBLSCAN:scan2x|hpos_o[4]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; DBLSCAN:scan2x|hpos_i[1]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.065      ; 0.726      ;
; 0.524 ; DBLSCAN:scan2x|hpos_i[7]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ; clk50        ; clk50       ; 0.000        ; 0.065      ; 0.727      ;
; 0.525 ; DBLSCAN:scan2x|hpos_o[5]   ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.677      ;
; 0.531 ; DBLSCAN:scan2x|hpos_i[3]   ; DBLSCAN:scan2x|hpos_i[5]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; DBLSCAN:scan2x|hpos_i[5]   ; DBLSCAN:scan2x|hpos_i[7]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.683      ;
; 0.536 ; DBLSCAN:scan2x|hpos_o[1]   ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ; clk50        ; clk50       ; 0.000        ; 0.059      ; 0.733      ;
; 0.537 ; DBLSCAN:scan2x|hpos_o[4]   ; DBLSCAN:scan2x|hpos_o[6]                                                                                                                                      ; clk50        ; clk50       ; 0.000        ; 0.000      ; 0.689      ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|row_count[2]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_read     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.141     ; 0.367      ;
; 0.215 ; top:c_top|res_clk:c_res_clk|i_phi                                                             ; top:c_top|res_clk:c_res_clk|i_phi          ; phi          ; clock       ; 0.000        ; -0.141     ; 0.367      ;
; 0.240 ; top:c_top|video81:c_video81|video_pixel[5]                                                    ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; top:c_top|video81:c_video81|row_count[1]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.349 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.501      ;
; 0.357 ; top:c_top|video81:c_video81|video_pixel[2]                                                    ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; top:c_top|video81:c_video81|video_pixel[3]                                                    ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; top:c_top|video81:c_video81|video_pixel[4]                                                    ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; top:c_top|video81:c_video81|video_pixel[0]                                                    ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.370 ; top:c_top|video81:c_video81|video_pixel[6]                                                    ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; top:c_top|video81:c_video81|video_pixel[1]                                                    ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.525      ;
; 0.377 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; top:c_top|video81:c_video81|row_count[0]                                                      ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.529      ;
; 0.464 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[3] ; clock        ; clock       ; 0.000        ; 0.014      ; 0.630      ;
; 0.465 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[0] ; clock        ; clock       ; 0.000        ; 0.014      ; 0.631      ;
; 0.465 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[5] ; clock        ; clock       ; 0.000        ; 0.014      ; 0.631      ;
; 0.466 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[7] ; clock        ; clock       ; 0.000        ; 0.014      ; 0.632      ;
; 0.499 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; top:c_top|video81:c_video81|hsync2                                                            ; top:c_top|video81:c_video81|row_count[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.652      ;
; 0.517 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[4] ; clock        ; clock       ; 0.000        ; 0.014      ; 0.683      ;
; 0.518 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[1] ; clock        ; clock       ; 0.000        ; 0.014      ; 0.684      ;
; 0.519 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[6] ; clock        ; clock       ; 0.000        ; 0.014      ; 0.685      ;
; 0.587 ; top:c_top|video81:c_video81|video_read                                                        ; top:c_top|video81:c_video81|video_pixel[2] ; clock        ; clock       ; 0.000        ; 0.014      ; 0.753      ;
; 1.600 ; top:c_top|video81:c_video81|faking                                                            ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.349     ; 0.403      ;
; 1.756 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.349     ; 0.559      ;
; 1.759 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.349     ; 0.562      ;
; 1.760 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.349     ; 0.563      ;
; 1.763 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.349     ; 0.566      ;
; 1.763 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.349     ; 0.566      ;
; 1.834 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.349     ; 0.637      ;
; 1.841 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.349     ; 0.644      ;
; 1.952 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.350     ; 0.754      ;
; 1.954 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -1.361     ; 0.745      ;
; 1.972 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[0]   ; phi          ; clock       ; 0.000        ; -1.361     ; 0.763      ;
; 2.066 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.350     ; 0.868      ;
; 2.072 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.350     ; 0.874      ;
; 2.145 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -1.361     ; 0.936      ;
; 2.146 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -1.361     ; 0.937      ;
; 2.179 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.350     ; 0.981      ;
; 2.236 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[1]   ; phi          ; clock       ; 0.000        ; -1.361     ; 1.027      ;
; 2.237 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|row_count[2]   ; phi          ; clock       ; 0.000        ; -1.361     ; 1.028      ;
; 2.337 ; top:c_top|video81:c_video81|chr_inv                                                           ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.349     ; 1.140      ;
; 2.355 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.350     ; 1.157      ;
; 2.382 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.350     ; 1.184      ;
; 2.382 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.350     ; 1.184      ;
; 2.413 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.350     ; 1.215      ;
; 2.477 ; T80s:c_Z80|T80:u0|M1_n                                                                        ; top:c_top|video81:c_video81|video_read     ; phi          ; clock       ; 0.000        ; -1.382     ; 1.247      ;
; 2.594 ; top:c_top|video81:c_video81|line_cnt[7]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -1.361     ; 1.385      ;
; 2.649 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.467      ;
; 2.677 ; top:c_top|video81:c_video81|line_cnt[6]                                                       ; top:c_top|video81:c_video81|hsync2         ; phi          ; clock       ; 0.000        ; -1.361     ; 1.468      ;
; 2.720 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -0.600     ; 2.272      ;
; 2.780 ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|address_reg_a[0] ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.350     ; 1.582      ;
; 2.864 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.682      ;
; 2.870 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.688      ;
; 2.871 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.689      ;
; 2.872 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.689      ;
; 2.885 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.703      ;
; 2.886 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.704      ;
; 2.926 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.744      ;
; 2.935 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -0.600     ; 2.487      ;
; 2.941 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -0.600     ; 2.493      ;
; 2.942 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -0.600     ; 2.494      ;
; 2.956 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -0.600     ; 2.508      ;
; 2.957 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -0.600     ; 2.509      ;
; 2.997 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -0.600     ; 2.549      ;
; 3.087 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.904      ;
; 3.091 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.336     ; 1.907      ;
; 3.092 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.909      ;
; 3.093 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.910      ;
; 3.094 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.911      ;
; 3.104 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.922      ;
; 3.108 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.925      ;
; 3.109 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.926      ;
; 3.144 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.962      ;
; 3.149 ; top:c_top|modes97:c_modes97|mode_ram[1]                                                       ; top:c_top|video81:c_video81|video_pixel[4] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.966      ;
; 3.154 ; T80s:c_Z80|T80:u0|A[15]                                                                       ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -1.334     ; 1.972      ;
; 3.162 ; top:c_top|modes97:c_modes97|mode_rom0                                                         ; top:c_top|video81:c_video81|video_pixel[6] ; phi          ; clock       ; 0.000        ; -1.335     ; 1.979      ;
; 3.225 ; T80s:c_Z80|RD_n                                                                               ; top:c_top|video81:c_video81|video_pixel[3] ; phi          ; clock       ; 0.000        ; -0.600     ; 2.777      ;
; 3.306 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.336     ; 2.122      ;
; 3.307 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.335     ; 2.124      ;
; 3.312 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.336     ; 2.128      ;
; 3.313 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.336     ; 2.129      ;
; 3.313 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.335     ; 2.130      ;
; 3.314 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.335     ; 2.131      ;
; 3.319 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.334     ; 2.137      ;
; 3.325 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.334     ; 2.143      ;
; 3.326 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.334     ; 2.144      ;
; 3.327 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.336     ; 2.143      ;
; 3.328 ; T80s:c_Z80|MREQ_n                                                                             ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.336     ; 2.144      ;
; 3.328 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.335     ; 2.145      ;
; 3.329 ; top:c_top|modes97:c_modes97|mode_ram[0]                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.335     ; 2.146      ;
; 3.340 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[0] ; phi          ; clock       ; 0.000        ; -1.334     ; 2.158      ;
; 3.341 ; T80s:c_Z80|T80:u0|A[13]                                                                       ; top:c_top|video81:c_video81|video_pixel[5] ; phi          ; clock       ; 0.000        ; -1.334     ; 2.159      ;
; 3.359 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[1] ; phi          ; clock       ; 0.000        ; -1.334     ; 2.177      ;
; 3.365 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[2] ; phi          ; clock       ; 0.000        ; -1.334     ; 2.183      ;
; 3.366 ; T80s:c_Z80|T80:u0|A[14]                                                                       ; top:c_top|video81:c_video81|video_pixel[7] ; phi          ; clock       ; 0.000        ; -1.334     ; 2.184      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'phi'                                                                                                                                                     ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 277.822 ; s_n_reset                            ; T80s:c_Z80|IORQ_n                                       ; phi          ; phi         ; 280.000      ; -0.726     ; 1.484      ;
; 277.822 ; s_n_reset                            ; T80s:c_Z80|RD_n                                         ; phi          ; phi         ; 280.000      ; -0.726     ; 1.484      ;
; 277.822 ; s_n_reset                            ; T80s:c_Z80|WR_n                                         ; phi          ; phi         ; 280.000      ; -0.726     ; 1.484      ;
; 278.362 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.663      ;
; 278.362 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; phi          ; phi         ; 280.000      ; -0.007     ; 1.663      ;
; 278.362 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.663      ;
; 278.362 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.663      ;
; 278.362 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.663      ;
; 278.362 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.663      ;
; 278.362 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.663      ;
; 278.364 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.661      ;
; 278.364 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.661      ;
; 278.364 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.661      ;
; 278.364 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.661      ;
; 278.364 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.661      ;
; 278.364 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.661      ;
; 278.364 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.661      ;
; 278.368 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.657      ;
; 278.368 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; phi          ; phi         ; 280.000      ; -0.007     ; 1.657      ;
; 278.368 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.657      ;
; 278.368 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.657      ;
; 278.368 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.657      ;
; 278.368 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.657      ;
; 278.368 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.657      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.369 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.656      ;
; 278.370 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.655      ;
; 278.370 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.655      ;
; 278.370 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.655      ;
; 278.370 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.655      ;
; 278.370 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.655      ;
; 278.370 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.655      ;
; 278.370 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.655      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Clear      ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[5] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[3] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[4] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[1] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[2] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[7] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.375 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[0] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.650      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.414 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.630      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][3]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][3]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][4]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][4]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][1]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][1]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][2]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][2]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[6][0]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.420 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[2][0]      ; phi          ; phi         ; 280.000      ; 0.012      ; 1.624      ;
; 278.436 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; phi          ; phi         ; 280.000      ; -0.008     ; 1.588      ;
; 278.436 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; phi          ; phi         ; 280.000      ; -0.008     ; 1.588      ;
; 278.436 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; phi          ; phi         ; 280.000      ; -0.008     ; 1.588      ;
; 278.436 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; phi          ; phi         ; 280.000      ; -0.008     ; 1.588      ;
; 278.436 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]     ; phi          ; phi         ; 280.000      ; -0.008     ; 1.588      ;
; 278.442 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Received       ; phi          ; phi         ; 280.000      ; -0.008     ; 1.582      ;
; 278.442 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[0]     ; phi          ; phi         ; 280.000      ; -0.008     ; 1.582      ;
; 278.442 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[1]     ; phi          ; phi         ; 280.000      ; -0.008     ; 1.582      ;
; 278.442 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[3]     ; phi          ; phi         ; 280.000      ; -0.008     ; 1.582      ;
; 278.442 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Bit_Cnt[2]     ; phi          ; phi         ; 280.000      ; -0.008     ; 1.582      ;
; 278.465 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[7]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.560      ;
; 278.465 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[1]      ; phi          ; phi         ; 280.000      ; -0.007     ; 1.560      ;
; 278.465 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_State     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.560      ;
; 278.465 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Sample        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.560      ;
; 278.465 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[0]     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.560      ;
; 278.465 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_r[1]     ; phi          ; phi         ; 280.000      ; -0.007     ; 1.560      ;
; 278.465 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Data_s        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.560      ;
; 278.467 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[6]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.558      ;
; 278.467 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[5]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.558      ;
; 278.467 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[4]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.558      ;
; 278.467 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[3]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.558      ;
; 278.467 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[0]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.558      ;
; 278.467 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[2]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.558      ;
; 278.467 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_ShiftReg[1]    ; phi          ; phi         ; 280.000      ; -0.007     ; 1.558      ;
; 278.472 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|RX_Release        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.553      ;
; 278.472 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Set        ; phi          ; phi         ; 280.000      ; -0.007     ; 1.553      ;
; 278.472 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix_Wr_Addr[6] ; phi          ; phi         ; 280.000      ; -0.007     ; 1.553      ;
+---------+--------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'phi'                                                                                                                                               ;
+-------+--------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.775 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_reset             ; phi          ; phi         ; 0.000        ; 0.000      ; 0.927      ;
; 0.845 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_rom0              ; phi          ; phi         ; 0.000        ; -0.012     ; 0.985      ;
; 0.872 ; top:c_top|res_clk:c_res_clk|timer[1] ; top:c_top|modes97:c_modes97|mode_reset             ; phi          ; phi         ; 0.000        ; 0.000      ; 1.024      ;
; 0.878 ; top:c_top|res_clk:c_res_clk|timer[0] ; top:c_top|modes97:c_modes97|mode_reset             ; phi          ; phi         ; 0.000        ; 0.000      ; 1.030      ;
; 0.968 ; top:c_top|res_clk:c_res_clk|timer[2] ; top:c_top|modes97:c_modes97|mode_chr13             ; phi          ; phi         ; 0.000        ; 0.012      ; 1.132      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.001 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.161      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0] ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.022 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.185      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.098 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.258      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[0]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[1]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[2]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[3]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[8]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[9]       ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[10]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[11]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[12]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[13]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[14]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.104 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[15]      ; phi          ; phi         ; 0.000        ; 0.008      ; 1.264      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[25]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[26]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.113 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[27]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.274      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0] ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.119 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.282      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|PS2_Clk_r[0] ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[4]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[5]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[6]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[7]       ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[28]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[29]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[30]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.125 ; top:c_top|res_clk:c_res_clk|timer[0] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[31]      ; phi          ; phi         ; 0.000        ; 0.011      ; 1.288      ;
; 1.156 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[7][4] ; phi          ; phi         ; 0.000        ; 0.012      ; 1.320      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][3] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][3] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][4] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][4] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][1] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][1] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][2] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][2] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[5][0] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.162 ; top:c_top|res_clk:c_res_clk|timer[2] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Matrix[3][0] ; phi          ; phi         ; 0.000        ; 0.007      ; 1.321      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[16]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[17]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[18]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[19]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[20]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[21]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[22]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[23]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
; 1.210 ; top:c_top|res_clk:c_res_clk|timer[1] ; PS2_MatrixEncoder:c_PS2_MatrixEncoder|Cnt[24]      ; phi          ; phi         ; 0.000        ; 0.009      ; 1.371      ;
+-------+--------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_a|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[0]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[3]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|q_a[6]                          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk50 ; Rise       ; DBLSCAN:scan2x|ramb4_s8_s8:u_ram_b|altsyncram:altsyncram_component|altsyncram_d6n1:auto_generated|altsyncram_1us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|res_clk:c_res_clk|i_phi          ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|hsync2         ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[0]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[1]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|row_count[2]   ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[0] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[1] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[2] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[3] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[4] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[5] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[6] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_pixel[7] ;
; 69.000 ; 70.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 69.000 ; 70.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; top:c_top|video81:c_video81|video_read     ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_res_clk|i_phi|clk                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|hsync2|clk                 ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[0]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[1]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|row_count[2]|clk           ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[0]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[1]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[2]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[3]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[4]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[5]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[6]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_pixel[7]|clk         ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; c_top|c_video81|video_read|clk             ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]|regout                            ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|inclk[0]                  ;
; 70.000 ; 70.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
; 70.000 ; 70.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; div50[2]~clkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'phi'                                                                                                                                                            ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg11  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a11~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg11 ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg0  ;
; 138.077 ; 140.000      ; 1.923          ; High Pulse Width ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg1  ;
; 138.077 ; 140.000      ; 1.923          ; Low Pulse Width  ; phi   ; Rise       ; rom81:c_ROM81|altsyncram:altsyncram_component|altsyncram_vtc1:auto_generated|ram_block1a13~porta_address_reg1  ;
+---------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 1.521  ; 1.521  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 1.521  ; 1.521  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 1.438  ; 1.438  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 1.451  ; 1.451  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 1.508  ; 1.508  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 1.235  ; 1.235  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 1.280  ; 1.280  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 1.487  ; 1.487  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 1.327  ; 1.327  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.717  ; 0.717  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 0.626  ; 0.626  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 0.588  ; 0.588  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 0.562  ; 0.562  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 0.523  ; 0.523  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 0.532  ; 0.532  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.477  ; 0.477  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 0.418  ; 0.418  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 0.717  ; 0.717  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.128 ; -0.128 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; -0.152 ; -0.152 ; Rise       ; phi             ;
; tape_in   ; clk50      ; 0.191  ; 0.191  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.019  ; 0.019  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 0.717  ; 0.717  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 0.617  ; 0.617  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; -0.123 ; -0.123 ; Fall       ; phi             ;
;  d[1]     ; clk50      ; -0.157 ; -0.157 ; Fall       ; phi             ;
;  d[2]     ; clk50      ; -0.149 ; -0.149 ; Fall       ; phi             ;
;  d[3]     ; clk50      ; -0.313 ; -0.313 ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.353 ; -0.353 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.369 ; -0.369 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 0.617  ; 0.617  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; -0.302 ; -0.302 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -1.115 ; -1.115 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -1.401 ; -1.401 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -1.318 ; -1.318 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -1.331 ; -1.331 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -1.388 ; -1.388 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -1.115 ; -1.115 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -1.160 ; -1.160 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -1.367 ; -1.367 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -1.207 ; -1.207 ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.003  ; 0.003  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; -0.341 ; -0.341 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; -0.305 ; -0.305 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -0.229 ; -0.229 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; -0.241 ; -0.241 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; -0.119 ; -0.119 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.003  ; 0.003  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -0.137 ; -0.137 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; -0.301 ; -0.301 ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.248  ; 0.248  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.272  ; 0.272  ; Rise       ; phi             ;
; tape_in   ; clk50      ; 0.225  ; 0.225  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.262  ; 0.262  ; Rise       ; phi             ;
; v_inv     ; clk50      ; -0.043 ; -0.043 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 0.489  ; 0.489  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.243  ; 0.243  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.277  ; 0.277  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.269  ; 0.269  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.433  ; 0.433  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.473  ; 0.473  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.489  ; 0.489  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -0.066 ; -0.066 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.422  ; 0.422  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 3.918 ; 3.918 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 3.910 ; 3.910 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 4.044 ; 4.044 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 4.012 ; 4.012 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 4.139 ; 4.139 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.346 ; 5.346 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.307 ; 5.307 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.346 ; 5.346 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.191 ; 5.191 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 7.819 ; 7.819 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 7.785 ; 7.785 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 7.759 ; 7.759 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 7.670 ; 7.670 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 7.819 ; 7.819 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 7.814 ; 7.814 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 7.536 ; 7.536 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 7.765 ; 7.765 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 7.683 ; 7.683 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 7.652 ; 7.652 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 6.298 ; 6.298 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.556 ; 6.556 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.270 ; 6.270 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.324 ; 6.324 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 7.147 ; 7.147 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 6.912 ; 6.912 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.481 ; 6.481 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.467 ; 6.467 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.303 ; 6.303 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.473 ; 6.473 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.336 ; 6.336 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.355 ; 6.355 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.308 ; 6.308 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.450 ; 6.450 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.481 ; 6.481 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.314 ; 5.314 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 7.977 ; 7.977 ; Rise       ; phi             ;
; tape_out  ; clk50      ; 7.619 ; 7.619 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.666 ; 5.666 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 7.049 ; 7.049 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.019 ; 7.019 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 6.913 ; 6.913 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 6.904 ; 6.904 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 6.852 ; 6.852 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 7.049 ; 7.049 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 6.697 ; 6.697 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 7.005 ; 7.005 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 6.913 ; 6.913 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 6.684 ; 6.684 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 3.918 ; 3.918 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 3.910 ; 3.910 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 4.044 ; 4.044 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 4.012 ; 4.012 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 4.139 ; 4.139 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.191 ; 5.191 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.307 ; 5.307 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.346 ; 5.346 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.191 ; 5.191 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 6.270 ; 6.270 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 7.002 ; 7.002 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 7.008 ; 7.008 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 6.798 ; 6.798 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 6.701 ; 6.701 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 6.860 ; 6.860 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 6.660 ; 6.660 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 6.835 ; 6.835 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 6.667 ; 6.667 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 6.822 ; 6.822 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 6.298 ; 6.298 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.556 ; 6.556 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.270 ; 6.270 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.324 ; 6.324 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 6.455 ; 6.455 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 6.746 ; 6.746 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.303 ; 6.303 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.467 ; 6.467 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.303 ; 6.303 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.473 ; 6.473 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.336 ; 6.336 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.355 ; 6.355 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.308 ; 6.308 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.450 ; 6.450 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.481 ; 6.481 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.314 ; 5.314 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 6.645 ; 6.645 ; Rise       ; phi             ;
; tape_out  ; clk50      ; 7.558 ; 7.558 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.666 ; 5.666 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 6.681 ; 6.681 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.019 ; 7.019 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 6.913 ; 6.913 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 6.904 ; 6.904 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 6.846 ; 6.846 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 6.979 ; 6.979 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 6.695 ; 6.695 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 6.929 ; 6.929 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 6.912 ; 6.912 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 6.681 ; 6.681 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; d[*]      ; clk50      ; 5.444 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 5.978 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 5.978 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 5.856 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.631 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.626 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.626 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 5.444 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 5.551 ;      ; Rise       ; phi             ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; d[*]      ; clk50      ; 5.444 ;      ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 5.978 ;      ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 5.978 ;      ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 5.856 ;      ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.631 ;      ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.626 ;      ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.626 ;      ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 5.444 ;      ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 5.551 ;      ; Rise       ; phi             ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 5.444     ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 5.978     ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 5.978     ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 5.856     ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.631     ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.626     ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.626     ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 5.444     ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 5.551     ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; d[*]      ; clk50      ; 5.444     ;           ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 5.978     ;           ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 5.978     ;           ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 5.856     ;           ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 5.631     ;           ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 5.626     ;           ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 5.626     ;           ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 5.444     ;           ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 5.551     ;           ; Rise       ; phi             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+---------+---------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack ; 6.361   ; -1.124  ; 275.331  ; 0.775   ; 6.933               ;
;  clk50           ; 6.361   ; 0.215   ; N/A      ; N/A     ; 6.933               ;
;  clock           ; 125.937 ; 0.215   ; N/A      ; N/A     ; 68.758              ;
;  phi             ; 127.974 ; -1.124  ; 275.331  ; 0.775   ; 137.223             ;
; Design-wide TNS  ; 0.0     ; -22.766 ; 0.0      ; 0.0     ; 0.0                 ;
;  clk50           ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  clock           ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  phi             ; 0.000   ; -22.766 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; 4.318  ; 4.318  ; Rise       ; clock           ;
;  d[0]     ; clk50      ; 4.158  ; 4.158  ; Rise       ; clock           ;
;  d[1]     ; clk50      ; 3.942  ; 3.942  ; Rise       ; clock           ;
;  d[2]     ; clk50      ; 4.000  ; 4.000  ; Rise       ; clock           ;
;  d[3]     ; clk50      ; 4.318  ; 4.318  ; Rise       ; clock           ;
;  d[4]     ; clk50      ; 3.339  ; 3.339  ; Rise       ; clock           ;
;  d[5]     ; clk50      ; 3.551  ; 3.551  ; Rise       ; clock           ;
;  d[6]     ; clk50      ; 4.122  ; 4.122  ; Rise       ; clock           ;
;  d[7]     ; clk50      ; 3.588  ; 3.588  ; Rise       ; clock           ;
; d[*]      ; clk50      ; 3.282  ; 3.282  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 2.865  ; 2.865  ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 2.737  ; 2.737  ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 2.608  ; 2.608  ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 2.655  ; 2.655  ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 2.750  ; 2.750  ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 2.505  ; 2.505  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 2.181  ; 2.181  ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 3.282  ; 3.282  ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; -0.063 ; -0.063 ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.057  ; 0.057  ; Rise       ; phi             ;
; tape_in   ; clk50      ; 1.318  ; 1.318  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.632  ; 0.632  ; Rise       ; phi             ;
; v_inv     ; clk50      ; 2.814  ; 2.814  ; Rise       ; phi             ;
; d[*]      ; clk50      ; 2.420  ; 2.420  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.252  ; 0.252  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.168  ; 0.168  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.219  ; 0.219  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; -0.274 ; -0.274 ; Fall       ; phi             ;
;  d[4]     ; clk50      ; -0.353 ; -0.353 ; Fall       ; phi             ;
;  d[5]     ; clk50      ; -0.369 ; -0.369 ; Fall       ; phi             ;
;  d[6]     ; clk50      ; 2.420  ; 2.420  ; Fall       ; phi             ;
;  d[7]     ; clk50      ; -0.302 ; -0.302 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; clk50      ; -1.115 ; -1.115 ; Rise       ; clock           ;
;  d[0]     ; clk50      ; -1.401 ; -1.401 ; Rise       ; clock           ;
;  d[1]     ; clk50      ; -1.318 ; -1.318 ; Rise       ; clock           ;
;  d[2]     ; clk50      ; -1.331 ; -1.331 ; Rise       ; clock           ;
;  d[3]     ; clk50      ; -1.388 ; -1.388 ; Rise       ; clock           ;
;  d[4]     ; clk50      ; -1.115 ; -1.115 ; Rise       ; clock           ;
;  d[5]     ; clk50      ; -1.160 ; -1.160 ; Rise       ; clock           ;
;  d[6]     ; clk50      ; -1.367 ; -1.367 ; Rise       ; clock           ;
;  d[7]     ; clk50      ; -1.207 ; -1.207 ; Rise       ; clock           ;
; d[*]      ; clk50      ; 0.003  ; 0.003  ; Rise       ; phi             ;
;  d[0]     ; clk50      ; -0.341 ; -0.341 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; -0.305 ; -0.305 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; -0.229 ; -0.229 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; -0.241 ; -0.241 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; -0.119 ; -0.119 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 0.003  ; 0.003  ; Rise       ; phi             ;
;  d[6]     ; clk50      ; -0.137 ; -0.137 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; -0.301 ; -0.301 ; Rise       ; phi             ;
; kbd_clk   ; clk50      ; 0.329  ; 0.329  ; Rise       ; phi             ;
; kbd_data  ; clk50      ; 0.272  ; 0.272  ; Rise       ; phi             ;
; tape_in   ; clk50      ; 0.225  ; 0.225  ; Rise       ; phi             ;
; usa_uk    ; clk50      ; 0.262  ; 0.262  ; Rise       ; phi             ;
; v_inv     ; clk50      ; -0.043 ; -0.043 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 0.680  ; 0.680  ; Fall       ; phi             ;
;  d[0]     ; clk50      ; 0.243  ; 0.243  ; Fall       ; phi             ;
;  d[1]     ; clk50      ; 0.277  ; 0.277  ; Fall       ; phi             ;
;  d[2]     ; clk50      ; 0.269  ; 0.269  ; Fall       ; phi             ;
;  d[3]     ; clk50      ; 0.540  ; 0.540  ; Fall       ; phi             ;
;  d[4]     ; clk50      ; 0.621  ; 0.621  ; Fall       ; phi             ;
;  d[5]     ; clk50      ; 0.680  ; 0.680  ; Fall       ; phi             ;
;  d[6]     ; clk50      ; -0.066 ; -0.066 ; Fall       ; phi             ;
;  d[7]     ; clk50      ; 0.571  ; 0.571  ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; vgaB      ; clk50      ; 8.563  ; 8.563  ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 8.555  ; 8.555  ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 8.967  ; 8.967  ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 8.909  ; 8.909  ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 9.185  ; 9.185  ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 11.971 ; 11.971 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 11.763 ; 11.763 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 11.971 ; 11.971 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 11.646 ; 11.646 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 18.379 ; 18.379 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 18.219 ; 18.219 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 18.189 ; 18.189 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 18.104 ; 18.104 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 18.379 ; 18.379 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 18.283 ; 18.283 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 17.466 ; 17.466 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 18.203 ; 18.203 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 17.881 ; 17.881 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 18.177 ; 18.177 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 13.765 ; 13.765 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 14.345 ; 14.345 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 13.721 ; 13.721 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 13.805 ; 13.805 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 16.623 ; 16.623 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 15.773 ; 15.773 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 14.029 ; 14.029 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 14.029 ; 14.029 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 13.530 ; 13.530 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 13.985 ; 13.985 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 13.560 ; 13.560 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 13.604 ; 13.604 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 13.537 ; 13.537 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 13.943 ; 13.943 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 13.982 ; 13.982 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 11.465 ; 11.465 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 19.097 ; 19.097 ; Rise       ; phi             ;
; tape_out  ; clk50      ; 17.540 ; 17.540 ; Rise       ; phi             ;
; we_n      ; clk50      ; 12.399 ; 12.399 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 15.905 ; 15.905 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 15.840 ; 15.840 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 15.507 ; 15.507 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 15.726 ; 15.726 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 15.316 ; 15.316 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 15.905 ; 15.905 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 14.814 ; 14.814 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 15.831 ; 15.831 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 15.471 ; 15.471 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 15.107 ; 15.107 ; Fall       ; phi             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; vgaB      ; clk50      ; 3.918 ; 3.918 ; Rise       ; clk50           ;
; vgaG      ; clk50      ; 3.910 ; 3.910 ; Rise       ; clk50           ;
; vgaHS     ; clk50      ; 4.044 ; 4.044 ; Rise       ; clk50           ;
; vgaR      ; clk50      ; 4.012 ; 4.012 ; Rise       ; clk50           ;
; vgaVS     ; clk50      ; 4.139 ; 4.139 ; Rise       ; clk50           ;
; a[*]      ; clk50      ; 5.191 ; 5.191 ; Rise       ; clock           ;
;  a[0]     ; clk50      ; 5.307 ; 5.307 ; Rise       ; clock           ;
;  a[1]     ; clk50      ; 5.346 ; 5.346 ; Rise       ; clock           ;
;  a[2]     ; clk50      ; 5.191 ; 5.191 ; Rise       ; clock           ;
; a[*]      ; clk50      ; 6.270 ; 6.270 ; Rise       ; phi             ;
;  a[0]     ; clk50      ; 7.002 ; 7.002 ; Rise       ; phi             ;
;  a[1]     ; clk50      ; 7.008 ; 7.008 ; Rise       ; phi             ;
;  a[2]     ; clk50      ; 6.798 ; 6.798 ; Rise       ; phi             ;
;  a[3]     ; clk50      ; 6.701 ; 6.701 ; Rise       ; phi             ;
;  a[4]     ; clk50      ; 6.860 ; 6.860 ; Rise       ; phi             ;
;  a[5]     ; clk50      ; 6.660 ; 6.660 ; Rise       ; phi             ;
;  a[6]     ; clk50      ; 6.835 ; 6.835 ; Rise       ; phi             ;
;  a[7]     ; clk50      ; 6.667 ; 6.667 ; Rise       ; phi             ;
;  a[8]     ; clk50      ; 6.822 ; 6.822 ; Rise       ; phi             ;
;  a[9]     ; clk50      ; 6.298 ; 6.298 ; Rise       ; phi             ;
;  a[10]    ; clk50      ; 6.556 ; 6.556 ; Rise       ; phi             ;
;  a[11]    ; clk50      ; 6.270 ; 6.270 ; Rise       ; phi             ;
;  a[12]    ; clk50      ; 6.324 ; 6.324 ; Rise       ; phi             ;
;  a[13]    ; clk50      ; 6.455 ; 6.455 ; Rise       ; phi             ;
;  a[14]    ; clk50      ; 6.746 ; 6.746 ; Rise       ; phi             ;
; d[*]      ; clk50      ; 6.303 ; 6.303 ; Rise       ; phi             ;
;  d[0]     ; clk50      ; 6.467 ; 6.467 ; Rise       ; phi             ;
;  d[1]     ; clk50      ; 6.303 ; 6.303 ; Rise       ; phi             ;
;  d[2]     ; clk50      ; 6.473 ; 6.473 ; Rise       ; phi             ;
;  d[3]     ; clk50      ; 6.336 ; 6.336 ; Rise       ; phi             ;
;  d[4]     ; clk50      ; 6.355 ; 6.355 ; Rise       ; phi             ;
;  d[5]     ; clk50      ; 6.308 ; 6.308 ; Rise       ; phi             ;
;  d[6]     ; clk50      ; 6.450 ; 6.450 ; Rise       ; phi             ;
;  d[7]     ; clk50      ; 6.481 ; 6.481 ; Rise       ; phi             ;
; oe_n      ; clk50      ; 5.314 ; 5.314 ; Rise       ; phi             ;
; ramcs_n   ; clk50      ; 6.645 ; 6.645 ; Rise       ; phi             ;
; tape_out  ; clk50      ; 7.558 ; 7.558 ; Rise       ; phi             ;
; we_n      ; clk50      ; 5.666 ; 5.666 ; Rise       ; phi             ;
; a[*]      ; clk50      ; 6.681 ; 6.681 ; Fall       ; phi             ;
;  a[0]     ; clk50      ; 7.019 ; 7.019 ; Fall       ; phi             ;
;  a[1]     ; clk50      ; 6.913 ; 6.913 ; Fall       ; phi             ;
;  a[2]     ; clk50      ; 6.904 ; 6.904 ; Fall       ; phi             ;
;  a[3]     ; clk50      ; 6.846 ; 6.846 ; Fall       ; phi             ;
;  a[4]     ; clk50      ; 6.979 ; 6.979 ; Fall       ; phi             ;
;  a[5]     ; clk50      ; 6.695 ; 6.695 ; Fall       ; phi             ;
;  a[6]     ; clk50      ; 6.929 ; 6.929 ; Fall       ; phi             ;
;  a[7]     ; clk50      ; 6.912 ; 6.912 ; Fall       ; phi             ;
;  a[8]     ; clk50      ; 6.681 ; 6.681 ; Fall       ; phi             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 458      ; 0        ; 0        ; 0        ;
; clock      ; clk50    ; 21       ; 15       ; 0        ; 0        ;
; phi        ; clk50    ; 42       ; 0        ; 0        ; 0        ;
; clock      ; clock    ; 25       ; 0        ; 0        ; 0        ;
; phi        ; clock    ; 355      ; 10       ; 0        ; 0        ;
; clock      ; phi      ; 48       ; 0        ; 0        ; 0        ;
; phi        ; phi      ; 8553777  ; 256      ; 831      ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 458      ; 0        ; 0        ; 0        ;
; clock      ; clk50    ; 21       ; 15       ; 0        ; 0        ;
; phi        ; clk50    ; 42       ; 0        ; 0        ; 0        ;
; clock      ; clock    ; 25       ; 0        ; 0        ; 0        ;
; phi        ; clock    ; 355      ; 10       ; 0        ; 0        ;
; clock      ; phi      ; 48       ; 0        ; 0        ; 0        ;
; phi        ; phi      ; 8553777  ; 256      ; 831      ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; phi        ; phi      ; 504      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; phi        ; phi      ; 504      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 122   ; 122  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 23 17:32:10 2015
Info: Command: quartus_sta zxgate -c zxgate
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'zxgate.sdc'
Warning (332060): Node: T80s:c_Z80|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.361
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.361         0.000 clk50 
    Info (332119):   125.937         0.000 clock 
    Info (332119):   127.974         0.000 phi 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.124
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.124       -14.185 phi 
    Info (332119):     0.499         0.000 clk50 
    Info (332119):     0.499         0.000 clock 
Info (332146): Worst-case recovery slack is 275.331
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   275.331         0.000 phi 
Info (332146): Worst-case removal slack is 1.921
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.921         0.000 phi 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 clk50 
    Info (332119):    68.758         0.000 clock 
    Info (332119):   137.223         0.000 phi 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: T80s:c_Z80|IORQ_n was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 8.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.746         0.000 clk50 
    Info (332119):   134.496         0.000 clock 
    Info (332119):   135.413         0.000 phi 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.838
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.838       -22.766 phi 
    Info (332119):     0.215         0.000 clk50 
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 277.822
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   277.822         0.000 phi 
Info (332146): Worst-case removal slack is 0.775
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.775         0.000 phi 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clk50 
    Info (332119):    69.000         0.000 clock 
    Info (332119):   138.077         0.000 phi 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 323 megabytes
    Info: Processing ended: Mon Nov 23 17:32:12 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


