Classic Timing Analyzer report for HW
Thu May 16 08:08:14 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 10.469 ns                        ; StoreControl:inst11|Output[18] ; OutputSC[18]                  ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 128.63 MHz ( period = 7.774 ns ) ; Controler:inst15|ALUSrcB[0]    ; Registrador:inst12|Saida[31]  ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:inst12|Saida[7]    ; StoreControl:inst11|Output[7] ; CLK        ; CLK      ; 104          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                               ;            ;          ; 104          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 130.55 MHz ( period = 7.660 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.478 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 131.34 MHz ( period = 7.614 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.433 ns                ;
; N/A                                     ; 131.34 MHz ( period = 7.614 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.433 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.430 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.430 ns                ;
; N/A                                     ; 131.51 MHz ( period = 7.604 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.420 ns                ;
; N/A                                     ; 131.51 MHz ( period = 7.604 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.420 ns                ;
; N/A                                     ; 131.80 MHz ( period = 7.587 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 131.80 MHz ( period = 7.587 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.394 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 133.30 MHz ( period = 7.502 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 133.33 MHz ( period = 7.500 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.318 ns                ;
; N/A                                     ; 133.37 MHz ( period = 7.498 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.316 ns                ;
; N/A                                     ; 133.48 MHz ( period = 7.492 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; 133.51 MHz ( period = 7.490 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 133.78 MHz ( period = 7.475 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 133.82 MHz ( period = 7.473 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.292 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.282 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.257 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.257 ns                ;
; N/A                                     ; 134.01 MHz ( period = 7.462 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.235 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.235 ns                ;
; N/A                                     ; 135.46 MHz ( period = 7.382 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 135.46 MHz ( period = 7.382 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.203 ns                ;
; N/A                                     ; 135.48 MHz ( period = 7.381 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.197 ns                ;
; N/A                                     ; 135.48 MHz ( period = 7.381 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.197 ns                ;
; N/A                                     ; 135.92 MHz ( period = 7.357 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.180 ns                ;
; N/A                                     ; 135.92 MHz ( period = 7.357 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.180 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.145 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 136.15 MHz ( period = 7.345 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 136.15 MHz ( period = 7.345 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.161 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 136.59 MHz ( period = 7.321 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 136.59 MHz ( period = 7.321 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.143 ns                ;
; N/A                                     ; 136.95 MHz ( period = 7.302 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 136.95 MHz ( period = 7.302 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 136.99 MHz ( period = 7.300 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.085 ns                ;
; N/A                                     ; 137.59 MHz ( period = 7.268 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 137.61 MHz ( period = 7.267 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 137.65 MHz ( period = 7.265 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.086 ns                ;
; N/A                                     ; 137.65 MHz ( period = 7.265 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.086 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 138.06 MHz ( period = 7.243 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.066 ns                ;
; N/A                                     ; 138.26 MHz ( period = 7.233 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.049 ns                ;
; N/A                                     ; 138.29 MHz ( period = 7.231 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.047 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.046 ns                ;
; N/A                                     ; 138.47 MHz ( period = 7.222 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 138.72 MHz ( period = 7.209 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.031 ns                ;
; N/A                                     ; 138.75 MHz ( period = 7.207 ns )                    ; Controler:inst15|ALUSrcA[1]~DUPLICATE ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.029 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; MUXMDR:inst16|Out[6]                  ; Registrador:inst17|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.014 ns                ;
; N/A                                     ; 138.93 MHz ( period = 7.198 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.014 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 7.008 ns                ;
; N/A                                     ; 139.12 MHz ( period = 7.188 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; Instr_Reg:inst3|Instr15_0[5]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.996 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; Instr_Reg:inst3|Instr15_0[5]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.996 ns                ;
; N/A                                     ; 139.37 MHz ( period = 7.175 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 139.63 MHz ( period = 7.162 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.981 ns                ;
; N/A                                     ; 139.65 MHz ( period = 7.161 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.977 ns                ;
; N/A                                     ; 139.65 MHz ( period = 7.161 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.977 ns                ;
; N/A                                     ; 139.80 MHz ( period = 7.153 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 139.80 MHz ( period = 7.153 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 139.80 MHz ( period = 7.153 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 139.84 MHz ( period = 7.151 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 139.84 MHz ( period = 7.151 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.967 ns                ;
; N/A                                     ; 139.84 MHz ( period = 7.151 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.967 ns                ;
; N/A                                     ; 139.88 MHz ( period = 7.149 ns )                    ; Instr_Reg:inst3|Instr15_0[7]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.967 ns                ;
; N/A                                     ; 139.88 MHz ( period = 7.149 ns )                    ; Instr_Reg:inst3|Instr15_0[7]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.967 ns                ;
; N/A                                     ; 140.67 MHz ( period = 7.109 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 140.67 MHz ( period = 7.109 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 141.12 MHz ( period = 7.086 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.902 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 141.36 MHz ( period = 7.074 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.892 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.890 ns                ;
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; Instr_Reg:inst3|Instr15_0[5]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 141.56 MHz ( period = 7.064 ns )                    ; Instr_Reg:inst3|Instr15_0[5]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.882 ns                ;
; N/A                                     ; 141.58 MHz ( period = 7.063 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 141.58 MHz ( period = 7.063 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 141.86 MHz ( period = 7.049 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.865 ns                ;
; N/A                                     ; 141.90 MHz ( period = 7.047 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.867 ns                ;
; N/A                                     ; 141.90 MHz ( period = 7.047 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.863 ns                ;
; N/A                                     ; 142.03 MHz ( period = 7.041 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.862 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.855 ns                ;
; N/A                                     ; 142.11 MHz ( period = 7.037 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.853 ns                ;
; N/A                                     ; 142.11 MHz ( period = 7.037 ns )                    ; Instr_Reg:inst3|Instr15_0[7]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.855 ns                ;
; N/A                                     ; 142.15 MHz ( period = 7.035 ns )                    ; Instr_Reg:inst3|Instr15_0[7]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.853 ns                ;
; N/A                                     ; 142.17 MHz ( period = 7.034 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.853 ns                ;
; N/A                                     ; 142.55 MHz ( period = 7.015 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.833 ns                ;
; N/A                                     ; 142.76 MHz ( period = 7.005 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.823 ns                ;
; N/A                                     ; 142.82 MHz ( period = 7.002 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.822 ns                ;
; N/A                                     ; 142.86 MHz ( period = 7.000 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.819 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.818 ns                ;
; N/A                                     ; 142.96 MHz ( period = 6.995 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 143.10 MHz ( period = 6.988 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 143.33 MHz ( period = 6.977 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.797 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.795 ns                ;
; N/A                                     ; 143.45 MHz ( period = 6.971 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 143.45 MHz ( period = 6.971 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 143.53 MHz ( period = 6.967 ns )                    ; Controler:inst15|ALUSrcB[1]           ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 143.60 MHz ( period = 6.964 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.767 ns                ;
; N/A                                     ; 143.91 MHz ( period = 6.949 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 143.99 MHz ( period = 6.945 ns )                    ; Instr_Reg:inst3|Instr15_0[1]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.763 ns                ;
; N/A                                     ; 143.99 MHz ( period = 6.945 ns )                    ; Instr_Reg:inst3|Instr15_0[1]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.763 ns                ;
; N/A                                     ; 144.18 MHz ( period = 6.936 ns )                    ; Registrador:inst|Saida[6]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 144.18 MHz ( period = 6.936 ns )                    ; Registrador:inst|Saida[6]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 144.20 MHz ( period = 6.935 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 144.24 MHz ( period = 6.933 ns )                    ; Controler:inst15|ALUop[1]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.751 ns                ;
; N/A                                     ; 144.40 MHz ( period = 6.925 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.741 ns                ;
; N/A                                     ; 144.76 MHz ( period = 6.908 ns )                    ; Instr_Reg:inst3|Instr15_0[2]          ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.727 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; Controler:inst15|ALUop[0]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.715 ns                ;
; N/A                                     ; 145.10 MHz ( period = 6.892 ns )                    ; MUXMDR:inst16|Out[13]                 ; Registrador:inst17|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 145.22 MHz ( period = 6.886 ns )                    ; MUXMDR:inst16|Out[5]                  ; Registrador:inst17|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 145.35 MHz ( period = 6.880 ns )                    ; MUXMDR:inst16|Out[7]                  ; Registrador:inst17|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 145.37 MHz ( period = 6.879 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.705 ns                ;
; N/A                                     ; 145.37 MHz ( period = 6.879 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.705 ns                ;
; N/A                                     ; 145.67 MHz ( period = 6.865 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 145.79 MHz ( period = 6.859 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.681 ns                ;
; N/A                                     ; 145.82 MHz ( period = 6.858 ns )                    ; MUXMDR:inst16|Out[3]                  ; Registrador:inst17|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.679 ns                ;
; N/A                                     ; 145.90 MHz ( period = 6.854 ns )                    ; MUXMDR:inst16|Out[0]                  ; Registrador:inst17|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 145.90 MHz ( period = 6.854 ns )                    ; MUXMDR:inst16|Out[2]                  ; Registrador:inst17|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.646 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; MUXMDR:inst16|Out[1]                  ; Registrador:inst17|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; MUXMDR:inst16|Out[4]                  ; Registrador:inst17|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; MUXMDR:inst16|Out[19]                 ; Registrador:inst17|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; MUXMDR:inst16|Out[8]                  ; Registrador:inst17|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.07 MHz ( period = 6.846 ns )                    ; MUXMDR:inst16|Out[10]                 ; Registrador:inst17|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; MUXMDR:inst16|Out[22]                 ; Registrador:inst17|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; MUXMDR:inst16|Out[31]                 ; Registrador:inst17|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; MUXMDR:inst16|Out[21]                 ; Registrador:inst17|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; MUXMDR:inst16|Out[14]                 ; Registrador:inst17|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; MUXMDR:inst16|Out[15]                 ; Registrador:inst17|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; MUXMDR:inst16|Out[27]                 ; Registrador:inst17|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; MUXMDR:inst16|Out[23]                 ; Registrador:inst17|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; MUXMDR:inst16|Out[20]                 ; Registrador:inst17|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; MUXMDR:inst16|Out[9]                  ; Registrador:inst17|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.24 MHz ( period = 6.838 ns )                    ; MUXMDR:inst16|Out[29]                 ; Registrador:inst17|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.28 MHz ( period = 6.836 ns )                    ; MUXMDR:inst16|Out[18]                 ; Registrador:inst17|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.35 MHz ( period = 6.833 ns )                    ; Instr_Reg:inst3|Instr15_0[1]          ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 146.39 MHz ( period = 6.831 ns )                    ; Instr_Reg:inst3|Instr15_0[1]          ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.649 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; Registrador:inst|Saida[4]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.652 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; Registrador:inst|Saida[4]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.652 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; MUXMDR:inst16|Out[30]                 ; Registrador:inst17|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.50 MHz ( period = 6.826 ns )                    ; MUXMDR:inst16|Out[17]                 ; Registrador:inst17|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.54 MHz ( period = 6.824 ns )                    ; Registrador:inst|Saida[6]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.650 ns                ;
; N/A                                     ; 146.54 MHz ( period = 6.824 ns )                    ; MUXMDR:inst16|Out[16]                 ; Registrador:inst17|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; Registrador:inst|Saida[6]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.648 ns                ;
; N/A                                     ; 146.71 MHz ( period = 6.816 ns )                    ; MUXMDR:inst16|Out[25]                 ; Registrador:inst17|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.71 MHz ( period = 6.816 ns )                    ; MUXMDR:inst16|Out[26]                 ; Registrador:inst17|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; MUXMDR:inst16|Out[24]                 ; Registrador:inst17|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.76 MHz ( period = 6.814 ns )                    ; MUXMDR:inst16|Out[28]                 ; Registrador:inst17|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.78 MHz ( period = 6.813 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 146.80 MHz ( period = 6.812 ns )                    ; MUXMDR:inst16|Out[12]                 ; Registrador:inst17|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.82 MHz ( period = 6.811 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 6.627 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; MUXMDR:inst16|Out[11]                 ; Registrador:inst17|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 146.99 MHz ( period = 6.803 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 6.620 ns                ;
; N/A                                     ; 147.06 MHz ( period = 6.800 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.578 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 147.45 MHz ( period = 6.782 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.592 ns                ;
; N/A                                     ; 147.73 MHz ( period = 6.769 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 147.78 MHz ( period = 6.767 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.593 ns                ;
; N/A                                     ; 147.82 MHz ( period = 6.765 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.591 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; Instr_Reg:inst3|Instr15_0[6]          ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; Instr_Reg:inst3|Instr15_0[6]          ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.97 MHz ( period = 6.758 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.583 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.578 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.578 ns                ;
; N/A                                     ; 148.21 MHz ( period = 6.747 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.569 ns                ;
; N/A                                     ; 148.21 MHz ( period = 6.747 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.569 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.564 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.569 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 6.561 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.556 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                           ; To                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[7]                                                                                    ; StoreControl:inst11|Output[7]  ; CLK        ; CLK      ; None                       ; None                       ; 0.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[22]                                                                                   ; StoreControl:inst11|Output[22] ; CLK        ; CLK      ; None                       ; None                       ; 0.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[16]                                                                                   ; StoreControl:inst11|Output[16] ; CLK        ; CLK      ; None                       ; None                       ; 0.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[19]                                                                                   ; StoreControl:inst11|Output[19] ; CLK        ; CLK      ; None                       ; None                       ; 0.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[27]                                                                                   ; StoreControl:inst11|Output[27] ; CLK        ; CLK      ; None                       ; None                       ; 0.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[17]                                                                                   ; StoreControl:inst11|Output[17] ; CLK        ; CLK      ; None                       ; None                       ; 0.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[21]                                                                                   ; StoreControl:inst11|Output[21] ; CLK        ; CLK      ; None                       ; None                       ; 0.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[18]                                                                                   ; StoreControl:inst11|Output[18] ; CLK        ; CLK      ; None                       ; None                       ; 0.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[20]                                                                                   ; StoreControl:inst11|Output[20] ; CLK        ; CLK      ; None                       ; None                       ; 0.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[6]            ; MUXMDR:inst16|Out[6]           ; CLK        ; CLK      ; None                       ; None                       ; 0.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[5]            ; MUXMDR:inst16|Out[5]           ; CLK        ; CLK      ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[5]                                                                                    ; StoreControl:inst11|Output[5]  ; CLK        ; CLK      ; None                       ; None                       ; 0.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[31]                                                                                   ; StoreControl:inst11|Output[31] ; CLK        ; CLK      ; None                       ; None                       ; 0.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[1]                                                                                    ; StoreControl:inst11|Output[1]  ; CLK        ; CLK      ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[2]            ; MUXMDR:inst16|Out[2]           ; CLK        ; CLK      ; None                       ; None                       ; 1.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[30]                                                                                   ; StoreControl:inst11|Output[30] ; CLK        ; CLK      ; None                       ; None                       ; 1.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[1]            ; MUXMDR:inst16|Out[1]           ; CLK        ; CLK      ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[0]            ; MUXMDR:inst16|Out[0]           ; CLK        ; CLK      ; None                       ; None                       ; 1.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[13]                                                                                   ; StoreControl:inst11|Output[13] ; CLK        ; CLK      ; None                       ; None                       ; 0.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[15]                                                                                   ; StoreControl:inst11|Output[15] ; CLK        ; CLK      ; None                       ; None                       ; 0.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[7]            ; MUXMDR:inst16|Out[7]           ; CLK        ; CLK      ; None                       ; None                       ; 1.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[9]                                                                                    ; StoreControl:inst11|Output[9]  ; CLK        ; CLK      ; None                       ; None                       ; 0.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[3]                                                                                    ; StoreControl:inst11|Output[3]  ; CLK        ; CLK      ; None                       ; None                       ; 1.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 0.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[3]            ; MUXMDR:inst16|Out[3]           ; CLK        ; CLK      ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[4]            ; MUXMDR:inst16|Out[4]           ; CLK        ; CLK      ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[26]                                                                                   ; StoreControl:inst11|Output[26] ; CLK        ; CLK      ; None                       ; None                       ; 1.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[2]                                                                                    ; StoreControl:inst11|Output[2]  ; CLK        ; CLK      ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[25]                                                                                   ; StoreControl:inst11|Output[25] ; CLK        ; CLK      ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[24]                                                                                   ; StoreControl:inst11|Output[24] ; CLK        ; CLK      ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[29]                                                                                   ; StoreControl:inst11|Output[29] ; CLK        ; CLK      ; None                       ; None                       ; 1.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[8]                                                                                    ; StoreControl:inst11|Output[8]  ; CLK        ; CLK      ; None                       ; None                       ; 0.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 1.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[28]                                                                                   ; StoreControl:inst11|Output[28] ; CLK        ; CLK      ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[4]                                                                                    ; StoreControl:inst11|Output[4]  ; CLK        ; CLK      ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[12]                                                                                   ; StoreControl:inst11|Output[12] ; CLK        ; CLK      ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[0]                                                                                    ; StoreControl:inst11|Output[0]  ; CLK        ; CLK      ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[15]          ; CLK        ; CLK      ; None                       ; None                       ; 1.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[11]          ; CLK        ; CLK      ; None                       ; None                       ; 1.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[14]                                                                                   ; StoreControl:inst11|Output[14] ; CLK        ; CLK      ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 1.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[4] ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[11]                                                                                   ; StoreControl:inst11|Output[11] ; CLK        ; CLK      ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[8]           ; CLK        ; CLK      ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[14]          ; CLK        ; CLK      ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[23]                                                                                   ; StoreControl:inst11|Output[23] ; CLK        ; CLK      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 1.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[9]           ; CLK        ; CLK      ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[7] ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[14]          ; CLK        ; CLK      ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[5] ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 1.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[8]           ; CLK        ; CLK      ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[10]          ; CLK        ; CLK      ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[9]           ; CLK        ; CLK      ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[10]          ; CLK        ; CLK      ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[15]          ; CLK        ; CLK      ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[3] ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[6]                                                                                    ; StoreControl:inst11|Output[6]  ; CLK        ; CLK      ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[12]          ; CLK        ; CLK      ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[11]          ; CLK        ; CLK      ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst12|Saida[10]                                                                                   ; StoreControl:inst11|Output[10] ; CLK        ; CLK      ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[6] ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[2] ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[0] ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 2.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[12]          ; CLK        ; CLK      ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[1] ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst15|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[13]          ; CLK        ; CLK      ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[13]          ; CLK        ; CLK      ; None                       ; None                       ; 2.727 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                           ; To               ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+
; N/A   ; None         ; 10.469 ns  ; StoreControl:inst11|Output[18]                                                                                 ; OutputSC[18]     ; CLK        ;
; N/A   ; None         ; 10.238 ns  ; StoreControl:inst11|Output[23]                                                                                 ; OutputSC[23]     ; CLK        ;
; N/A   ; None         ; 10.052 ns  ; StoreControl:inst11|Output[27]                                                                                 ; OutputSC[27]     ; CLK        ;
; N/A   ; None         ; 9.902 ns   ; StoreControl:inst11|Output[0]                                                                                  ; OutputSC[0]      ; CLK        ;
; N/A   ; None         ; 9.870 ns   ; StoreControl:inst11|Output[2]                                                                                  ; OutputSC[2]      ; CLK        ;
; N/A   ; None         ; 9.661 ns   ; StoreControl:inst11|Output[7]                                                                                  ; OutputSC[7]      ; CLK        ;
; N/A   ; None         ; 9.631 ns   ; StoreControl:inst11|Output[31]                                                                                 ; OutputSC[31]     ; CLK        ;
; N/A   ; None         ; 9.542 ns   ; StoreControl:inst11|Output[29]                                                                                 ; OutputSC[29]     ; CLK        ;
; N/A   ; None         ; 9.524 ns   ; StoreControl:inst11|Output[24]                                                                                 ; OutputSC[24]     ; CLK        ;
; N/A   ; None         ; 9.469 ns   ; StoreControl:inst11|Output[16]                                                                                 ; OutputSC[16]     ; CLK        ;
; N/A   ; None         ; 9.411 ns   ; StoreControl:inst11|Output[21]                                                                                 ; OutputSC[21]     ; CLK        ;
; N/A   ; None         ; 9.407 ns   ; StoreControl:inst11|Output[28]                                                                                 ; OutputSC[28]     ; CLK        ;
; N/A   ; None         ; 9.377 ns   ; StoreControl:inst11|Output[30]                                                                                 ; OutputSC[30]     ; CLK        ;
; N/A   ; None         ; 9.345 ns   ; StoreControl:inst11|Output[10]                                                                                 ; OutputSC[10]     ; CLK        ;
; N/A   ; None         ; 9.293 ns   ; StoreControl:inst11|Output[25]                                                                                 ; OutputSC[25]     ; CLK        ;
; N/A   ; None         ; 9.276 ns   ; StoreControl:inst11|Output[1]                                                                                  ; OutputSC[1]      ; CLK        ;
; N/A   ; None         ; 9.267 ns   ; StoreControl:inst11|Output[5]                                                                                  ; OutputSC[5]      ; CLK        ;
; N/A   ; None         ; 9.249 ns   ; StoreControl:inst11|Output[3]                                                                                  ; OutputSC[3]      ; CLK        ;
; N/A   ; None         ; 9.247 ns   ; StoreControl:inst11|Output[20]                                                                                 ; OutputSC[20]     ; CLK        ;
; N/A   ; None         ; 9.240 ns   ; StoreControl:inst11|Output[15]                                                                                 ; OutputSC[15]     ; CLK        ;
; N/A   ; None         ; 9.230 ns   ; StoreControl:inst11|Output[22]                                                                                 ; OutputSC[22]     ; CLK        ;
; N/A   ; None         ; 9.219 ns   ; StoreControl:inst11|Output[17]                                                                                 ; OutputSC[17]     ; CLK        ;
; N/A   ; None         ; 9.182 ns   ; StoreControl:inst11|Output[26]                                                                                 ; OutputSC[26]     ; CLK        ;
; N/A   ; None         ; 9.169 ns   ; StoreControl:inst11|Output[19]                                                                                 ; OutputSC[19]     ; CLK        ;
; N/A   ; None         ; 9.148 ns   ; StoreControl:inst11|Output[8]                                                                                  ; OutputSC[8]      ; CLK        ;
; N/A   ; None         ; 9.104 ns   ; StoreControl:inst11|Output[4]                                                                                  ; OutputSC[4]      ; CLK        ;
; N/A   ; None         ; 8.905 ns   ; StoreControl:inst11|Output[6]                                                                                  ; OutputSC[6]      ; CLK        ;
; N/A   ; None         ; 8.902 ns   ; StoreControl:inst11|Output[9]                                                                                  ; OutputSC[9]      ; CLK        ;
; N/A   ; None         ; 8.834 ns   ; StoreControl:inst11|Output[14]                                                                                 ; OutputSC[14]     ; CLK        ;
; N/A   ; None         ; 8.802 ns   ; StoreControl:inst11|Output[11]                                                                                 ; OutputSC[11]     ; CLK        ;
; N/A   ; None         ; 8.688 ns   ; StoreControl:inst11|Output[12]                                                                                 ; OutputSC[12]     ; CLK        ;
; N/A   ; None         ; 8.451 ns   ; StoreControl:inst11|Output[13]                                                                                 ; OutputSC[13]     ; CLK        ;
; N/A   ; None         ; 7.279 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[7]   ; OutputMem[15]    ; CLK        ;
; N/A   ; None         ; 7.212 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[5]            ; OutputMem[5]     ; CLK        ;
; N/A   ; None         ; 6.974 ns   ; Registrador:inst12|Saida[2]                                                                                    ; OutputRegALU[2]  ; CLK        ;
; N/A   ; None         ; 6.966 ns   ; Registrador:inst12|Saida[13]                                                                                   ; OutputRegALU[13] ; CLK        ;
; N/A   ; None         ; 6.905 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[0]   ; OutputMem[16]    ; CLK        ;
; N/A   ; None         ; 6.890 ns   ; Registrador:inst|Saida[10]                                                                                     ; PC[10]           ; CLK        ;
; N/A   ; None         ; 6.766 ns   ; Registrador:inst|Saida[2]                                                                                      ; PC[2]            ; CLK        ;
; N/A   ; None         ; 6.735 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[4]   ; OutputMem[20]    ; CLK        ;
; N/A   ; None         ; 6.732 ns   ; Registrador:inst|Saida[14]                                                                                     ; PC[14]           ; CLK        ;
; N/A   ; None         ; 6.619 ns   ; Registrador:inst|Saida[20]                                                                                     ; PC[20]           ; CLK        ;
; N/A   ; None         ; 6.614 ns   ; Registrador:inst12|Saida[14]                                                                                   ; OutputRegALU[14] ; CLK        ;
; N/A   ; None         ; 6.586 ns   ; Registrador:inst12|Saida[31]                                                                                   ; OutputRegALU[31] ; CLK        ;
; N/A   ; None         ; 6.576 ns   ; Registrador:inst12|Saida[19]                                                                                   ; OutputRegALU[19] ; CLK        ;
; N/A   ; None         ; 6.574 ns   ; Registrador:inst12|Saida[6]                                                                                    ; OutputRegALU[6]  ; CLK        ;
; N/A   ; None         ; 6.570 ns   ; Registrador:inst12|Saida[25]                                                                                   ; OutputRegALU[25] ; CLK        ;
; N/A   ; None         ; 6.548 ns   ; Registrador:inst12|Saida[5]                                                                                    ; OutputRegALU[5]  ; CLK        ;
; N/A   ; None         ; 6.547 ns   ; Registrador:inst|Saida[26]                                                                                     ; PC[26]           ; CLK        ;
; N/A   ; None         ; 6.545 ns   ; Registrador:inst|Saida[27]                                                                                     ; PC[27]           ; CLK        ;
; N/A   ; None         ; 6.522 ns   ; Registrador:inst|Saida[8]                                                                                      ; PC[8]            ; CLK        ;
; N/A   ; None         ; 6.516 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[1]   ; OutputMem[9]     ; CLK        ;
; N/A   ; None         ; 6.516 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[3]   ; OutputMem[11]    ; CLK        ;
; N/A   ; None         ; 6.515 ns   ; Registrador:inst12|Saida[23]                                                                                   ; OutputRegALU[23] ; CLK        ;
; N/A   ; None         ; 6.503 ns   ; Registrador:inst12|Saida[22]                                                                                   ; OutputRegALU[22] ; CLK        ;
; N/A   ; None         ; 6.491 ns   ; Registrador:inst|Saida[30]                                                                                     ; PC[30]           ; CLK        ;
; N/A   ; None         ; 6.474 ns   ; Registrador:inst12|Saida[27]                                                                                   ; OutputRegALU[27] ; CLK        ;
; N/A   ; None         ; 6.463 ns   ; Registrador:inst12|Saida[10]                                                                                   ; OutputRegALU[10] ; CLK        ;
; N/A   ; None         ; 6.455 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[1] ; OutputMem[25]    ; CLK        ;
; N/A   ; None         ; 6.421 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[6]            ; OutputMem[6]     ; CLK        ;
; N/A   ; None         ; 6.418 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[3]   ; OutputMem[19]    ; CLK        ;
; N/A   ; None         ; 6.414 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[7]   ; OutputMem[23]    ; CLK        ;
; N/A   ; None         ; 6.412 ns   ; Registrador:inst12|Saida[21]                                                                                   ; OutputRegALU[21] ; CLK        ;
; N/A   ; None         ; 6.402 ns   ; Registrador:inst|Saida[3]                                                                                      ; PC[3]            ; CLK        ;
; N/A   ; None         ; 6.397 ns   ; Registrador:inst|Saida[4]                                                                                      ; PC[4]            ; CLK        ;
; N/A   ; None         ; 6.397 ns   ; Registrador:inst|Saida[13]                                                                                     ; PC[13]           ; CLK        ;
; N/A   ; None         ; 6.384 ns   ; Registrador:inst|Saida[21]                                                                                     ; PC[21]           ; CLK        ;
; N/A   ; None         ; 6.377 ns   ; Registrador:inst12|Saida[9]                                                                                    ; OutputRegALU[9]  ; CLK        ;
; N/A   ; None         ; 6.376 ns   ; Registrador:inst|Saida[7]                                                                                      ; PC[7]            ; CLK        ;
; N/A   ; None         ; 6.355 ns   ; Registrador:inst12|Saida[7]                                                                                    ; OutputRegALU[7]  ; CLK        ;
; N/A   ; None         ; 6.346 ns   ; Registrador:inst|Saida[6]                                                                                      ; PC[6]            ; CLK        ;
; N/A   ; None         ; 6.329 ns   ; Registrador:inst12|Saida[28]                                                                                   ; OutputRegALU[28] ; CLK        ;
; N/A   ; None         ; 6.323 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[2]   ; OutputMem[18]    ; CLK        ;
; N/A   ; None         ; 6.305 ns   ; Registrador:inst12|Saida[16]                                                                                   ; OutputRegALU[16] ; CLK        ;
; N/A   ; None         ; 6.248 ns   ; Registrador:inst12|Saida[29]                                                                                   ; OutputRegALU[29] ; CLK        ;
; N/A   ; None         ; 6.235 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[5]   ; OutputMem[21]    ; CLK        ;
; N/A   ; None         ; 6.232 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[2]            ; OutputMem[2]     ; CLK        ;
; N/A   ; None         ; 6.225 ns   ; Registrador:inst12|Saida[0]                                                                                    ; OutputRegALU[0]  ; CLK        ;
; N/A   ; None         ; 6.215 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[6] ; OutputMem[30]    ; CLK        ;
; N/A   ; None         ; 6.200 ns   ; Registrador:inst|Saida[18]                                                                                     ; PC[18]           ; CLK        ;
; N/A   ; None         ; 6.179 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[4] ; OutputMem[28]    ; CLK        ;
; N/A   ; None         ; 6.171 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[1]   ; OutputMem[17]    ; CLK        ;
; N/A   ; None         ; 6.169 ns   ; Registrador:inst|Saida[5]                                                                                      ; PC[5]            ; CLK        ;
; N/A   ; None         ; 6.167 ns   ; Registrador:inst|Saida[9]                                                                                      ; PC[9]            ; CLK        ;
; N/A   ; None         ; 6.162 ns   ; Registrador:inst12|Saida[17]                                                                                   ; OutputRegALU[17] ; CLK        ;
; N/A   ; None         ; 6.150 ns   ; Registrador:inst12|Saida[1]                                                                                    ; OutputRegALU[1]  ; CLK        ;
; N/A   ; None         ; 6.135 ns   ; Registrador:inst|Saida[17]                                                                                     ; PC[17]           ; CLK        ;
; N/A   ; None         ; 6.126 ns   ; Registrador:inst|Saida[16]                                                                                     ; PC[16]           ; CLK        ;
; N/A   ; None         ; 6.113 ns   ; Registrador:inst12|Saida[12]                                                                                   ; OutputRegALU[12] ; CLK        ;
; N/A   ; None         ; 6.105 ns   ; Registrador:inst|Saida[15]                                                                                     ; PC[15]           ; CLK        ;
; N/A   ; None         ; 6.090 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[3]            ; OutputMem[3]     ; CLK        ;
; N/A   ; None         ; 6.085 ns   ; Registrador:inst12|Saida[26]                                                                                   ; OutputRegALU[26] ; CLK        ;
; N/A   ; None         ; 6.078 ns   ; Registrador:inst|Saida[25]                                                                                     ; PC[25]           ; CLK        ;
; N/A   ; None         ; 6.075 ns   ; Registrador:inst|Saida[24]                                                                                     ; PC[24]           ; CLK        ;
; N/A   ; None         ; 6.057 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[0] ; OutputMem[24]    ; CLK        ;
; N/A   ; None         ; 6.042 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[6]   ; OutputMem[22]    ; CLK        ;
; N/A   ; None         ; 6.039 ns   ; Registrador:inst12|Saida[8]                                                                                    ; OutputRegALU[8]  ; CLK        ;
; N/A   ; None         ; 6.030 ns   ; Registrador:inst12|Saida[4]                                                                                    ; OutputRegALU[4]  ; CLK        ;
; N/A   ; None         ; 6.026 ns   ; Registrador:inst|Saida[28]                                                                                     ; PC[28]           ; CLK        ;
; N/A   ; None         ; 6.000 ns   ; Registrador:inst12|Saida[30]                                                                                   ; OutputRegALU[30] ; CLK        ;
; N/A   ; None         ; 5.995 ns   ; Registrador:inst12|Saida[3]                                                                                    ; OutputRegALU[3]  ; CLK        ;
; N/A   ; None         ; 5.972 ns   ; Registrador:inst|Saida[12]                                                                                     ; PC[12]           ; CLK        ;
; N/A   ; None         ; 5.961 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[7]            ; OutputMem[7]     ; CLK        ;
; N/A   ; None         ; 5.951 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[6]   ; OutputMem[14]    ; CLK        ;
; N/A   ; None         ; 5.945 ns   ; Registrador:inst|Saida[1]                                                                                      ; PC[1]            ; CLK        ;
; N/A   ; None         ; 5.938 ns   ; Registrador:inst|Saida[29]                                                                                     ; PC[29]           ; CLK        ;
; N/A   ; None         ; 5.914 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[2] ; OutputMem[26]    ; CLK        ;
; N/A   ; None         ; 5.904 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[4]            ; OutputMem[4]     ; CLK        ;
; N/A   ; None         ; 5.903 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[5]   ; OutputMem[13]    ; CLK        ;
; N/A   ; None         ; 5.893 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[0]            ; OutputMem[0]     ; CLK        ;
; N/A   ; None         ; 5.888 ns   ; Registrador:inst|Saida[0]                                                                                      ; PC[0]            ; CLK        ;
; N/A   ; None         ; 5.883 ns   ; Registrador:inst|Saida[11]                                                                                     ; PC[11]           ; CLK        ;
; N/A   ; None         ; 5.850 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[5] ; OutputMem[29]    ; CLK        ;
; N/A   ; None         ; 5.848 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[0]   ; OutputMem[8]     ; CLK        ;
; N/A   ; None         ; 5.847 ns   ; Registrador:inst|Saida[19]                                                                                     ; PC[19]           ; CLK        ;
; N/A   ; None         ; 5.788 ns   ; Registrador:inst|Saida[22]                                                                                     ; PC[22]           ; CLK        ;
; N/A   ; None         ; 5.785 ns   ; Registrador:inst12|Saida[24]                                                                                   ; OutputRegALU[24] ; CLK        ;
; N/A   ; None         ; 5.747 ns   ; Registrador:inst|Saida[31]                                                                                     ; PC[31]           ; CLK        ;
; N/A   ; None         ; 5.707 ns   ; Registrador:inst12|Saida[20]                                                                                   ; OutputRegALU[20] ; CLK        ;
; N/A   ; None         ; 5.703 ns   ; Registrador:inst12|Saida[11]                                                                                   ; OutputRegALU[11] ; CLK        ;
; N/A   ; None         ; 5.669 ns   ; Registrador:inst12|Saida[18]                                                                                   ; OutputRegALU[18] ; CLK        ;
; N/A   ; None         ; 5.667 ns   ; Registrador:inst12|Saida[15]                                                                                   ; OutputRegALU[15] ; CLK        ;
; N/A   ; None         ; 5.656 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[3] ; OutputMem[27]    ; CLK        ;
; N/A   ; None         ; 5.646 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[2]   ; OutputMem[10]    ; CLK        ;
; N/A   ; None         ; 5.637 ns   ; Registrador:inst|Saida[23]                                                                                     ; PC[23]           ; CLK        ;
; N/A   ; None         ; 5.600 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[7] ; OutputMem[31]    ; CLK        ;
; N/A   ; None         ; 5.592 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[1]            ; OutputMem[1]     ; CLK        ;
; N/A   ; None         ; 5.580 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_b791:auto_generated|q_a[4]   ; OutputMem[12]    ; CLK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 08:08:13 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "StoreControl:inst11|Output[24]" is a latch
    Warning: Node "StoreControl:inst11|Output[25]" is a latch
    Warning: Node "StoreControl:inst11|Output[26]" is a latch
    Warning: Node "StoreControl:inst11|Output[27]" is a latch
    Warning: Node "StoreControl:inst11|Output[28]" is a latch
    Warning: Node "StoreControl:inst11|Output[29]" is a latch
    Warning: Node "StoreControl:inst11|Output[30]" is a latch
    Warning: Node "StoreControl:inst11|Output[31]" is a latch
    Warning: Node "StoreControl:inst11|Output[0]" is a latch
    Warning: Node "StoreControl:inst11|Output[1]" is a latch
    Warning: Node "StoreControl:inst11|Output[2]" is a latch
    Warning: Node "StoreControl:inst11|Output[3]" is a latch
    Warning: Node "StoreControl:inst11|Output[4]" is a latch
    Warning: Node "StoreControl:inst11|Output[5]" is a latch
    Warning: Node "StoreControl:inst11|Output[6]" is a latch
    Warning: Node "StoreControl:inst11|Output[7]" is a latch
    Warning: Node "StoreControl:inst11|Output[16]" is a latch
    Warning: Node "StoreControl:inst11|Output[17]" is a latch
    Warning: Node "StoreControl:inst11|Output[18]" is a latch
    Warning: Node "StoreControl:inst11|Output[19]" is a latch
    Warning: Node "StoreControl:inst11|Output[20]" is a latch
    Warning: Node "StoreControl:inst11|Output[21]" is a latch
    Warning: Node "StoreControl:inst11|Output[22]" is a latch
    Warning: Node "StoreControl:inst11|Output[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[24]" is a latch
    Warning: Node "MUXMDR:inst16|Out[22]" is a latch
    Warning: Node "StoreControl:inst11|Output[8]" is a latch
    Warning: Node "StoreControl:inst11|Output[9]" is a latch
    Warning: Node "StoreControl:inst11|Output[10]" is a latch
    Warning: Node "StoreControl:inst11|Output[11]" is a latch
    Warning: Node "StoreControl:inst11|Output[12]" is a latch
    Warning: Node "StoreControl:inst11|Output[13]" is a latch
    Warning: Node "StoreControl:inst11|Output[14]" is a latch
    Warning: Node "StoreControl:inst11|Output[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[0]" is a latch
    Warning: Node "MUXMDR:inst16|Out[1]" is a latch
    Warning: Node "MUXMDR:inst16|Out[2]" is a latch
    Warning: Node "MUXMDR:inst16|Out[3]" is a latch
    Warning: Node "MUXMDR:inst16|Out[4]" is a latch
    Warning: Node "MUXMDR:inst16|Out[5]" is a latch
    Warning: Node "MUXMDR:inst16|Out[6]" is a latch
    Warning: Node "MUXMDR:inst16|Out[7]" is a latch
    Warning: Node "MUXMDR:inst16|Out[25]" is a latch
    Warning: Node "MUXMDR:inst16|Out[26]" is a latch
    Warning: Node "MUXMDR:inst16|Out[27]" is a latch
    Warning: Node "MUXMDR:inst16|Out[28]" is a latch
    Warning: Node "MUXMDR:inst16|Out[29]" is a latch
    Warning: Node "MUXMDR:inst16|Out[30]" is a latch
    Warning: Node "MUXMDR:inst16|Out[31]" is a latch
    Warning: Node "MUXMDR:inst16|Out[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[20]" is a latch
    Warning: Node "MUXMDR:inst16|Out[21]" is a latch
    Warning: Node "MUXMDR:inst16|Out[18]" is a latch
    Warning: Node "MUXMDR:inst16|Out[19]" is a latch
    Warning: Node "MUXMDR:inst16|Out[16]" is a latch
    Warning: Node "MUXMDR:inst16|Out[17]" is a latch
    Warning: Node "MUXMDR:inst16|Out[14]" is a latch
    Warning: Node "MUXMDR:inst16|Out[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[12]" is a latch
    Warning: Node "MUXMDR:inst16|Out[13]" is a latch
    Warning: Node "MUXMDR:inst16|Out[10]" is a latch
    Warning: Node "MUXMDR:inst16|Out[11]" is a latch
    Warning: Node "MUXMDR:inst16|Out[8]" is a latch
    Warning: Node "MUXMDR:inst16|Out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MUXMDR:inst16|Mux32~0" as buffer
    Info: Detected ripple clock "Controler:inst15|MDRMux[1]" as buffer
    Info: Detected ripple clock "Controler:inst15|MDRMux[0]" as buffer
    Info: Detected gated clock "StoreControl:inst11|Decoder0~1" as buffer
    Info: Detected ripple clock "Controler:inst15|StoreControl[1]" as buffer
    Info: Detected ripple clock "Controler:inst15|StoreControl[0]" as buffer
    Info: Detected gated clock "StoreControl:inst11|Decoder0~0" as buffer
Info: Clock "CLK" has Internal fmax of 128.63 MHz between source register "Controler:inst15|ALUSrcB[0]" and destination register "Registrador:inst12|Saida[30]" (period= 7.774 ns)
    Info: + Longest register to register delay is 7.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y13_N15; Fanout = 46; REG Node = 'Controler:inst15|ALUSrcB[0]'
        Info: 2: + IC(0.653 ns) + CELL(0.366 ns) = 1.019 ns; Loc. = LCCOMB_X14_Y14_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~0'
        Info: 3: + IC(0.426 ns) + CELL(0.357 ns) = 1.802 ns; Loc. = LCCOMB_X14_Y14_N18; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[2]~4'
        Info: 4: + IC(0.245 ns) + CELL(0.154 ns) = 2.201 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~6'
        Info: 5: + IC(0.257 ns) + CELL(0.272 ns) = 2.730 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~9'
        Info: 6: + IC(0.223 ns) + CELL(0.053 ns) = 3.006 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~54'
        Info: 7: + IC(0.638 ns) + CELL(0.053 ns) = 3.697 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~50'
        Info: 8: + IC(0.501 ns) + CELL(0.053 ns) = 4.251 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~46'
        Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 4.517 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~42'
        Info: 10: + IC(0.370 ns) + CELL(0.053 ns) = 4.940 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~38'
        Info: 11: + IC(0.301 ns) + CELL(0.053 ns) = 5.294 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~34'
        Info: 12: + IC(0.216 ns) + CELL(0.053 ns) = 5.563 ns; Loc. = LCCOMB_X18_Y11_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~30'
        Info: 13: + IC(0.590 ns) + CELL(0.053 ns) = 6.206 ns; Loc. = LCCOMB_X18_Y12_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 14: + IC(0.214 ns) + CELL(0.053 ns) = 6.473 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~22'
        Info: 15: + IC(0.231 ns) + CELL(0.053 ns) = 6.757 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~18'
        Info: 16: + IC(0.369 ns) + CELL(0.053 ns) = 7.179 ns; Loc. = LCCOMB_X18_Y12_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~10'
        Info: 17: + IC(0.205 ns) + CELL(0.053 ns) = 7.437 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Mux1~0'
        Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 7.592 ns; Loc. = LCFF_X18_Y12_N21; Fanout = 4; REG Node = 'Registrador:inst12|Saida[30]'
        Info: Total cell delay = 1.940 ns ( 25.55 % )
        Info: Total interconnect delay = 5.652 ns ( 74.45 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.468 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y12_N21; Fanout = 4; REG Node = 'Registrador:inst12|Saida[30]'
            Info: Total cell delay = 1.472 ns ( 59.64 % )
            Info: Total interconnect delay = 0.996 ns ( 40.36 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.466 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X14_Y13_N15; Fanout = 46; REG Node = 'Controler:inst15|ALUSrcB[0]'
            Info: Total cell delay = 1.472 ns ( 59.69 % )
            Info: Total interconnect delay = 0.994 ns ( 40.31 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 104 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:inst12|Saida[7]" and destination pin or register "StoreControl:inst11|Output[7]" for clock "CLK" (Hold time is 2.786 ns)
    Info: + Largest clock skew is 3.342 ns
        Info: + Longest clock path from clock "CLK" to destination register is 5.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.083 ns) + CELL(0.712 ns) = 2.649 ns; Loc. = LCFF_X10_Y8_N3; Fanout = 3; REG Node = 'Controler:inst15|StoreControl[0]'
            Info: 3: + IC(0.307 ns) + CELL(0.154 ns) = 3.110 ns; Loc. = LCCOMB_X9_Y8_N26; Fanout = 1; COMB Node = 'StoreControl:inst11|Decoder0~1'
            Info: 4: + IC(1.733 ns) + CELL(0.000 ns) = 4.843 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'StoreControl:inst11|Decoder0~1clkctrl'
            Info: 5: + IC(0.934 ns) + CELL(0.053 ns) = 5.830 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 2; REG Node = 'StoreControl:inst11|Output[7]'
            Info: Total cell delay = 1.773 ns ( 30.41 % )
            Info: Total interconnect delay = 4.057 ns ( 69.59 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y13_N19; Fanout = 8; REG Node = 'Registrador:inst12|Saida[7]'
            Info: Total cell delay = 1.472 ns ( 59.16 % )
            Info: Total interconnect delay = 1.016 ns ( 40.84 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.462 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y13_N19; Fanout = 8; REG Node = 'Registrador:inst12|Saida[7]'
        Info: 2: + IC(0.237 ns) + CELL(0.225 ns) = 0.462 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 2; REG Node = 'StoreControl:inst11|Output[7]'
        Info: Total cell delay = 0.225 ns ( 48.70 % )
        Info: Total interconnect delay = 0.237 ns ( 51.30 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "CLK" to destination pin "OutputSC[18]" through register "StoreControl:inst11|Output[18]" is 10.469 ns
    Info: + Longest clock path from clock "CLK" to source register is 5.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.083 ns) + CELL(0.712 ns) = 2.649 ns; Loc. = LCFF_X10_Y8_N3; Fanout = 3; REG Node = 'Controler:inst15|StoreControl[0]'
        Info: 3: + IC(0.303 ns) + CELL(0.154 ns) = 3.106 ns; Loc. = LCCOMB_X9_Y8_N16; Fanout = 1; COMB Node = 'StoreControl:inst11|Decoder0~0'
        Info: 4: + IC(1.691 ns) + CELL(0.000 ns) = 4.797 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'StoreControl:inst11|Decoder0~0clkctrl'
        Info: 5: + IC(0.888 ns) + CELL(0.053 ns) = 5.738 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 2; REG Node = 'StoreControl:inst11|Output[18]'
        Info: Total cell delay = 1.773 ns ( 30.90 % )
        Info: Total interconnect delay = 3.965 ns ( 69.10 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 2; REG Node = 'StoreControl:inst11|Output[18]'
        Info: 2: + IC(2.749 ns) + CELL(1.982 ns) = 4.731 ns; Loc. = PIN_A17; Fanout = 0; PIN Node = 'OutputSC[18]'
        Info: Total cell delay = 1.982 ns ( 41.89 % )
        Info: Total interconnect delay = 2.749 ns ( 58.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu May 16 08:08:15 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


