#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561e91d64200 .scope module, "data_memory_tb" "data_memory_tb" 2 2;
 .timescale 0 0;
v0x561e91d7ba80_0 .var "address", 15 0;
v0x561e91d7bb60_0 .var "clk", 0 0;
v0x561e91d7bc00_0 .var "mem_wEn", 0 0;
v0x561e91d7bca0_0 .net "read_data", 31 0, v0x561e91d7b6f0_0;  1 drivers
v0x561e91d7bd40_0 .var "rst", 0 0;
v0x561e91d7be30_0 .var "write_data", 31 0;
S_0x561e91d64390 .scope module, "data_memory" "data_memory" 2 7, 3 4 0, S_0x561e91d64200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_wEn";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 16 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
P_0x561e91d64570 .param/l "RAM_DEPTH" 1 3 13, +C4<000000000000000000000000000000010000000000000000>;
v0x561e91d51c30_0 .net "address", 15 0, v0x561e91d7ba80_0;  1 drivers
v0x561e91d51f40_0 .net "clk", 0 0, v0x561e91d7bb60_0;  1 drivers
v0x561e91d4fc40_0 .net "mem_wEn", 0 0, v0x561e91d7bc00_0;  1 drivers
v0x561e91d7b630 .array "memory", 65535 0, 31 0;
v0x561e91d7b6f0_0 .var "read_data", 31 0;
v0x561e91d7b820_0 .net "rst", 0 0, v0x561e91d7bd40_0;  1 drivers
v0x561e91d7b8e0_0 .net "write_data", 31 0, v0x561e91d7be30_0;  1 drivers
E_0x561e91d4c1d0 .event posedge, v0x561e91d51f40_0;
    .scope S_0x561e91d64390;
T_0 ;
    %wait E_0x561e91d4c1d0;
    %load/vec4 v0x561e91d7b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x561e91d4fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561e91d7b8e0_0;
    %load/vec4 v0x561e91d51c30_0;
    %parti/s 14, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561e91d7b630, 0, 4;
    %delay 1, 0;
    %vpi_call 3 21 "$display", "address[15:2]  = %h ", &PV<v0x561e91d51c30_0, 2, 14> {0 0 0};
    %wait E_0x561e91d4c1d0;
    %delay 1, 0;
    %load/vec4 v0x561e91d51c30_0;
    %parti/s 14, 2, 3;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x561e91d7b630, 4;
    %vpi_call 3 23 "$display", "memory[address[15:2]]  = %h (expect 11111111)", S<0,vec4,u32> {1 0 0};
T_0.2 ;
    %load/vec4 v0x561e91d51c30_0;
    %parti/s 14, 2, 3;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x561e91d7b630, 4;
    %assign/vec4 v0x561e91d7b6f0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561e91d64200;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e91d7bb60_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x561e91d7bb60_0;
    %inv;
    %store/vec4 v0x561e91d7bb60_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x561e91d64200;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e91d7bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e91d7bc00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e91d7be30_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561e91d7ba80_0, 0, 16;
    %delay 10, 0;
    %wait E_0x561e91d4c1d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e91d7bd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e91d7bc00_0, 0, 1;
    %pushi/vec4 111, 0, 16;
    %store/vec4 v0x561e91d7ba80_0, 0, 16;
    %pushi/vec4 286261265, 0, 32;
    %store/vec4 v0x561e91d7be30_0, 0, 32;
    %wait E_0x561e91d4c1d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e91d7bc00_0, 0, 1;
    %wait E_0x561e91d4c1d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e91d7bd40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 41 "$display", "Read Data = %h should be", v0x561e91d7bca0_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 42 "$display", "address in test_bench= %b (should be 0000000001101111 )", v0x561e91d7ba80_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "data_memory_tb.v";
    "../CPU/data_memory.v";
