Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\PCB_Project\PCB1.PcbDoc
Date     : 2025-12-11
Time     : 9:04:32 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Drilled SMT Pads found
   Pad J1-2(3350.024mil,1455.953mil) on Bottom Layer
   Pad J1-1(3350.024mil,1100.047mil) on Bottom Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=10mil) (MaxHoleWidth=10mil) (PreferredHoleWidth=10mil) (MinWidth=20mil) (MaxWidth=20mil) (PreferedWidth=20mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Prefered=10mil)  and Width Constraints (Min=10mil) (Max=10mil) (Prefered=10mil) (All)
Rule Violations :0

Processing Rule : SMD Neck-Down Constraint (Percent=100%) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=10mil) (All)
   Violation between Minimum Annular Ring: (9.841mil < 10mil) Pad J1-1(3350.024mil,1100.047mil) on Bottom Layer (Annular Ring=9.842mil) On (No Layer)
   Violation between Minimum Annular Ring: (9.841mil < 10mil) Pad J1-3(3468.134mil,1100.047mil) on Multi-Layer (Annular Ring=9.842mil) On (Top Layer)
Rule Violations :2

Processing Rule : Hole Size Constraint (Min=10mil) (Max=300mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.519mil < 10mil) Between Pad C10-1(1190.095mil,1384.999mil) on Top Layer And Pad C10-2(1219.904mil,1384.999mil) on Top Layer [Top Solder] Mask Sliver [9.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.519mil < 10mil) Between Pad C11-1(1555.095mil,1391.999mil) on Top Layer And Pad C11-2(1584.904mil,1391.999mil) on Top Layer [Top Solder] Mask Sliver [9.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.519mil < 10mil) Between Pad C12-1(1306.684mil,386mil) on Top Layer And Pad C12-2(1336.492mil,386mil) on Top Layer [Top Solder] Mask Sliver [9.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.519mil < 10mil) Between Pad C13-1(1477.684mil,386mil) on Top Layer And Pad C13-2(1507.492mil,386mil) on Top Layer [Top Solder] Mask Sliver [9.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.519mil < 10mil) Between Pad C7-1(2291.999mil,1803.095mil) on Top Layer And Pad C7-2(2291.999mil,1832.904mil) on Top Layer [Top Solder] Mask Sliver [9.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.519mil < 10mil) Between Pad C9-1(1385.095mil,1391.999mil) on Top Layer And Pad C9-2(1414.904mil,1391.999mil) on Top Layer [Top Solder] Mask Sliver [9.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad D1-1(10120.472mil,720mil) on Top Layer And Pad D1-2(10179.527mil,720mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad D2-1(6612.472mil,31mil) on Top Layer And Pad D2-2(6671.527mil,31mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad D3-1(3530.472mil,1797.999mil) on Top Layer And Pad D3-2(3589.527mil,1797.999mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad D4-1(2266.06mil,386mil) on Top Layer And Pad D4-2(2325.115mil,386mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad D5-1(2442.06mil,386mil) on Top Layer And Pad D5-2(2501.115mil,386mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.662mil < 10mil) Between Pad J1-1(3350.024mil,1098.079mil) on Top Layer And Pad J1-A1(3334.276mil,1130.362mil) on Top Layer [Top Solder] Mask Sliver [8.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.661mil < 10mil) Between Pad J1-2(3350.024mil,1457.921mil) on Top Layer And Pad J1-A12(3334.276mil,1425.638mil) on Top Layer [Top Solder] Mask Sliver [8.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A1(3334.276mil,1130.362mil) on Top Layer And Pad J1-B12(3334.276mil,1150.047mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A12(3334.276mil,1425.638mil) on Top Layer And Pad J1-B1(3334.276mil,1405.953mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A4(3334.276mil,1169.732mil) on Top Layer And Pad J1-B12(3334.276mil,1150.047mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A4(3334.276mil,1169.732mil) on Top Layer And Pad J1-B9(3334.276mil,1189.417mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A5(3334.276mil,1209.102mil) on Top Layer And Pad J1-B8(3334.276mil,1228.787mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A5(3334.276mil,1209.102mil) on Top Layer And Pad J1-B9(3334.276mil,1189.417mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A6(3334.276mil,1248.472mil) on Top Layer And Pad J1-B7(3334.276mil,1268.158mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A6(3334.276mil,1248.472mil) on Top Layer And Pad J1-B8(3334.276mil,1228.787mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A7(3334.276mil,1307.528mil) on Top Layer And Pad J1-B5(3334.276mil,1327.213mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A7(3334.276mil,1307.528mil) on Top Layer And Pad J1-B6(3334.276mil,1287.842mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A8(3334.276mil,1346.898mil) on Top Layer And Pad J1-B4(3334.276mil,1366.583mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A8(3334.276mil,1346.898mil) on Top Layer And Pad J1-B5(3334.276mil,1327.213mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A9(3334.276mil,1386.268mil) on Top Layer And Pad J1-B1(3334.276mil,1405.953mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-A9(3334.276mil,1386.268mil) on Top Layer And Pad J1-B4(3334.276mil,1366.583mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad J1-B6(3334.276mil,1287.842mil) on Top Layer And Pad J1-B7(3334.276mil,1268.158mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad U2-11(8872.039mil,139.551mil) on Top Layer And Pad U2-12(8852.354mil,139.551mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad U2-11(8872.039mil,139.551mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad U2-12(8852.354mil,139.551mil) on Top Layer And Pad U2-13(8832.669mil,139.551mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad U2-3(8832.669mil,18.448mil) on Top Layer And Pad U2-4(8852.354mil,18.448mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad U2-4(8852.354mil,18.448mil) on Top Layer And Pad U2-5(8872.039mil,18.448mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad U2-5(8872.039mil,18.448mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad U2-7(8895.189mil,59.315mil) on Top Layer And Pad U2-8(8892.236mil,78.999mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.858mil < 10mil) Between Pad U2-7(8895.189mil,59.315mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.843mil < 10mil) Between Pad U2-8(8892.236mil,78.999mil) on Top Layer And Pad U2-9(8895.189mil,98.684mil) on Top Layer [Top Solder] Mask Sliver [5.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.858mil < 10mil) Between Pad U2-9(8895.189mil,98.684mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-1(5091.653mil,417.637mil) on Top Layer And Pad U3-3(5091.653mil,378.267mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-10(5091.653mil,240.472mil) on Top Layer And Pad U3-12(5091.653mil,201.102mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-10(5091.653mil,240.472mil) on Top Layer And Pad U3-8(5091.653mil,279.842mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-11(5091.653mil,220.787mil) on Top Layer And Pad U3-13(5091.653mil,181.417mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-11(5091.653mil,220.787mil) on Top Layer And Pad U3-9(5091.653mil,260.157mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-12(5091.653mil,201.102mil) on Top Layer And Pad U3-14(5091.653mil,161.732mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-13(5091.653mil,181.417mil) on Top Layer And Pad U3-15(5091.653mil,142.047mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-14(5091.653mil,161.732mil) on Top Layer And Pad U3-16(5091.653mil,122.362mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-17(5172.362mil,41.653mil) on Top Layer And Pad U3-19(5211.732mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-18(5192.047mil,41.653mil) on Top Layer And Pad U3-20(5231.417mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-19(5211.732mil,41.653mil) on Top Layer And Pad U3-21(5251.102mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-2(5091.653mil,397.952mil) on Top Layer And Pad U3-4(5091.653mil,358.582mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-20(5231.417mil,41.653mil) on Top Layer And Pad U3-22(5270.787mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-21(5251.102mil,41.653mil) on Top Layer And Pad U3-23(5290.472mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-22(5270.787mil,41.653mil) on Top Layer And Pad U3-24(5310.157mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-23(5290.472mil,41.653mil) on Top Layer And Pad U3-25(5329.842mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-24(5310.157mil,41.653mil) on Top Layer And Pad U3-26(5349.527mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-25(5329.842mil,41.653mil) on Top Layer And Pad U3-27(5369.212mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-26(5349.527mil,41.653mil) on Top Layer And Pad U3-28(5388.897mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-27(5369.212mil,41.653mil) on Top Layer And Pad U3-29(5408.582mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-28(5388.897mil,41.653mil) on Top Layer And Pad U3-30(5428.267mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-29(5408.582mil,41.653mil) on Top Layer And Pad U3-31(5447.952mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-3(5091.653mil,378.267mil) on Top Layer And Pad U3-5(5091.653mil,338.897mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-30(5428.267mil,41.653mil) on Top Layer And Pad U3-32(5467.637mil,41.653mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-33(5548.346mil,122.362mil) on Top Layer And Pad U3-35(5548.346mil,161.732mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-34(5548.346mil,142.047mil) on Top Layer And Pad U3-36(5548.346mil,181.417mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-35(5548.346mil,161.732mil) on Top Layer And Pad U3-37(5548.346mil,201.102mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-36(5548.346mil,181.417mil) on Top Layer And Pad U3-38(5548.346mil,220.787mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-37(5548.346mil,201.102mil) on Top Layer And Pad U3-39(5548.346mil,240.472mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-38(5548.346mil,220.787mil) on Top Layer And Pad U3-40(5548.346mil,260.157mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-39(5548.346mil,240.472mil) on Top Layer And Pad U3-41(5548.346mil,279.842mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-4(5091.653mil,358.582mil) on Top Layer And Pad U3-6(5091.653mil,319.212mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-40(5548.346mil,260.157mil) on Top Layer And Pad U3-42(5548.346mil,299.527mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-41(5548.346mil,279.842mil) on Top Layer And Pad U3-43(5548.346mil,319.212mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-42(5548.346mil,299.527mil) on Top Layer And Pad U3-44(5548.346mil,338.897mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-43(5548.346mil,319.212mil) on Top Layer And Pad U3-45(5548.346mil,358.582mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-44(5548.346mil,338.897mil) on Top Layer And Pad U3-46(5548.346mil,378.267mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-45(5548.346mil,358.582mil) on Top Layer And Pad U3-47(5548.346mil,397.952mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-46(5548.346mil,378.267mil) on Top Layer And Pad U3-48(5548.346mil,417.637mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-49(5467.637mil,498.346mil) on Top Layer And Pad U3-51(5428.267mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-5(5091.653mil,338.897mil) on Top Layer And Pad U3-7(5091.653mil,299.527mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-50(5447.952mil,498.346mil) on Top Layer And Pad U3-52(5408.582mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-51(5428.267mil,498.346mil) on Top Layer And Pad U3-53(5388.897mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-52(5408.582mil,498.346mil) on Top Layer And Pad U3-54(5369.212mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-53(5388.897mil,498.346mil) on Top Layer And Pad U3-55(5349.527mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-54(5369.212mil,498.346mil) on Top Layer And Pad U3-56(5329.842mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-55(5349.527mil,498.346mil) on Top Layer And Pad U3-57(5310.157mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-56(5329.842mil,498.346mil) on Top Layer And Pad U3-58(5290.472mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-57(5310.157mil,498.346mil) on Top Layer And Pad U3-59(5270.787mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-58(5290.472mil,498.346mil) on Top Layer And Pad U3-60(5251.102mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-59(5270.787mil,498.346mil) on Top Layer And Pad U3-61(5231.417mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-6(5091.653mil,319.212mil) on Top Layer And Pad U3-8(5091.653mil,279.842mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-60(5251.102mil,498.346mil) on Top Layer And Pad U3-62(5211.732mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-61(5231.417mil,498.346mil) on Top Layer And Pad U3-63(5192.047mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-62(5211.732mil,498.346mil) on Top Layer And Pad U3-64(5172.362mil,498.346mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.559mil < 10mil) Between Pad U3-7(5091.653mil,299.527mil) on Top Layer And Pad U3-9(5091.653mil,260.157mil) on Top Layer [Top Solder] Mask Sliver [7.559mil]
Rule Violations :94

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.509mil < 10mil) Between Arc (4610.999mil,9.968mil) on Top Overlay And Pad Cvcc1-1(4580.999mil,32.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.064mil < 10mil) Between Arc (4945.999mil,10.409mil) on Top Overlay And Pad Cbias1-1(4910.999mil,32.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (8970.204mil,117.999mil) on Top Overlay And Pad L1-1(9027.291mil,117.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(8863.999mil,721.425mil) on Top Layer And Track (8836.44mil,692.881mil)(8836.44mil,803.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(8863.999mil,721.425mil) on Top Layer And Track (8836.44mil,692.881mil)(8848.252mil,692.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(8863.999mil,721.425mil) on Top Layer And Track (8836.44mil,748mil)(8891.559mil,748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(8863.999mil,721.425mil) on Top Layer And Track (8879.747mil,692.881mil)(8891.559mil,692.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(8863.999mil,721.425mil) on Top Layer And Track (8891.559mil,692.881mil)(8891.559mil,803.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(8863.999mil,774.574mil) on Top Layer And Track (8836.44mil,692.881mil)(8836.44mil,803.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(8863.999mil,774.574mil) on Top Layer And Track (8836.44mil,748mil)(8891.559mil,748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(8863.999mil,774.574mil) on Top Layer And Track (8836.44mil,803.118mil)(8848.252mil,803.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(8863.999mil,774.574mil) on Top Layer And Track (8879.747mil,803.118mil)(8891.559mil,803.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(8863.999mil,774.574mil) on Top Layer And Track (8891.559mil,692.881mil)(8891.559mil,803.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(2776.425mil,275mil) on Top Layer And Track (2747.882mil,247.441mil)(2747.882mil,259.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(2776.425mil,275mil) on Top Layer And Track (2747.882mil,247.441mil)(2858.118mil,247.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(2776.425mil,275mil) on Top Layer And Track (2747.882mil,290.748mil)(2747.882mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(2776.425mil,275mil) on Top Layer And Track (2747.882mil,302.559mil)(2858.118mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(2776.425mil,275mil) on Top Layer And Track (2803mil,247.441mil)(2803mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(2829.575mil,275mil) on Top Layer And Track (2747.882mil,247.441mil)(2858.118mil,247.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(2829.575mil,275mil) on Top Layer And Track (2747.882mil,302.559mil)(2858.118mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(2829.575mil,275mil) on Top Layer And Track (2803mil,247.441mil)(2803mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(2829.575mil,275mil) on Top Layer And Track (2858.118mil,247.441mil)(2858.118mil,259.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(2829.575mil,275mil) on Top Layer And Track (2858.118mil,290.748mil)(2858.118mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(2606.425mil,275mil) on Top Layer And Track (2577.882mil,247.441mil)(2577.882mil,259.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(2606.425mil,275mil) on Top Layer And Track (2577.882mil,247.441mil)(2688.118mil,247.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(2606.425mil,275mil) on Top Layer And Track (2577.882mil,290.748mil)(2577.882mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(2606.425mil,275mil) on Top Layer And Track (2577.882mil,302.559mil)(2688.118mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(2606.425mil,275mil) on Top Layer And Track (2633mil,247.441mil)(2633mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(2659.575mil,275mil) on Top Layer And Track (2577.882mil,247.441mil)(2688.118mil,247.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(2659.575mil,275mil) on Top Layer And Track (2577.882mil,302.559mil)(2688.118mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(2659.575mil,275mil) on Top Layer And Track (2633mil,247.441mil)(2633mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(2659.575mil,275mil) on Top Layer And Track (2688.118mil,247.441mil)(2688.118mil,259.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(2659.575mil,275mil) on Top Layer And Track (2688.118mil,290.748mil)(2688.118mil,302.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(9085.425mil,720mil) on Top Layer And Track (9056.881mil,692.44mil)(9056.881mil,704.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(9085.425mil,720mil) on Top Layer And Track (9056.881mil,692.44mil)(9167.118mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(9085.425mil,720mil) on Top Layer And Track (9056.881mil,735.747mil)(9056.881mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(9085.425mil,720mil) on Top Layer And Track (9056.881mil,747.559mil)(9167.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(9085.425mil,720mil) on Top Layer And Track (9111.999mil,692.44mil)(9111.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(9138.574mil,720mil) on Top Layer And Track (9056.881mil,692.44mil)(9167.118mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(9138.574mil,720mil) on Top Layer And Track (9056.881mil,747.559mil)(9167.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(9138.574mil,720mil) on Top Layer And Track (9111.999mil,692.44mil)(9111.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(9138.574mil,720mil) on Top Layer And Track (9167.118mil,692.44mil)(9167.118mil,704.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(9138.574mil,720mil) on Top Layer And Track (9167.118mil,735.747mil)(9167.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(9255.425mil,720mil) on Top Layer And Track (9226.881mil,692.44mil)(9226.881mil,704.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(9255.425mil,720mil) on Top Layer And Track (9226.881mil,692.44mil)(9337.118mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(9255.425mil,720mil) on Top Layer And Track (9226.881mil,735.747mil)(9226.881mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(9255.425mil,720mil) on Top Layer And Track (9226.881mil,747.559mil)(9337.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(9255.425mil,720mil) on Top Layer And Track (9281.999mil,692.44mil)(9281.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(9308.574mil,720mil) on Top Layer And Track (9226.881mil,692.44mil)(9337.118mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(9308.574mil,720mil) on Top Layer And Track (9226.881mil,747.559mil)(9337.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(9308.574mil,720mil) on Top Layer And Track (9281.999mil,692.44mil)(9281.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(9308.574mil,720mil) on Top Layer And Track (9337.118mil,692.44mil)(9337.118mil,704.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(9308.574mil,720mil) on Top Layer And Track (9337.118mil,735.747mil)(9337.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(9425.425mil,720mil) on Top Layer And Track (9396.881mil,692.44mil)(9396.881mil,704.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(9425.425mil,720mil) on Top Layer And Track (9396.881mil,692.44mil)(9507.118mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(9425.425mil,720mil) on Top Layer And Track (9396.881mil,735.747mil)(9396.881mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(9425.425mil,720mil) on Top Layer And Track (9396.881mil,747.559mil)(9507.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(9425.425mil,720mil) on Top Layer And Track (9451.999mil,692.44mil)(9451.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(9478.574mil,720mil) on Top Layer And Track (9396.881mil,692.44mil)(9507.118mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(9478.574mil,720mil) on Top Layer And Track (9396.881mil,747.559mil)(9507.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(9478.574mil,720mil) on Top Layer And Track (9451.999mil,692.44mil)(9451.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(9478.574mil,720mil) on Top Layer And Track (9507.118mil,692.44mil)(9507.118mil,704.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(9478.574mil,720mil) on Top Layer And Track (9507.118mil,735.747mil)(9507.118mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cbias1-1(4910.999mil,32.425mil) on Top Layer And Track (4883.44mil,3.881mil)(4883.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cbias1-1(4910.999mil,32.425mil) on Top Layer And Track (4883.44mil,3.881mil)(4895.252mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cbias1-1(4910.999mil,32.425mil) on Top Layer And Track (4883.44mil,58.999mil)(4938.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cbias1-1(4910.999mil,32.425mil) on Top Layer And Track (4896.984mil,35.999mil)(4896.984mil,336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cbias1-1(4910.999mil,32.425mil) on Top Layer And Track (4896.984mil,35.999mil)(4995.015mil,35.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cbias1-1(4910.999mil,32.425mil) on Top Layer And Track (4926.748mil,3.881mil)(4938.559mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cbias1-1(4910.999mil,32.425mil) on Top Layer And Track (4938.559mil,3.881mil)(4938.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cbias1-2(4910.999mil,85.574mil) on Top Layer And Track (4883.44mil,114.118mil)(4895.252mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cbias1-2(4910.999mil,85.574mil) on Top Layer And Track (4883.44mil,3.881mil)(4883.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cbias1-2(4910.999mil,85.574mil) on Top Layer And Track (4883.44mil,58.999mil)(4938.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cbias1-2(4910.999mil,85.574mil) on Top Layer And Track (4896.984mil,35.999mil)(4896.984mil,336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cbias1-2(4910.999mil,85.574mil) on Top Layer And Track (4926.748mil,114.118mil)(4938.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cbias1-2(4910.999mil,85.574mil) on Top Layer And Track (4938.559mil,3.881mil)(4938.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cboot1-1(7094.999mil,32.425mil) on Top Layer And Track (7067.44mil,3.881mil)(7067.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cboot1-1(7094.999mil,32.425mil) on Top Layer And Track (7067.44mil,3.881mil)(7079.252mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cboot1-1(7094.999mil,32.425mil) on Top Layer And Track (7067.44mil,58.999mil)(7122.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cboot1-1(7094.999mil,32.425mil) on Top Layer And Track (7110.748mil,3.881mil)(7122.559mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cboot1-1(7094.999mil,32.425mil) on Top Layer And Track (7122.559mil,3.881mil)(7122.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cboot1-2(7094.999mil,85.574mil) on Top Layer And Track (7067.44mil,114.118mil)(7079.252mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cboot1-2(7094.999mil,85.574mil) on Top Layer And Track (7067.44mil,3.881mil)(7067.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cboot1-2(7094.999mil,85.574mil) on Top Layer And Track (7067.44mil,58.999mil)(7122.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cboot1-2(7094.999mil,85.574mil) on Top Layer And Track (7110.748mil,114.118mil)(7122.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cboot1-2(7094.999mil,85.574mil) on Top Layer And Track (7122.559mil,3.881mil)(7122.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cin1-1(7505.999mil,54.898mil) on Top Layer And Track (7468.476mil,97.312mil)(7468.476mil,128.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cin1-1(7505.999mil,54.898mil) on Top Layer And Track (7543.523mil,97.312mil)(7543.523mil,128.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cin1-2(7505.999mil,171.101mil) on Top Layer And Track (7468.476mil,97.312mil)(7468.476mil,128.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cin1-2(7505.999mil,171.101mil) on Top Layer And Track (7543.523mil,97.312mil)(7543.523mil,128.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cin2-1(7765.999mil,54.898mil) on Top Layer And Track (7728.476mil,97.312mil)(7728.476mil,128.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cin2-1(7765.999mil,54.898mil) on Top Layer And Track (7803.523mil,97.312mil)(7803.523mil,128.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cin2-2(7765.999mil,171.101mil) on Top Layer And Track (7728.476mil,97.312mil)(7728.476mil,128.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cin2-2(7765.999mil,171.101mil) on Top Layer And Track (7803.523mil,97.312mil)(7803.523mil,128.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cinx1-1(8014.999mil,32.425mil) on Top Layer And Track (7987.44mil,3.881mil)(7987.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cinx1-1(8014.999mil,32.425mil) on Top Layer And Track (7987.44mil,3.881mil)(7999.252mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cinx1-1(8014.999mil,32.425mil) on Top Layer And Track (7987.44mil,58.999mil)(8042.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cinx1-1(8014.999mil,32.425mil) on Top Layer And Track (8030.748mil,3.881mil)(8042.559mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cinx1-1(8014.999mil,32.425mil) on Top Layer And Track (8042.559mil,3.881mil)(8042.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cinx1-2(8014.999mil,85.574mil) on Top Layer And Track (7987.44mil,114.118mil)(7999.252mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cinx1-2(8014.999mil,85.574mil) on Top Layer And Track (7987.44mil,3.881mil)(7987.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cinx1-2(8014.999mil,85.574mil) on Top Layer And Track (7987.44mil,58.999mil)(8042.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cinx1-2(8014.999mil,85.574mil) on Top Layer And Track (8030.748mil,114.118mil)(8042.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cinx1-2(8014.999mil,85.574mil) on Top Layer And Track (8042.559mil,3.881mil)(8042.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cinx2-1(8334.999mil,32.425mil) on Top Layer And Track (8307.44mil,3.881mil)(8307.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cinx2-1(8334.999mil,32.425mil) on Top Layer And Track (8307.44mil,3.881mil)(8319.252mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cinx2-1(8334.999mil,32.425mil) on Top Layer And Track (8307.44mil,58.999mil)(8362.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cinx2-1(8334.999mil,32.425mil) on Top Layer And Track (8350.747mil,3.881mil)(8362.559mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cinx2-1(8334.999mil,32.425mil) on Top Layer And Track (8362.559mil,3.881mil)(8362.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cinx2-2(8334.999mil,85.574mil) on Top Layer And Track (8307.44mil,114.118mil)(8319.252mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cinx2-2(8334.999mil,85.574mil) on Top Layer And Track (8307.44mil,3.881mil)(8307.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cinx2-2(8334.999mil,85.574mil) on Top Layer And Track (8307.44mil,58.999mil)(8362.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cinx2-2(8334.999mil,85.574mil) on Top Layer And Track (8350.747mil,114.118mil)(8362.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cinx2-2(8334.999mil,85.574mil) on Top Layer And Track (8362.559mil,3.881mil)(8362.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cout1-1(6289.999mil,32.425mil) on Top Layer And Track (6262.44mil,3.881mil)(6262.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cout1-1(6289.999mil,32.425mil) on Top Layer And Track (6262.44mil,3.881mil)(6274.252mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cout1-1(6289.999mil,32.425mil) on Top Layer And Track (6262.44mil,58.999mil)(6317.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cout1-1(6289.999mil,32.425mil) on Top Layer And Track (6305.748mil,3.881mil)(6317.559mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cout1-1(6289.999mil,32.425mil) on Top Layer And Track (6317.559mil,3.881mil)(6317.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cout1-2(6289.999mil,85.574mil) on Top Layer And Track (6262.44mil,114.118mil)(6274.252mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cout1-2(6289.999mil,85.574mil) on Top Layer And Track (6262.44mil,3.881mil)(6262.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cout1-2(6289.999mil,85.574mil) on Top Layer And Track (6262.44mil,58.999mil)(6317.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cout1-2(6289.999mil,85.574mil) on Top Layer And Track (6305.748mil,114.118mil)(6317.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cout1-2(6289.999mil,85.574mil) on Top Layer And Track (6317.559mil,3.881mil)(6317.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cvcc1-1(4580.999mil,32.425mil) on Top Layer And Track (4553.44mil,3.881mil)(4553.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cvcc1-1(4580.999mil,32.425mil) on Top Layer And Track (4553.44mil,3.881mil)(4565.252mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cvcc1-1(4580.999mil,32.425mil) on Top Layer And Track (4553.44mil,58.999mil)(4608.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cvcc1-1(4580.999mil,32.425mil) on Top Layer And Track (4558.44mil,25.519mil)(4558.44mil,240.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cvcc1-1(4580.999mil,32.425mil) on Top Layer And Track (4558.44mil,25.519mil)(4663.559mil,25.519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cvcc1-1(4580.999mil,32.425mil) on Top Layer And Track (4596.748mil,3.881mil)(4608.559mil,3.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cvcc1-1(4580.999mil,32.425mil) on Top Layer And Track (4608.559mil,3.881mil)(4608.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cvcc1-2(4580.999mil,85.574mil) on Top Layer And Track (4553.44mil,114.118mil)(4565.252mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cvcc1-2(4580.999mil,85.574mil) on Top Layer And Track (4553.44mil,3.881mil)(4553.44mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Cvcc1-2(4580.999mil,85.574mil) on Top Layer And Track (4553.44mil,58.999mil)(4608.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Cvcc1-2(4580.999mil,85.574mil) on Top Layer And Track (4558.44mil,25.519mil)(4558.44mil,240.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Cvcc1-2(4580.999mil,85.574mil) on Top Layer And Track (4596.748mil,114.118mil)(4608.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad Cvcc1-2(4580.999mil,85.574mil) on Top Layer And Track (4608.559mil,3.881mil)(4608.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D1-1(10120.472mil,720mil) on Top Layer And Track (10089.999mil,692.44mil)(10209.055mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D1-1(10120.472mil,720mil) on Top Layer And Track (10089.999mil,747.559mil)(10209.055mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D1-1(10120.472mil,720mil) on Top Layer And Track (10143.11mil,710.157mil)(10143.11mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D1-1(10120.472mil,720mil) on Top Layer And Track (10143.11mil,710.157mil)(10156.889mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D1-1(10120.472mil,720mil) on Top Layer And Track (10143.11mil,720mil)(10143.11mil,729.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D1-1(10120.472mil,720mil) on Top Layer And Track (10143.11mil,729.842mil)(10156.889mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10089.999mil,692.44mil)(10209.055mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10089.999mil,747.559mil)(10209.055mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10143.11mil,710.157mil)(10156.889mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10143.11mil,729.842mil)(10156.889mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10156.889mil,711.141mil)(10156.889mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10156.889mil,720mil)(10156.889mil,728.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10204.999mil,692.44mil)(10204.999mil,710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10204.999mil,710mil)(10209.999mil,710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10204.999mil,730mil)(10204.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D1-2(10179.527mil,720mil) on Top Layer And Track (10204.999mil,730mil)(10209.999mil,730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D2-1(6612.472mil,31mil) on Top Layer And Track (6581.999mil,3.44mil)(6701.055mil,3.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D2-1(6612.472mil,31mil) on Top Layer And Track (6581.999mil,58.559mil)(6701.055mil,58.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-1(6612.472mil,31mil) on Top Layer And Track (6635.11mil,21.157mil)(6635.11mil,31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-1(6612.472mil,31mil) on Top Layer And Track (6635.11mil,21.157mil)(6648.889mil,31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-1(6612.472mil,31mil) on Top Layer And Track (6635.11mil,31mil)(6635.11mil,40.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-1(6612.472mil,31mil) on Top Layer And Track (6635.11mil,40.842mil)(6648.889mil,31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6581.999mil,3.44mil)(6701.055mil,3.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6581.999mil,58.559mil)(6701.055mil,58.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6635.11mil,21.157mil)(6648.889mil,31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6635.11mil,40.842mil)(6648.889mil,31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6648.889mil,22.141mil)(6648.889mil,31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6648.889mil,31mil)(6648.889mil,39.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6696.999mil,21mil)(6701.999mil,21mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6696.999mil,3.44mil)(6696.999mil,21mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6696.999mil,40.999mil)(6696.999mil,58.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D2-2(6671.527mil,31mil) on Top Layer And Track (6696.999mil,40.999mil)(6701.999mil,40.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D3-1(3530.472mil,1797.999mil) on Top Layer And Track (3499.999mil,1770.44mil)(3619.055mil,1770.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D3-1(3530.472mil,1797.999mil) on Top Layer And Track (3499.999mil,1825.559mil)(3619.055mil,1825.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-1(3530.472mil,1797.999mil) on Top Layer And Track (3553.11mil,1788.157mil)(3553.11mil,1797.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-1(3530.472mil,1797.999mil) on Top Layer And Track (3553.11mil,1788.157mil)(3566.889mil,1797.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-1(3530.472mil,1797.999mil) on Top Layer And Track (3553.11mil,1797.999mil)(3553.11mil,1807.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-1(3530.472mil,1797.999mil) on Top Layer And Track (3553.11mil,1807.842mil)(3566.889mil,1797.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3499.999mil,1770.44mil)(3619.055mil,1770.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3499.999mil,1825.559mil)(3619.055mil,1825.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3553.11mil,1788.157mil)(3566.889mil,1797.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3553.11mil,1807.842mil)(3566.889mil,1797.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3566.889mil,1789.141mil)(3566.889mil,1797.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3566.889mil,1797.999mil)(3566.889mil,1806.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3614.999mil,1770.44mil)(3614.999mil,1787.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3614.999mil,1787.999mil)(3619.999mil,1787.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3614.999mil,1807.999mil)(3614.999mil,1825.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D3-2(3589.527mil,1797.999mil) on Top Layer And Track (3614.999mil,1807.999mil)(3619.999mil,1807.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D4-1(2266.06mil,386mil) on Top Layer And Track (2235.588mil,358.44mil)(2354.643mil,358.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D4-1(2266.06mil,386mil) on Top Layer And Track (2235.588mil,413.559mil)(2354.643mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-1(2266.06mil,386mil) on Top Layer And Track (2288.698mil,376.157mil)(2288.698mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-1(2266.06mil,386mil) on Top Layer And Track (2288.698mil,376.157mil)(2302.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-1(2266.06mil,386mil) on Top Layer And Track (2288.698mil,386mil)(2288.698mil,395.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-1(2266.06mil,386mil) on Top Layer And Track (2288.698mil,395.842mil)(2302.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2235.588mil,358.44mil)(2354.643mil,358.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2235.588mil,413.559mil)(2354.643mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2288.698mil,376.157mil)(2302.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2288.698mil,395.842mil)(2302.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2302.477mil,377.141mil)(2302.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2302.477mil,386mil)(2302.477mil,394.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2350.588mil,358.44mil)(2350.588mil,376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2350.588mil,376mil)(2355.588mil,376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2350.588mil,396mil)(2350.588mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D4-2(2325.115mil,386mil) on Top Layer And Track (2350.588mil,396mil)(2355.588mil,396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D5-1(2442.06mil,386mil) on Top Layer And Track (2411.588mil,358.44mil)(2530.643mil,358.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D5-1(2442.06mil,386mil) on Top Layer And Track (2411.588mil,413.559mil)(2530.643mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-1(2442.06mil,386mil) on Top Layer And Track (2464.698mil,376.157mil)(2464.698mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-1(2442.06mil,386mil) on Top Layer And Track (2464.698mil,376.157mil)(2478.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-1(2442.06mil,386mil) on Top Layer And Track (2464.698mil,386mil)(2464.698mil,395.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-1(2442.06mil,386mil) on Top Layer And Track (2464.698mil,395.842mil)(2478.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2411.588mil,358.44mil)(2530.643mil,358.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2411.588mil,413.559mil)(2530.643mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2464.698mil,376.157mil)(2478.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2464.698mil,395.842mil)(2478.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2478.477mil,377.141mil)(2478.477mil,386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2478.477mil,386mil)(2478.477mil,394.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2526.588mil,358.44mil)(2526.588mil,376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2526.588mil,376mil)(2531.588mil,376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2526.588mil,396mil)(2526.588mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Pad D5-2(2501.115mil,386mil) on Top Layer And Track (2526.588mil,396mil)(2531.588mil,396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-2(4781.999mil,183mil) on Multi-Layer And Text "Cvcc1" (4560.499mil,147.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-1(4610.999mil,82.999mil) on Multi-Layer And Track (4553.44mil,58.999mil)(4608.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-1(4610.999mil,82.999mil) on Multi-Layer And Track (4596.748mil,114.118mil)(4608.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-1(4610.999mil,82.999mil) on Multi-Layer And Track (4608.559mil,3.881mil)(4608.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-2(4610.999mil,183mil) on Multi-Layer And Text "Cvcc1" (4560.499mil,147.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.758mil < 10mil) Between Pad MP1-1(3924.449mil,1684.449mil) on Multi-Layer And Track (3902.205mil,1754.724mil)(3902.205mil,1845.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.758mil < 10mil) Between Pad MP1-1(3924.449mil,1684.449mil) on Multi-Layer And Track (3994.724mil,1662.205mil)(4085.276mil,1662.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.758mil < 10mil) Between Pad MP1-1(3924.449mil,1915.551mil) on Multi-Layer And Track (3902.205mil,1754.724mil)(3902.205mil,1845.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.758mil < 10mil) Between Pad MP1-1(3924.449mil,1915.551mil) on Multi-Layer And Track (3994.724mil,1937.795mil)(4085.276mil,1937.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.758mil < 10mil) Between Pad MP1-1(4155.551mil,1684.449mil) on Multi-Layer And Track (3994.724mil,1662.205mil)(4085.276mil,1662.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.758mil < 10mil) Between Pad MP1-1(4155.551mil,1684.449mil) on Multi-Layer And Track (4177.795mil,1754.724mil)(4177.795mil,1845.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.758mil < 10mil) Between Pad MP1-1(4155.551mil,1915.551mil) on Multi-Layer And Track (3994.724mil,1937.795mil)(4085.276mil,1937.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.758mil < 10mil) Between Pad MP1-1(4155.551mil,1915.551mil) on Multi-Layer And Track (4177.795mil,1754.724mil)(4177.795mil,1845.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(4945.999mil,85.999mil) on Multi-Layer And Track (4883.44mil,58.999mil)(4938.559mil,58.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(4945.999mil,85.999mil) on Multi-Layer And Track (4926.748mil,114.118mil)(4938.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(4945.999mil,85.999mil) on Multi-Layer And Track (4938.559mil,3.881mil)(4938.559mil,114.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-2(4945.999mil,186mil) on Multi-Layer And Text "Cbias1" (4890.499mil,147.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-1(3592.126mil,467mil) on Top Layer And Track (3567.716mil,439.441mil)(3567.716mil,447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(3592.126mil,467mil) on Top Layer And Track (3567.716mil,439.441mil)(3667.716mil,439.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-1(3592.126mil,467mil) on Top Layer And Track (3567.716mil,487mil)(3567.716mil,494.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(3592.126mil,467mil) on Top Layer And Track (3567.716mil,494.559mil)(3667.716mil,494.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(3592.126mil,467mil) on Top Layer And Track (3617.716mil,439.441mil)(3617.716mil,494.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(3643.307mil,467mil) on Top Layer And Track (3567.716mil,439.441mil)(3667.716mil,439.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(3643.307mil,467mil) on Top Layer And Track (3567.716mil,494.559mil)(3667.716mil,494.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(3643.307mil,467mil) on Top Layer And Track (3617.716mil,439.441mil)(3617.716mil,494.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(3643.307mil,467mil) on Top Layer And Track (3667.716mil,439.441mil)(3667.716mil,447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(3643.307mil,467mil) on Top Layer And Track (3667.716mil,487mil)(3667.716mil,494.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(1379.588mil,1073.409mil) on Top Layer And Track (1352.028mil,1048.999mil)(1352.028mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-1(1379.588mil,1073.409mil) on Top Layer And Track (1352.028mil,1048.999mil)(1359.588mil,1048.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(1379.588mil,1073.409mil) on Top Layer And Track (1352.028mil,1098.999mil)(1407.147mil,1098.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-1(1379.588mil,1073.409mil) on Top Layer And Track (1399.588mil,1048.999mil)(1407.147mil,1048.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(1379.588mil,1073.409mil) on Top Layer And Track (1407.147mil,1048.999mil)(1407.147mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-1(1889.409mil,1374.999mil) on Top Layer And Track (1864.999mil,1347.44mil)(1864.999mil,1354.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(1889.409mil,1374.999mil) on Top Layer And Track (1864.999mil,1347.44mil)(1964.999mil,1347.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-1(1889.409mil,1374.999mil) on Top Layer And Track (1864.999mil,1394.999mil)(1864.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(1889.409mil,1374.999mil) on Top Layer And Track (1864.999mil,1402.559mil)(1964.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(1889.409mil,1374.999mil) on Top Layer And Track (1914.999mil,1347.44mil)(1914.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(1940.59mil,1374.999mil) on Top Layer And Track (1864.999mil,1347.44mil)(1964.999mil,1347.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(1940.59mil,1374.999mil) on Top Layer And Track (1864.999mil,1402.559mil)(1964.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(1940.59mil,1374.999mil) on Top Layer And Track (1914.999mil,1347.44mil)(1914.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-2(1940.59mil,1374.999mil) on Top Layer And Track (1964.999mil,1347.44mil)(1964.999mil,1354.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R11-2(1940.59mil,1374.999mil) on Top Layer And Track (1964.999mil,1394.999mil)(1964.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(1379.588mil,1124.59mil) on Top Layer And Track (1352.028mil,1048.999mil)(1352.028mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(1379.588mil,1124.59mil) on Top Layer And Track (1352.028mil,1098.999mil)(1407.147mil,1098.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-2(1379.588mil,1124.59mil) on Top Layer And Track (1352.028mil,1148.999mil)(1359.588mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-2(1379.588mil,1124.59mil) on Top Layer And Track (1399.588mil,1148.999mil)(1407.147mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(1379.588mil,1124.59mil) on Top Layer And Track (1407.147mil,1048.999mil)(1407.147mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1149.588mil,1073.409mil) on Top Layer And Track (1122.028mil,1048.999mil)(1122.028mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2-1(1149.588mil,1073.409mil) on Top Layer And Track (1122.028mil,1048.999mil)(1129.588mil,1048.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1149.588mil,1073.409mil) on Top Layer And Track (1122.028mil,1098.999mil)(1177.147mil,1098.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2-1(1149.588mil,1073.409mil) on Top Layer And Track (1169.588mil,1048.999mil)(1177.147mil,1048.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1149.588mil,1073.409mil) on Top Layer And Track (1177.147mil,1048.999mil)(1177.147mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1149.588mil,1124.59mil) on Top Layer And Track (1122.028mil,1048.999mil)(1122.028mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1149.588mil,1124.59mil) on Top Layer And Track (1122.028mil,1098.999mil)(1177.147mil,1098.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2-2(1149.588mil,1124.59mil) on Top Layer And Track (1122.028mil,1148.999mil)(1129.588mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2-2(1149.588mil,1124.59mil) on Top Layer And Track (1169.588mil,1148.999mil)(1177.147mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1149.588mil,1124.59mil) on Top Layer And Track (1177.147mil,1048.999mil)(1177.147mil,1148.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-1(9592.409mil,720mil) on Top Layer And Track (9567.999mil,692.44mil)(9567.999mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(9592.409mil,720mil) on Top Layer And Track (9567.999mil,692.44mil)(9667.999mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-1(9592.409mil,720mil) on Top Layer And Track (9567.999mil,740mil)(9567.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(9592.409mil,720mil) on Top Layer And Track (9567.999mil,747.559mil)(9667.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(9592.409mil,720mil) on Top Layer And Track (9617.999mil,692.44mil)(9617.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(9643.59mil,720mil) on Top Layer And Track (9567.999mil,692.44mil)(9667.999mil,692.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(9643.59mil,720mil) on Top Layer And Track (9567.999mil,747.559mil)(9667.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(9643.59mil,720mil) on Top Layer And Track (9617.999mil,692.44mil)(9617.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-2(9643.59mil,720mil) on Top Layer And Track (9667.999mil,692.44mil)(9667.999mil,700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-2(9643.59mil,720mil) on Top Layer And Track (9667.999mil,740mil)(9667.999mil,747.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(6059.881mil,47.999mil) on Top Layer And Track (6024.448mil,4.692mil)(6024.448mil,16.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R4-1(6059.881mil,47.999mil) on Top Layer And Track (6024.448mil,4.692mil)(6205.551mil,4.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(6059.881mil,47.999mil) on Top Layer And Track (6024.448mil,79.496mil)(6024.448mil,91.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R4-1(6059.881mil,47.999mil) on Top Layer And Track (6024.448mil,91.307mil)(6205.551mil,91.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R4-2(6170.118mil,47.999mil) on Top Layer And Track (6024.448mil,4.692mil)(6205.551mil,4.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R4-2(6170.118mil,47.999mil) on Top Layer And Track (6024.448mil,91.307mil)(6205.551mil,91.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(6170.118mil,47.999mil) on Top Layer And Track (6205.551mil,4.692mil)(6205.551mil,16.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(6170.118mil,47.999mil) on Top Layer And Track (6205.551mil,79.496mil)(6205.551mil,91.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(3201.693mil,708mil) on Top Layer And Track (3177.284mil,680.441mil)(3177.284mil,688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(3201.693mil,708mil) on Top Layer And Track (3177.284mil,680.441mil)(3277.284mil,680.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(3201.693mil,708mil) on Top Layer And Track (3177.284mil,728mil)(3177.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(3201.693mil,708mil) on Top Layer And Track (3177.284mil,735.559mil)(3277.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(3201.693mil,708mil) on Top Layer And Track (3227.284mil,680.441mil)(3227.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3252.874mil,708mil) on Top Layer And Track (3177.284mil,680.441mil)(3277.284mil,680.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3252.874mil,708mil) on Top Layer And Track (3177.284mil,735.559mil)(3277.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3252.874mil,708mil) on Top Layer And Track (3227.284mil,680.441mil)(3227.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(3252.874mil,708mil) on Top Layer And Track (3277.284mil,680.441mil)(3277.284mil,688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(3252.874mil,708mil) on Top Layer And Track (3277.284mil,728mil)(3277.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(3031.693mil,708mil) on Top Layer And Track (3007.284mil,680.441mil)(3007.284mil,688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(3031.693mil,708mil) on Top Layer And Track (3007.284mil,680.441mil)(3107.284mil,680.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(3031.693mil,708mil) on Top Layer And Track (3007.284mil,728mil)(3007.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(3031.693mil,708mil) on Top Layer And Track (3007.284mil,735.559mil)(3107.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(3031.693mil,708mil) on Top Layer And Track (3057.284mil,680.441mil)(3057.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(3082.874mil,708mil) on Top Layer And Track (3007.284mil,680.441mil)(3107.284mil,680.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(3082.874mil,708mil) on Top Layer And Track (3007.284mil,735.559mil)(3107.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(3082.874mil,708mil) on Top Layer And Track (3057.284mil,680.441mil)(3057.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(3082.874mil,708mil) on Top Layer And Track (3107.284mil,680.441mil)(3107.284mil,688mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(3082.874mil,708mil) on Top Layer And Track (3107.284mil,728mil)(3107.284mil,735.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-1(2230.409mil,1374.999mil) on Top Layer And Track (2205.999mil,1347.44mil)(2205.999mil,1354.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2230.409mil,1374.999mil) on Top Layer And Track (2205.999mil,1347.44mil)(2305.999mil,1347.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-1(2230.409mil,1374.999mil) on Top Layer And Track (2205.999mil,1394.999mil)(2205.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2230.409mil,1374.999mil) on Top Layer And Track (2205.999mil,1402.559mil)(2305.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2230.409mil,1374.999mil) on Top Layer And Track (2255.999mil,1347.44mil)(2255.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2281.59mil,1374.999mil) on Top Layer And Track (2205.999mil,1347.44mil)(2305.999mil,1347.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2281.59mil,1374.999mil) on Top Layer And Track (2205.999mil,1402.559mil)(2305.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2281.59mil,1374.999mil) on Top Layer And Track (2255.999mil,1347.44mil)(2255.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-2(2281.59mil,1374.999mil) on Top Layer And Track (2305.999mil,1347.44mil)(2305.999mil,1354.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-2(2281.59mil,1374.999mil) on Top Layer And Track (2305.999mil,1394.999mil)(2305.999mil,1402.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-1(2091.997mil,386mil) on Top Layer And Track (2067.588mil,358.44mil)(2067.588mil,366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2091.997mil,386mil) on Top Layer And Track (2067.588mil,358.44mil)(2167.588mil,358.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-1(2091.997mil,386mil) on Top Layer And Track (2067.588mil,406mil)(2067.588mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2091.997mil,386mil) on Top Layer And Track (2067.588mil,413.559mil)(2167.588mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2091.997mil,386mil) on Top Layer And Track (2117.588mil,358.44mil)(2117.588mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2143.178mil,386mil) on Top Layer And Track (2067.588mil,358.44mil)(2167.588mil,358.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2143.178mil,386mil) on Top Layer And Track (2067.588mil,413.559mil)(2167.588mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2143.178mil,386mil) on Top Layer And Track (2117.588mil,358.44mil)(2117.588mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-2(2143.178mil,386mil) on Top Layer And Track (2167.588mil,358.44mil)(2167.588mil,366mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8-2(2143.178mil,386mil) on Top Layer And Track (2167.588mil,406mil)(2167.588mil,413.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-1(274.714mil,1069mil) on Top Layer And Track (250.304mil,1041.441mil)(250.304mil,1049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(274.714mil,1069mil) on Top Layer And Track (250.304mil,1041.441mil)(350.305mil,1041.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-1(274.714mil,1069mil) on Top Layer And Track (250.304mil,1089mil)(250.304mil,1096.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(274.714mil,1069mil) on Top Layer And Track (250.304mil,1096.559mil)(350.305mil,1096.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(274.714mil,1069mil) on Top Layer And Track (300.305mil,1041.441mil)(300.305mil,1096.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(325.895mil,1069mil) on Top Layer And Track (250.304mil,1041.441mil)(350.305mil,1041.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(325.895mil,1069mil) on Top Layer And Track (250.304mil,1096.559mil)(350.305mil,1096.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(325.895mil,1069mil) on Top Layer And Track (300.305mil,1041.441mil)(300.305mil,1096.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(325.895mil,1069mil) on Top Layer And Track (350.305mil,1041.441mil)(350.305mil,1049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(325.895mil,1069mil) on Top Layer And Track (350.305mil,1089mil)(350.305mil,1096.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rfbt1-1(6785.999mil,29.409mil) on Top Layer And Track (6758.44mil,54.999mil)(6813.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rfbt1-1(6785.999mil,29.409mil) on Top Layer And Track (6758.44mil,5mil)(6758.44mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad Rfbt1-1(6785.999mil,29.409mil) on Top Layer And Track (6758.44mil,5mil)(6765.999mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad Rfbt1-1(6785.999mil,29.409mil) on Top Layer And Track (6805.999mil,5mil)(6813.559mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rfbt1-1(6785.999mil,29.409mil) on Top Layer And Track (6813.559mil,5mil)(6813.559mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad Rfbt1-2(6785.999mil,80.59mil) on Top Layer And Track (6758.44mil,104.999mil)(6765.999mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rfbt1-2(6785.999mil,80.59mil) on Top Layer And Track (6758.44mil,54.999mil)(6813.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rfbt1-2(6785.999mil,80.59mil) on Top Layer And Track (6758.44mil,5mil)(6758.44mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad Rfbt1-2(6785.999mil,80.59mil) on Top Layer And Track (6805.999mil,104.999mil)(6813.559mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rfbt1-2(6785.999mil,80.59mil) on Top Layer And Track (6813.559mil,5mil)(6813.559mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rreset1-1(5290.999mil,29.409mil) on Top Layer And Track (5263.44mil,54.999mil)(5318.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rreset1-1(5290.999mil,29.409mil) on Top Layer And Track (5263.44mil,5mil)(5263.44mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad Rreset1-1(5290.999mil,29.409mil) on Top Layer And Track (5263.44mil,5mil)(5270.999mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad Rreset1-1(5290.999mil,29.409mil) on Top Layer And Track (5310.999mil,5mil)(5318.559mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rreset1-1(5290.999mil,29.409mil) on Top Layer And Track (5318.559mil,5mil)(5318.559mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Rreset1-2(5290.999mil,80.59mil) on Top Layer And Track (5138.897mil,88.897mil)(5501.102mil,88.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad Rreset1-2(5290.999mil,80.59mil) on Top Layer And Track (5263.44mil,104.999mil)(5270.999mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rreset1-2(5290.999mil,80.59mil) on Top Layer And Track (5263.44mil,54.999mil)(5318.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rreset1-2(5290.999mil,80.59mil) on Top Layer And Track (5263.44mil,5mil)(5263.44mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad Rreset1-2(5290.999mil,80.59mil) on Top Layer And Track (5310.999mil,104.999mil)(5318.559mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Rreset1-2(5290.999mil,80.59mil) on Top Layer And Track (5318.559mil,5mil)(5318.559mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.933mil < 10mil) Between Pad U2-12(8852.354mil,139.551mil) on Top Layer And Text "RefDes" (8836.999mil,3.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-13(8832.669mil,139.551mil) on Top Layer And Text "RefDes" (8836.999mil,3.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-14(8790.346mil,134.629mil) on Top Layer And Text "RefDes" (8836.999mil,3.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-16(8774.086mil,78.999mil) on Top Layer And Text "RefDes" (8836.999mil,3.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-2(8790.346mil,23.37mil) on Top Layer And Text "RefDes" (8836.999mil,3.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(8832.669mil,18.448mil) on Top Layer And Text "RefDes" (8836.999mil,3.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.933mil < 10mil) Between Pad U2-4(8852.354mil,18.448mil) on Top Layer And Text "RefDes" (8836.999mil,3.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.705mil < 10mil) Between Pad U3-12(5091.653mil,201.102mil) on Top Layer And Text "Cbias1" (4890.499mil,147.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-13(5091.653mil,181.417mil) on Top Layer And Text "Cbias1" (4890.499mil,147.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-14(5091.653mil,161.732mil) on Top Layer And Text "Cbias1" (4890.499mil,147.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-15(5091.653mil,142.047mil) on Top Layer And Text "Cbias1" (4890.499mil,147.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.476mil < 10mil) Between Pad U3-21(5251.102mil,41.653mil) on Top Layer And Track (5263.44mil,54.999mil)(5318.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.476mil < 10mil) Between Pad U3-21(5251.102mil,41.653mil) on Top Layer And Track (5263.44mil,5mil)(5263.44mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad U3-21(5251.102mil,41.653mil) on Top Layer And Track (5263.44mil,5mil)(5270.999mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-22(5270.787mil,41.653mil) on Top Layer And Track (5263.44mil,54.999mil)(5318.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-22(5270.787mil,41.653mil) on Top Layer And Track (5263.44mil,5mil)(5263.44mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.2mil < 10mil) Between Pad U3-22(5270.787mil,41.653mil) on Top Layer And Track (5263.44mil,5mil)(5270.999mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-23(5290.472mil,41.653mil) on Top Layer And Track (5263.44mil,54.999mil)(5318.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-24(5310.157mil,41.653mil) on Top Layer And Track (5263.44mil,54.999mil)(5318.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.232mil < 10mil) Between Pad U3-24(5310.157mil,41.653mil) on Top Layer And Track (5310.999mil,5mil)(5318.559mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-24(5310.157mil,41.653mil) on Top Layer And Track (5318.559mil,5mil)(5318.559mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U3-25(5329.842mil,41.653mil) on Top Layer And Track (5263.44mil,54.999mil)(5318.559mil,54.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.94mil < 10mil) Between Pad U3-25(5329.842mil,41.653mil) on Top Layer And Track (5310.999mil,5mil)(5318.559mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.94mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Pad U3-25(5329.842mil,41.653mil) on Top Layer And Track (5318.559mil,5mil)(5318.559mil,104.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.228mil < 10mil) Between Pad U3-33(5548.346mil,122.362mil) on Top Layer And Text "Rreset1" (5270.499mil,139.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-34(5548.346mil,142.047mil) on Top Layer And Text "Rreset1" (5270.499mil,139.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-35(5548.346mil,161.732mil) on Top Layer And Text "Rreset1" (5270.499mil,139.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-36(5548.346mil,181.417mil) on Top Layer And Text "Rreset1" (5270.499mil,139.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.39mil < 10mil) Between Pad U3-37(5548.346mil,201.102mil) on Top Layer And Text "Rreset1" (5270.499mil,139.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.39mil]
Rule Violations :392

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Cbias1" (4890.499mil,147.5mil) on Top Overlay And Track (4896.984mil,35.999mil)(4896.984mil,336mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Cbias1" (4890.499mil,147.5mil) on Top Overlay And Track (4995.015mil,35.999mil)(4995.015mil,336mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Cbias1" (4890.499mil,147.5mil) on Top Overlay And Track (5138.897mil,88.897mil)(5138.897mil,451.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Cvcc1" (4560.499mil,147.5mil) on Top Overlay And Track (4558.44mil,25.519mil)(4558.44mil,240.48mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Cvcc1" (4560.499mil,147.5mil) on Top Overlay And Track (4663.559mil,25.519mil)(4663.559mil,240.48mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.056mil < 10mil) Between Text "Cvcc1" (4560.499mil,147.5mil) on Top Overlay And Track (4729.44mil,25.519mil)(4729.44mil,240.48mil) on Top Overlay Silk Text to Silk Clearance [0.056mil]
   Violation between Silk To Silk Clearance Constraint: (5.206mil < 10mil) Between Text "Cvcc1" (4560.499mil,147.5mil) on Top Overlay And Track (4834.559mil,25.519mil)(4834.559mil,240.48mil) on Top Overlay Silk Text to Silk Clearance [5.206mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (3573.999mil,528mil) on Top Overlay And Track (3694.524mil,363.078mil)(3694.524mil,872.921mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.383mil < 10mil) Between Text "Rreset1" (5270.499mil,139.5mil) on Top Overlay And Track (5501.102mil,88.897mil)(5501.102mil,451.102mil) on Top Overlay Silk Text to Silk Clearance [0.383mil]
Rule Violations :9

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 10mil, Vertical Gap = 10mil ) (All),(All) 
   Violation between Component Clearance Constraint: (Collision < 10mil) Between LCC Component U3-STM32F446RCT6 (5319.999mil,270mil) on Top Layer And SMT Small Component Rreset1-100 kOhms (5290.999mil,54.999mil) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 10mil) Between Small Component J3-TSW-102-07-L-S (4610.999mil,133mil) on Top Layer And SMT Small Component Cvcc1-1F (4580.999mil,58.999mil) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 10mil) Between Small Component P1-22-28-4033 (4945.999mil,186mil) on Top Layer And SMT Small Component Cbias1-0.1 F (4910.999mil,58.999mil) on Top Layer 
Rule Violations :3

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01