<profile>

<section name = "Vitis HLS Report for 'dense_and_write'" level="0">
<item name = "Date">Sat Feb 14 12:50:40 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">cnn_accl</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4082, 4082, 40.820 us, 40.820 us, 4082, 4082, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84">dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, 4065, 4065, 40.650 us, 40.650 us, 4059, 4059, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100">dense_and_write_Pipeline_VITIS_LOOP_88_5, 12, 12, 0.120 us, 0.120 us, 11, 11, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 11, 1546, 1555, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 55, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84">dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, 0, 11, 1506, 1414, 0</column>
<column name="grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100">dense_and_write_Pipeline_VITIS_LOOP_88_5, 0, 0, 40, 141, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100_out_stream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="pool_stream_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_and_write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_and_write, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_and_write, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_and_write, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dense_and_write, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_and_write, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_and_write, return value</column>
<column name="pool_stream_dout">in, 32, ap_fifo, pool_stream, pointer</column>
<column name="pool_stream_num_data_valid">in, 3, ap_fifo, pool_stream, pointer</column>
<column name="pool_stream_fifo_cap">in, 3, ap_fifo, pool_stream, pointer</column>
<column name="pool_stream_empty_n">in, 1, ap_fifo, pool_stream, pointer</column>
<column name="pool_stream_read">out, 1, ap_fifo, pool_stream, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, out_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 1, axis, out_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 1, axis, out_stream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
