
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae50  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009c8  0800af60  0800af60  0000bf60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b928  0800b928  0000c928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800b930  0800b930  0000c930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b938  0800b938  0000c938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006d0  20000000  0800b93c  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000844  200006d0  0800c00c  0000d6d0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000f14  0800c00c  0000df14  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0000d6d0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c136  00000000  00000000  0000d6f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002dfe  00000000  00000000  0001982f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000dc0  00000000  00000000  0001c630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000a43  00000000  00000000  0001d3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000047de  00000000  00000000  0001de33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001077c  00000000  00000000  00022611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00081332  00000000  00000000  00032d8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  000b40bf  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004ce0  00000000  00000000  000b4104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004d  00000000  00000000  000b8de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006d0 	.word	0x200006d0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800af48 	.word	0x0800af48

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006d4 	.word	0x200006d4
 800014c:	0800af48 	.word	0x0800af48

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b968 	b.w	8000d70 <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	9d08      	ldr	r5, [sp, #32]
 8000abe:	460c      	mov	r4, r1
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d14e      	bne.n	8000b62 <__udivmoddi4+0xaa>
 8000ac4:	4694      	mov	ip, r2
 8000ac6:	458c      	cmp	ip, r1
 8000ac8:	4686      	mov	lr, r0
 8000aca:	fab2 f282 	clz	r2, r2
 8000ace:	d962      	bls.n	8000b96 <__udivmoddi4+0xde>
 8000ad0:	b14a      	cbz	r2, 8000ae6 <__udivmoddi4+0x2e>
 8000ad2:	f1c2 0320 	rsb	r3, r2, #32
 8000ad6:	4091      	lsls	r1, r2
 8000ad8:	fa20 f303 	lsr.w	r3, r0, r3
 8000adc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ae0:	4319      	orrs	r1, r3
 8000ae2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ae6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aea:	fbb1 f4f7 	udiv	r4, r1, r7
 8000aee:	fb07 1114 	mls	r1, r7, r4, r1
 8000af2:	fa1f f68c 	uxth.w	r6, ip
 8000af6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000afa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000afe:	fb04 f106 	mul.w	r1, r4, r6
 8000b02:	4299      	cmp	r1, r3
 8000b04:	d90a      	bls.n	8000b1c <__udivmoddi4+0x64>
 8000b06:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b0e:	f080 8110 	bcs.w	8000d32 <__udivmoddi4+0x27a>
 8000b12:	4299      	cmp	r1, r3
 8000b14:	f240 810d 	bls.w	8000d32 <__udivmoddi4+0x27a>
 8000b18:	3c02      	subs	r4, #2
 8000b1a:	4463      	add	r3, ip
 8000b1c:	1a59      	subs	r1, r3, r1
 8000b1e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b22:	fb07 1110 	mls	r1, r7, r0, r1
 8000b26:	fb00 f606 	mul.w	r6, r0, r6
 8000b2a:	fa1f f38e 	uxth.w	r3, lr
 8000b2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b32:	429e      	cmp	r6, r3
 8000b34:	d90a      	bls.n	8000b4c <__udivmoddi4+0x94>
 8000b36:	eb1c 0303 	adds.w	r3, ip, r3
 8000b3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b3e:	f080 80fa 	bcs.w	8000d36 <__udivmoddi4+0x27e>
 8000b42:	429e      	cmp	r6, r3
 8000b44:	f240 80f7 	bls.w	8000d36 <__udivmoddi4+0x27e>
 8000b48:	4463      	add	r3, ip
 8000b4a:	3802      	subs	r0, #2
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	1b9b      	subs	r3, r3, r6
 8000b50:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b54:	b11d      	cbz	r5, 8000b5e <__udivmoddi4+0xa6>
 8000b56:	40d3      	lsrs	r3, r2
 8000b58:	2200      	movs	r2, #0
 8000b5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d905      	bls.n	8000b72 <__udivmoddi4+0xba>
 8000b66:	b10d      	cbz	r5, 8000b6c <__udivmoddi4+0xb4>
 8000b68:	e9c5 0100 	strd	r0, r1, [r5]
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4608      	mov	r0, r1
 8000b70:	e7f5      	b.n	8000b5e <__udivmoddi4+0xa6>
 8000b72:	fab3 f183 	clz	r1, r3
 8000b76:	2900      	cmp	r1, #0
 8000b78:	d146      	bne.n	8000c08 <__udivmoddi4+0x150>
 8000b7a:	42a3      	cmp	r3, r4
 8000b7c:	d302      	bcc.n	8000b84 <__udivmoddi4+0xcc>
 8000b7e:	4290      	cmp	r0, r2
 8000b80:	f0c0 80ee 	bcc.w	8000d60 <__udivmoddi4+0x2a8>
 8000b84:	1a86      	subs	r6, r0, r2
 8000b86:	eb64 0303 	sbc.w	r3, r4, r3
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	2d00      	cmp	r5, #0
 8000b8e:	d0e6      	beq.n	8000b5e <__udivmoddi4+0xa6>
 8000b90:	e9c5 6300 	strd	r6, r3, [r5]
 8000b94:	e7e3      	b.n	8000b5e <__udivmoddi4+0xa6>
 8000b96:	2a00      	cmp	r2, #0
 8000b98:	f040 808f 	bne.w	8000cba <__udivmoddi4+0x202>
 8000b9c:	eba1 040c 	sub.w	r4, r1, ip
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ba6:	fa1f f78c 	uxth.w	r7, ip
 8000baa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bae:	fb08 4416 	mls	r4, r8, r6, r4
 8000bb2:	fb07 f006 	mul.w	r0, r7, r6
 8000bb6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bbe:	4298      	cmp	r0, r3
 8000bc0:	d908      	bls.n	8000bd4 <__udivmoddi4+0x11c>
 8000bc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bca:	d202      	bcs.n	8000bd2 <__udivmoddi4+0x11a>
 8000bcc:	4298      	cmp	r0, r3
 8000bce:	f200 80cb 	bhi.w	8000d68 <__udivmoddi4+0x2b0>
 8000bd2:	4626      	mov	r6, r4
 8000bd4:	1a1c      	subs	r4, r3, r0
 8000bd6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bda:	fb08 4410 	mls	r4, r8, r0, r4
 8000bde:	fb00 f707 	mul.w	r7, r0, r7
 8000be2:	fa1f f38e 	uxth.w	r3, lr
 8000be6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bea:	429f      	cmp	r7, r3
 8000bec:	d908      	bls.n	8000c00 <__udivmoddi4+0x148>
 8000bee:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x146>
 8000bf8:	429f      	cmp	r7, r3
 8000bfa:	f200 80ae 	bhi.w	8000d5a <__udivmoddi4+0x2a2>
 8000bfe:	4620      	mov	r0, r4
 8000c00:	1bdb      	subs	r3, r3, r7
 8000c02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c06:	e7a5      	b.n	8000b54 <__udivmoddi4+0x9c>
 8000c08:	f1c1 0720 	rsb	r7, r1, #32
 8000c0c:	408b      	lsls	r3, r1
 8000c0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c16:	fa24 f607 	lsr.w	r6, r4, r7
 8000c1a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c1e:	fbb6 f8f9 	udiv	r8, r6, r9
 8000c22:	fa1f fe8c 	uxth.w	lr, ip
 8000c26:	fb09 6618 	mls	r6, r9, r8, r6
 8000c2a:	fa20 f307 	lsr.w	r3, r0, r7
 8000c2e:	408c      	lsls	r4, r1
 8000c30:	fa00 fa01 	lsl.w	sl, r0, r1
 8000c34:	fb08 f00e 	mul.w	r0, r8, lr
 8000c38:	431c      	orrs	r4, r3
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c40:	4298      	cmp	r0, r3
 8000c42:	fa02 f201 	lsl.w	r2, r2, r1
 8000c46:	d90a      	bls.n	8000c5e <__udivmoddi4+0x1a6>
 8000c48:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4c:	f108 36ff 	add.w	r6, r8, #4294967295
 8000c50:	f080 8081 	bcs.w	8000d56 <__udivmoddi4+0x29e>
 8000c54:	4298      	cmp	r0, r3
 8000c56:	d97e      	bls.n	8000d56 <__udivmoddi4+0x29e>
 8000c58:	f1a8 0802 	sub.w	r8, r8, #2
 8000c5c:	4463      	add	r3, ip
 8000c5e:	1a1e      	subs	r6, r3, r0
 8000c60:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c64:	fb09 6613 	mls	r6, r9, r3, r6
 8000c68:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000c72:	45a6      	cmp	lr, r4
 8000c74:	d908      	bls.n	8000c88 <__udivmoddi4+0x1d0>
 8000c76:	eb1c 0404 	adds.w	r4, ip, r4
 8000c7a:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c7e:	d266      	bcs.n	8000d4e <__udivmoddi4+0x296>
 8000c80:	45a6      	cmp	lr, r4
 8000c82:	d964      	bls.n	8000d4e <__udivmoddi4+0x296>
 8000c84:	3b02      	subs	r3, #2
 8000c86:	4464      	add	r4, ip
 8000c88:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000c8c:	fba0 8302 	umull	r8, r3, r0, r2
 8000c90:	eba4 040e 	sub.w	r4, r4, lr
 8000c94:	429c      	cmp	r4, r3
 8000c96:	46c6      	mov	lr, r8
 8000c98:	461e      	mov	r6, r3
 8000c9a:	d350      	bcc.n	8000d3e <__udivmoddi4+0x286>
 8000c9c:	d04d      	beq.n	8000d3a <__udivmoddi4+0x282>
 8000c9e:	b155      	cbz	r5, 8000cb6 <__udivmoddi4+0x1fe>
 8000ca0:	ebba 030e 	subs.w	r3, sl, lr
 8000ca4:	eb64 0406 	sbc.w	r4, r4, r6
 8000ca8:	fa04 f707 	lsl.w	r7, r4, r7
 8000cac:	40cb      	lsrs	r3, r1
 8000cae:	431f      	orrs	r7, r3
 8000cb0:	40cc      	lsrs	r4, r1
 8000cb2:	e9c5 7400 	strd	r7, r4, [r5]
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	e751      	b.n	8000b5e <__udivmoddi4+0xa6>
 8000cba:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cbe:	f1c2 0320 	rsb	r3, r2, #32
 8000cc2:	40d9      	lsrs	r1, r3
 8000cc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd0:	fbb1 f0f8 	udiv	r0, r1, r8
 8000cd4:	fb08 1110 	mls	r1, r8, r0, r1
 8000cd8:	4094      	lsls	r4, r2
 8000cda:	431c      	orrs	r4, r3
 8000cdc:	fa1f f78c 	uxth.w	r7, ip
 8000ce0:	0c23      	lsrs	r3, r4, #16
 8000ce2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce6:	fb00 f107 	mul.w	r1, r0, r7
 8000cea:	4299      	cmp	r1, r3
 8000cec:	d908      	bls.n	8000d00 <__udivmoddi4+0x248>
 8000cee:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cf6:	d22c      	bcs.n	8000d52 <__udivmoddi4+0x29a>
 8000cf8:	4299      	cmp	r1, r3
 8000cfa:	d92a      	bls.n	8000d52 <__udivmoddi4+0x29a>
 8000cfc:	3802      	subs	r0, #2
 8000cfe:	4463      	add	r3, ip
 8000d00:	1a5b      	subs	r3, r3, r1
 8000d02:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d06:	fb08 3311 	mls	r3, r8, r1, r3
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d10:	fb01 f307 	mul.w	r3, r1, r7
 8000d14:	42a3      	cmp	r3, r4
 8000d16:	d908      	bls.n	8000d2a <__udivmoddi4+0x272>
 8000d18:	eb1c 0404 	adds.w	r4, ip, r4
 8000d1c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d20:	d213      	bcs.n	8000d4a <__udivmoddi4+0x292>
 8000d22:	42a3      	cmp	r3, r4
 8000d24:	d911      	bls.n	8000d4a <__udivmoddi4+0x292>
 8000d26:	3902      	subs	r1, #2
 8000d28:	4464      	add	r4, ip
 8000d2a:	1ae4      	subs	r4, r4, r3
 8000d2c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d30:	e73b      	b.n	8000baa <__udivmoddi4+0xf2>
 8000d32:	4604      	mov	r4, r0
 8000d34:	e6f2      	b.n	8000b1c <__udivmoddi4+0x64>
 8000d36:	4608      	mov	r0, r1
 8000d38:	e708      	b.n	8000b4c <__udivmoddi4+0x94>
 8000d3a:	45c2      	cmp	sl, r8
 8000d3c:	d2af      	bcs.n	8000c9e <__udivmoddi4+0x1e6>
 8000d3e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d42:	eb63 060c 	sbc.w	r6, r3, ip
 8000d46:	3801      	subs	r0, #1
 8000d48:	e7a9      	b.n	8000c9e <__udivmoddi4+0x1e6>
 8000d4a:	4631      	mov	r1, r6
 8000d4c:	e7ed      	b.n	8000d2a <__udivmoddi4+0x272>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	e79a      	b.n	8000c88 <__udivmoddi4+0x1d0>
 8000d52:	4630      	mov	r0, r6
 8000d54:	e7d4      	b.n	8000d00 <__udivmoddi4+0x248>
 8000d56:	46b0      	mov	r8, r6
 8000d58:	e781      	b.n	8000c5e <__udivmoddi4+0x1a6>
 8000d5a:	4463      	add	r3, ip
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	e74f      	b.n	8000c00 <__udivmoddi4+0x148>
 8000d60:	4606      	mov	r6, r0
 8000d62:	4623      	mov	r3, r4
 8000d64:	4608      	mov	r0, r1
 8000d66:	e711      	b.n	8000b8c <__udivmoddi4+0xd4>
 8000d68:	3e02      	subs	r6, #2
 8000d6a:	4463      	add	r3, ip
 8000d6c:	e732      	b.n	8000bd4 <__udivmoddi4+0x11c>
 8000d6e:	bf00      	nop

08000d70 <__aeabi_idiv0>:
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8000d78:	4b07      	ldr	r3, [pc, #28]	@ (8000d98 <DMA1_Channel1_IRQHandler+0x24>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8000d7e:	4807      	ldr	r0, [pc, #28]	@ (8000d9c <DMA1_Channel1_IRQHandler+0x28>)
 8000d80:	f001 fde0 	bl	8002944 <HAL_DMA_IRQHandler>
	if(callback_function)
 8000d84:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <DMA1_Channel1_IRQHandler+0x2c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d002      	beq.n	8000d92 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8000d8c:	4b04      	ldr	r3, [pc, #16]	@ (8000da0 <DMA1_Channel1_IRQHandler+0x2c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4798      	blx	r3
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000734 	.word	0x20000734
 8000d9c:	200006ec 	.word	0x200006ec
 8000da0:	20000730 	.word	0x20000730

08000da4 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	2201      	movs	r2, #1
 8000db2:	fa02 f303 	lsl.w	r3, r2, r3
 8000db6:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8000db8:	4b10      	ldr	r3, [pc, #64]	@ (8000dfc <EXTI_call+0x58>)
 8000dba:	695a      	ldr	r2, [r3, #20]
 8000dbc:	89fb      	ldrh	r3, [r7, #14]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d016      	beq.n	8000df2 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8000dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000dfc <EXTI_call+0x58>)
 8000dc6:	89fb      	ldrh	r3, [r7, #14]
 8000dc8:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8000dca:	4b0d      	ldr	r3, [pc, #52]	@ (8000e00 <EXTI_call+0x5c>)
 8000dcc:	881a      	ldrh	r2, [r3, #0]
 8000dce:	89fb      	ldrh	r3, [r7, #14]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d00c      	beq.n	8000df2 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <EXTI_call+0x60>)
 8000ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d006      	beq.n	8000df2 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	4a07      	ldr	r2, [pc, #28]	@ (8000e04 <EXTI_call+0x60>)
 8000de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dec:	89fa      	ldrh	r2, [r7, #14]
 8000dee:	4610      	mov	r0, r2
 8000df0:	4798      	blx	r3
		}
	}
}
 8000df2:	bf00      	nop
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40010400 	.word	0x40010400
 8000e00:	20000778 	.word	0x20000778
 8000e04:	20000738 	.word	0x20000738

08000e08 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f7ff ffc9 	bl	8000da4 <EXTI_call>
}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f7ff ffc2 	bl	8000da4 <EXTI_call>
}
 8000e20:	bf00      	nop
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8000e28:	2002      	movs	r0, #2
 8000e2a:	f7ff ffbb 	bl	8000da4 <EXTI_call>
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8000e36:	2003      	movs	r0, #3
 8000e38:	f7ff ffb4 	bl	8000da4 <EXTI_call>
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8000e44:	2004      	movs	r0, #4
 8000e46:	f7ff ffad 	bl	8000da4 <EXTI_call>
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8000e52:	2005      	movs	r0, #5
 8000e54:	f7ff ffa6 	bl	8000da4 <EXTI_call>
	EXTI_call(6);
 8000e58:	2006      	movs	r0, #6
 8000e5a:	f7ff ffa3 	bl	8000da4 <EXTI_call>
	EXTI_call(7);
 8000e5e:	2007      	movs	r0, #7
 8000e60:	f7ff ffa0 	bl	8000da4 <EXTI_call>
	EXTI_call(8);
 8000e64:	2008      	movs	r0, #8
 8000e66:	f7ff ff9d 	bl	8000da4 <EXTI_call>
	EXTI_call(9);
 8000e6a:	2009      	movs	r0, #9
 8000e6c:	f7ff ff9a 	bl	8000da4 <EXTI_call>
}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8000e78:	200a      	movs	r0, #10
 8000e7a:	f7ff ff93 	bl	8000da4 <EXTI_call>
	EXTI_call(11);
 8000e7e:	200b      	movs	r0, #11
 8000e80:	f7ff ff90 	bl	8000da4 <EXTI_call>
	EXTI_call(12);
 8000e84:	200c      	movs	r0, #12
 8000e86:	f7ff ff8d 	bl	8000da4 <EXTI_call>
	EXTI_call(13);
 8000e8a:	200d      	movs	r0, #13
 8000e8c:	f7ff ff8a 	bl	8000da4 <EXTI_call>
	EXTI_call(14);
 8000e90:	200e      	movs	r0, #14
 8000e92:	f7ff ff87 	bl	8000da4 <EXTI_call>
	EXTI_call(15);
 8000e96:	200f      	movs	r0, #15
 8000e98:	f7ff ff84 	bl	8000da4 <EXTI_call>
}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	@ 0x24
 8000ea4:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8000ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000ea8:	699b      	ldr	r3, [r3, #24]
 8000eaa:	4a2c      	ldr	r2, [pc, #176]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	6193      	str	r3, [r2, #24]
 8000eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	f003 0304 	and.w	r3, r3, #4
 8000eba:	61bb      	str	r3, [r7, #24]
 8000ebc:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ebe:	4b27      	ldr	r3, [pc, #156]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	4a26      	ldr	r2, [pc, #152]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000ec4:	f043 0308 	orr.w	r3, r3, #8
 8000ec8:	6193      	str	r3, [r2, #24]
 8000eca:	4b24      	ldr	r3, [pc, #144]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000ecc:	699b      	ldr	r3, [r3, #24]
 8000ece:	f003 0308 	and.w	r3, r3, #8
 8000ed2:	617b      	str	r3, [r7, #20]
 8000ed4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed6:	4b21      	ldr	r3, [pc, #132]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000ed8:	699b      	ldr	r3, [r3, #24]
 8000eda:	4a20      	ldr	r2, [pc, #128]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000edc:	f043 0310 	orr.w	r3, r3, #16
 8000ee0:	6193      	str	r3, [r2, #24]
 8000ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	f003 0310 	and.w	r3, r3, #16
 8000eea:	613b      	str	r3, [r7, #16]
 8000eec:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000eee:	4b1b      	ldr	r3, [pc, #108]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000ef4:	f043 0320 	orr.w	r3, r3, #32
 8000ef8:	6193      	str	r3, [r2, #24]
 8000efa:	4b18      	ldr	r3, [pc, #96]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000efc:	699b      	ldr	r3, [r3, #24]
 8000efe:	f003 0320 	and.w	r3, r3, #32
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f06:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	4a14      	ldr	r2, [pc, #80]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000f0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f10:	6193      	str	r3, [r2, #24]
 8000f12:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000f20:	699b      	ldr	r3, [r3, #24]
 8000f22:	4a0e      	ldr	r2, [pc, #56]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	6193      	str	r3, [r2, #24]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <BSP_GPIO_Enable+0xbc>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8000f36:	4b0a      	ldr	r3, [pc, #40]	@ (8000f60 <BSP_GPIO_Enable+0xc0>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	61fb      	str	r3, [r7, #28]
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f42:	61fb      	str	r3, [r7, #28]
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f4a:	61fb      	str	r3, [r7, #28]
 8000f4c:	4a04      	ldr	r2, [pc, #16]	@ (8000f60 <BSP_GPIO_Enable+0xc0>)
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	6053      	str	r3, [r2, #4]
#endif
}
 8000f52:	bf00      	nop
 8000f54:	3724      	adds	r7, #36	@ 0x24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40010000 	.word	0x40010000

08000f64 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b088      	sub	sp, #32
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
 8000f70:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8000f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f80:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8000f82:	f107 0310 	add.w	r3, r7, #16
 8000f86:	4619      	mov	r1, r3
 8000f88:	68f8      	ldr	r0, [r7, #12]
 8000f8a:	f001 fde1 	bl	8002b50 <HAL_GPIO_Init>
}
 8000f8e:	bf00      	nop
 8000f90:	3720      	adds	r7, #32
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <DEMO_RTC_process_main>:

/**	running_e DEMO_RTC_process_main(void)	 // Fonction de dmonstration (partielle) de l'utilisation de ce module.
 * @brief exemple d'utilisation du module RTC.
 */
running_e DEMO_RTC_process_main(bool_e ask_for_finish)
{
 8000f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f9a:	b093      	sub	sp, #76	@ 0x4c
 8000f9c:	af04      	add	r7, sp, #16
 8000f9e:	6078      	str	r0, [r7, #4]
		INIT = 0,
		RUN
	}state_e;
	static state_e state = INIT;
	running_e ret;
	ret = IN_PROGRESS;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	static bool_e flag_alarm;
	const char * weekday_str[7] = {"sunday", "monday", "tuesday", "wednesday", "thursday", "friday", "saturday"};
 8000fa6:	4b4c      	ldr	r3, [pc, #304]	@ (80010d8 <DEMO_RTC_process_main+0x140>)
 8000fa8:	f107 0418 	add.w	r4, r7, #24
 8000fac:	461d      	mov	r5, r3
 8000fae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fb2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	switch(state)
 8000fba:	4b48      	ldr	r3, [pc, #288]	@ (80010dc <DEMO_RTC_process_main+0x144>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d002      	beq.n	8000fc8 <DEMO_RTC_process_main+0x30>
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d010      	beq.n	8000fe8 <DEMO_RTC_process_main+0x50>
				state = INIT;
				ret = END_OK;
			}
			break;}
		default:
			break;
 8000fc6:	e081      	b.n	80010cc <DEMO_RTC_process_main+0x134>
			state = RUN;
 8000fc8:	4b44      	ldr	r3, [pc, #272]	@ (80010dc <DEMO_RTC_process_main+0x144>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
			printf("This demo will print the time every second.\n");
 8000fce:	4844      	ldr	r0, [pc, #272]	@ (80010e0 <DEMO_RTC_process_main+0x148>)
 8000fd0:	f004 f9e0 	bl	8005394 <puts>
			printf("Commands :\n");
 8000fd4:	4843      	ldr	r0, [pc, #268]	@ (80010e4 <DEMO_RTC_process_main+0x14c>)
 8000fd6:	f004 f9dd 	bl	8005394 <puts>
			printf("h : help\n");
 8000fda:	4843      	ldr	r0, [pc, #268]	@ (80010e8 <DEMO_RTC_process_main+0x150>)
 8000fdc:	f004 f9da 	bl	8005394 <puts>
			printf("r : reset time & date to default\n");
 8000fe0:	4842      	ldr	r0, [pc, #264]	@ (80010ec <DEMO_RTC_process_main+0x154>)
 8000fe2:	f004 f9d7 	bl	8005394 <puts>
			break;}
 8000fe6:	e071      	b.n	80010cc <DEMO_RTC_process_main+0x134>
			RTC_get_time_and_date(&time, &date);
 8000fe8:	f107 0210 	add.w	r2, r7, #16
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	4611      	mov	r1, r2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f916 	bl	8001224 <RTC_get_time_and_date>
			if(time.Seconds != previous_printed_time)
 8000ff8:	7dba      	ldrb	r2, [r7, #22]
 8000ffa:	4b3d      	ldr	r3, [pc, #244]	@ (80010f0 <DEMO_RTC_process_main+0x158>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d019      	beq.n	8001036 <DEMO_RTC_process_main+0x9e>
				printf("%s %2d/%2d/%2d - %2d:%2d:%2d\n", weekday_str[date.WeekDay], date.Date, date.Month, date.Year, time.Hours, time.Minutes, time.Seconds);
 8001002:	7c3b      	ldrb	r3, [r7, #16]
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	3338      	adds	r3, #56	@ 0x38
 8001008:	443b      	add	r3, r7
 800100a:	f853 1c20 	ldr.w	r1, [r3, #-32]
 800100e:	7cbb      	ldrb	r3, [r7, #18]
 8001010:	461d      	mov	r5, r3
 8001012:	7c7b      	ldrb	r3, [r7, #17]
 8001014:	461e      	mov	r6, r3
 8001016:	7cfb      	ldrb	r3, [r7, #19]
 8001018:	7d3a      	ldrb	r2, [r7, #20]
 800101a:	7d78      	ldrb	r0, [r7, #21]
 800101c:	7dbc      	ldrb	r4, [r7, #22]
 800101e:	9403      	str	r4, [sp, #12]
 8001020:	9002      	str	r0, [sp, #8]
 8001022:	9201      	str	r2, [sp, #4]
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	4633      	mov	r3, r6
 8001028:	462a      	mov	r2, r5
 800102a:	4832      	ldr	r0, [pc, #200]	@ (80010f4 <DEMO_RTC_process_main+0x15c>)
 800102c:	f004 f95a 	bl	80052e4 <printf>
				previous_printed_time = time.Seconds;
 8001030:	7dba      	ldrb	r2, [r7, #22]
 8001032:	4b2f      	ldr	r3, [pc, #188]	@ (80010f0 <DEMO_RTC_process_main+0x158>)
 8001034:	701a      	strb	r2, [r3, #0]
			if(UART_data_ready(UART2_ID))
 8001036:	2001      	movs	r0, #1
 8001038:	f000 fdbe 	bl	8001bb8 <UART_data_ready>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d030      	beq.n	80010a4 <DEMO_RTC_process_main+0x10c>
				c = UART_getc(UART2_ID);
 8001042:	2001      	movs	r0, #1
 8001044:	f000 fe32 	bl	8001cac <UART_getc>
 8001048:	4603      	mov	r3, r0
 800104a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
				switch(c)
 800104e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001052:	2b68      	cmp	r3, #104	@ 0x68
 8001054:	d019      	beq.n	800108a <DEMO_RTC_process_main+0xf2>
 8001056:	2b72      	cmp	r3, #114	@ 0x72
 8001058:	d124      	bne.n	80010a4 <DEMO_RTC_process_main+0x10c>
						printf("reset time & date\n");
 800105a:	4827      	ldr	r0, [pc, #156]	@ (80010f8 <DEMO_RTC_process_main+0x160>)
 800105c:	f004 f99a 	bl	8005394 <puts>
						RTC_TimeTypeDef time = {TIME_HOUR, TIME_MINUTES, TIME_SECONDS};
 8001060:	4a26      	ldr	r2, [pc, #152]	@ (80010fc <DEMO_RTC_process_main+0x164>)
 8001062:	f107 030c 	add.w	r3, r7, #12
 8001066:	6812      	ldr	r2, [r2, #0]
 8001068:	4611      	mov	r1, r2
 800106a:	8019      	strh	r1, [r3, #0]
 800106c:	3302      	adds	r3, #2
 800106e:	0c12      	lsrs	r2, r2, #16
 8001070:	701a      	strb	r2, [r3, #0]
						RTC_DateTypeDef date = {TIME_DAY, TIME_MONTH, TIME_DATE, TIME_YEAR};
 8001072:	4b23      	ldr	r3, [pc, #140]	@ (8001100 <DEMO_RTC_process_main+0x168>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	60bb      	str	r3, [r7, #8]
						RTC_set_time_and_date(&time, &date);
 8001078:	f107 0208 	add.w	r2, r7, #8
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	4611      	mov	r1, r2
 8001082:	4618      	mov	r0, r3
 8001084:	f000 f8b8 	bl	80011f8 <RTC_set_time_and_date>
						break;
 8001088:	e00c      	b.n	80010a4 <DEMO_RTC_process_main+0x10c>
						printf("This demo will print the time every second.\n");
 800108a:	4815      	ldr	r0, [pc, #84]	@ (80010e0 <DEMO_RTC_process_main+0x148>)
 800108c:	f004 f982 	bl	8005394 <puts>
						printf("Commands :\n");
 8001090:	4814      	ldr	r0, [pc, #80]	@ (80010e4 <DEMO_RTC_process_main+0x14c>)
 8001092:	f004 f97f 	bl	8005394 <puts>
						printf("h : help\n");
 8001096:	4814      	ldr	r0, [pc, #80]	@ (80010e8 <DEMO_RTC_process_main+0x150>)
 8001098:	f004 f97c 	bl	8005394 <puts>
						printf("r : reset time & date to default\n");
 800109c:	4813      	ldr	r0, [pc, #76]	@ (80010ec <DEMO_RTC_process_main+0x154>)
 800109e:	f004 f979 	bl	8005394 <puts>
						break;
 80010a2:	bf00      	nop
			if(flag_alarm)
 80010a4:	4b17      	ldr	r3, [pc, #92]	@ (8001104 <DEMO_RTC_process_main+0x16c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d005      	beq.n	80010b8 <DEMO_RTC_process_main+0x120>
				printf("alarm occured\n");
 80010ac:	4816      	ldr	r0, [pc, #88]	@ (8001108 <DEMO_RTC_process_main+0x170>)
 80010ae:	f004 f971 	bl	8005394 <puts>
				flag_alarm = FALSE;
 80010b2:	4b14      	ldr	r3, [pc, #80]	@ (8001104 <DEMO_RTC_process_main+0x16c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
			if(ask_for_finish)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d005      	beq.n	80010ca <DEMO_RTC_process_main+0x132>
				state = INIT;
 80010be:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <DEMO_RTC_process_main+0x144>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
				ret = END_OK;
 80010c4:	2301      	movs	r3, #1
 80010c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			break;}
 80010ca:	bf00      	nop
	}
	return ret;
 80010cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	373c      	adds	r7, #60	@ 0x3c
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010d8:	0800b050 	.word	0x0800b050
 80010dc:	20000798 	.word	0x20000798
 80010e0:	0800af60 	.word	0x0800af60
 80010e4:	0800af8c 	.word	0x0800af8c
 80010e8:	0800af98 	.word	0x0800af98
 80010ec:	0800afa4 	.word	0x0800afa4
 80010f0:	20000799 	.word	0x20000799
 80010f4:	0800afc8 	.word	0x0800afc8
 80010f8:	0800afe8 	.word	0x0800afe8
 80010fc:	0800b06c 	.word	0x0800b06c
 8001100:	0800b070 	.word	0x0800b070
 8001104:	2000079c 	.word	0x2000079c
 8001108:	0800affc 	.word	0x0800affc

0800110c <RTC_init>:
 * 					Sinon, il est possible d'utiliser l'oscillateur interne : indiquez FALSE
 * 					Attention, cet oscillateur est mdiocre (pourcentage de dviation de plusieurs pourcents !)
 * 						mais il est pratique pour valider le concept...
 */
void RTC_init(bool_e i_installed_an_external_oscillator)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();						//Enable the Power Controller (PWR) APB1 interface clock
 8001114:	4b30      	ldr	r3, [pc, #192]	@ (80011d8 <RTC_init+0xcc>)
 8001116:	69db      	ldr	r3, [r3, #28]
 8001118:	4a2f      	ldr	r2, [pc, #188]	@ (80011d8 <RTC_init+0xcc>)
 800111a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800111e:	61d3      	str	r3, [r2, #28]
 8001120:	4b2d      	ldr	r3, [pc, #180]	@ (80011d8 <RTC_init+0xcc>)
 8001122:	69db      	ldr	r3, [r3, #28]
 8001124:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	68bb      	ldr	r3, [r7, #8]
	HAL_PWR_EnableBkUpAccess();						//Enable access to RTC domain
 800112c:	f001 fe94 	bl	8002e58 <HAL_PWR_EnableBkUpAccess>
	if(i_installed_an_external_oscillator)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d028      	beq.n	8001188 <RTC_init+0x7c>
	{
		uint32_t tickstart;
		__HAL_RCC_LSE_CONFIG(RCC_LSE_ON);
 8001136:	4b28      	ldr	r3, [pc, #160]	@ (80011d8 <RTC_init+0xcc>)
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	4a27      	ldr	r2, [pc, #156]	@ (80011d8 <RTC_init+0xcc>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6213      	str	r3, [r2, #32]

		tickstart = HAL_GetTick();
 8001142:	f001 fa65 	bl	8002610 <HAL_GetTick>
 8001146:	60f8      	str	r0, [r7, #12]
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY))
 8001148:	e00c      	b.n	8001164 <RTC_init+0x58>
		{
			if((HAL_GetTick() - tickstart ) > LSE_STARTUP_TIMEOUT)
 800114a:	f001 fa61 	bl	8002610 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001158:	4293      	cmp	r3, r2
 800115a:	d903      	bls.n	8001164 <RTC_init+0x58>
			{
				printf("LSE is not ready : did you place a 32768 Hz quartz on PC14-PC15?\n");
 800115c:	481f      	ldr	r0, [pc, #124]	@ (80011dc <RTC_init+0xd0>)
 800115e:	f004 f919 	bl	8005394 <puts>
				return;
 8001162:	e036      	b.n	80011d2 <RTC_init+0xc6>
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY))
 8001164:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <RTC_init+0xcc>)
 8001166:	6a1b      	ldr	r3, [r3, #32]
 8001168:	f003 0302 	and.w	r3, r3, #2
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0ec      	beq.n	800114a <RTC_init+0x3e>
			}
		}
		printf("LSE is ready\n");
 8001170:	481b      	ldr	r0, [pc, #108]	@ (80011e0 <RTC_init+0xd4>)
 8001172:	f004 f90f 	bl	8005394 <puts>
		__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE);	//Select the external RTC clock source
 8001176:	4b18      	ldr	r3, [pc, #96]	@ (80011d8 <RTC_init+0xcc>)
 8001178:	6a1b      	ldr	r3, [r3, #32]
 800117a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800117e:	4a16      	ldr	r2, [pc, #88]	@ (80011d8 <RTC_init+0xcc>)
 8001180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001184:	6213      	str	r3, [r2, #32]
 8001186:	e011      	b.n	80011ac <RTC_init+0xa0>
	}
	else
	{
		__HAL_RCC_LSI_ENABLE();
 8001188:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <RTC_init+0xd8>)
 800118a:	2201      	movs	r2, #1
 800118c:	601a      	str	r2, [r3, #0]
		while(!__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY));
 800118e:	bf00      	nop
 8001190:	4b11      	ldr	r3, [pc, #68]	@ (80011d8 <RTC_init+0xcc>)
 8001192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001194:	f003 0302 	and.w	r3, r3, #2
 8001198:	2b00      	cmp	r3, #0
 800119a:	d0f9      	beq.n	8001190 <RTC_init+0x84>
		__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSI);	//Select the internal RTC clock source
 800119c:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <RTC_init+0xcc>)
 800119e:	6a1b      	ldr	r3, [r3, #32]
 80011a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80011a4:	4a0c      	ldr	r2, [pc, #48]	@ (80011d8 <RTC_init+0xcc>)
 80011a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011aa:	6213      	str	r3, [r2, #32]
	}
	__HAL_RCC_RTC_ENABLE();							//Enable RTC Clock
 80011ac:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <RTC_init+0xdc>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	601a      	str	r2, [r3, #0]

	rtc_handle.Instance = RTC;
 80011b2:	4b0e      	ldr	r3, [pc, #56]	@ (80011ec <RTC_init+0xe0>)
 80011b4:	4a0e      	ldr	r2, [pc, #56]	@ (80011f0 <RTC_init+0xe4>)
 80011b6:	601a      	str	r2, [r3, #0]
	rtc_handle.Init.AsynchPrediv = 		256*128;		//128*256 = 32768 => 1Hz !
 80011b8:	4b0c      	ldr	r3, [pc, #48]	@ (80011ec <RTC_init+0xe0>)
 80011ba:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011be:	605a      	str	r2, [r3, #4]
	rtc_handle.Init.OutPut = 			RTC_OUTPUTSOURCE_NONE;
 80011c0:	4b0a      	ldr	r3, [pc, #40]	@ (80011ec <RTC_init+0xe0>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
	HAL_RTC_Init(&rtc_handle);								//Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour
 80011c6:	4809      	ldr	r0, [pc, #36]	@ (80011ec <RTC_init+0xe0>)
 80011c8:	f002 fb2c 	bl	8003824 <HAL_RTC_Init>
	initialized = TRUE;
 80011cc:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <RTC_init+0xe8>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	601a      	str	r2, [r3, #0]
}
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40021000 	.word	0x40021000
 80011dc:	0800b074 	.word	0x0800b074
 80011e0:	0800b0b8 	.word	0x0800b0b8
 80011e4:	42420480 	.word	0x42420480
 80011e8:	4242043c 	.word	0x4242043c
 80011ec:	2000077c 	.word	0x2000077c
 80011f0:	40002800 	.word	0x40002800
 80011f4:	20000790 	.word	0x20000790

080011f8 <RTC_set_time_and_date>:


void RTC_set_time_and_date(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *sDate)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
	HAL_RTC_SetTime(&rtc_handle, sTime, RTC_FORMAT_BIN);
 8001202:	2200      	movs	r2, #0
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	4806      	ldr	r0, [pc, #24]	@ (8001220 <RTC_set_time_and_date+0x28>)
 8001208:	f002 fbab 	bl	8003962 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
 800120c:	2200      	movs	r2, #0
 800120e:	6839      	ldr	r1, [r7, #0]
 8001210:	4803      	ldr	r0, [pc, #12]	@ (8001220 <RTC_set_time_and_date+0x28>)
 8001212:	f002 fd15 	bl	8003c40 <HAL_RTC_SetDate>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	2000077c 	.word	0x2000077c

08001224 <RTC_get_time_and_date>:
	if(initialized)
		HAL_RTC_SetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
}

void RTC_get_time_and_date(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *sDate)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetTime(&rtc_handle, sTime, RTC_FORMAT_BIN);
 800122e:	2200      	movs	r2, #0
 8001230:	6879      	ldr	r1, [r7, #4]
 8001232:	4806      	ldr	r0, [pc, #24]	@ (800124c <RTC_get_time_and_date+0x28>)
 8001234:	f002 fc2c 	bl	8003a90 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&rtc_handle, sDate, RTC_FORMAT_BIN);
 8001238:	2200      	movs	r2, #0
 800123a:	6839      	ldr	r1, [r7, #0]
 800123c:	4803      	ldr	r0, [pc, #12]	@ (800124c <RTC_get_time_and_date+0x28>)
 800123e:	f002 fdb5 	bl	8003dac <HAL_RTC_GetDate>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	2000077c 	.word	0x2000077c

08001250 <RTC_IRQHandler>:
{
	HAL_RTC_DeactivateAlarm(&rtc_handle, RTC_ALARM_A);
}

void RTC_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	HAL_RTC_AlarmIRQHandler(&rtc_handle);
 8001254:	4802      	ldr	r0, [pc, #8]	@ (8001260 <RTC_IRQHandler+0x10>)
 8001256:	f002 fdfd 	bl	8003e54 <HAL_RTC_AlarmIRQHandler>
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	2000077c 	.word	0x2000077c

08001264 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	if(alarm_interrupt_flag)
 800126c:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <HAL_RTC_AlarmAEventCallback+0x24>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d003      	beq.n	800127c <HAL_RTC_AlarmAEventCallback+0x18>
		*alarm_interrupt_flag = TRUE;
 8001274:	4b04      	ldr	r3, [pc, #16]	@ (8001288 <HAL_RTC_AlarmAEventCallback+0x24>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2201      	movs	r2, #1
 800127a:	601a      	str	r2, [r3, #0]
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	20000794 	.word	0x20000794

0800128c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001290:	f3bf 8f4f 	dsb	sy
}
 8001294:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001296:	4b06      	ldr	r3, [pc, #24]	@ (80012b0 <__NVIC_SystemReset+0x24>)
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800129e:	4904      	ldr	r1, [pc, #16]	@ (80012b0 <__NVIC_SystemReset+0x24>)
 80012a0:	4b04      	ldr	r3, [pc, #16]	@ (80012b4 <__NVIC_SystemReset+0x28>)
 80012a2:	4313      	orrs	r3, r2
 80012a4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80012a6:	f3bf 8f4f 	dsb	sy
}
 80012aa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <__NVIC_SystemReset+0x20>
 80012b0:	e000ed00 	.word	0xe000ed00
 80012b4:	05fa0004 	.word	0x05fa0004

080012b8 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80012bc:	f7ff fdf0 	bl	8000ea0 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 80012c0:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <HAL_MspInit+0xa0>)
 80012c2:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80012c6:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 80012c8:	4b23      	ldr	r3, [pc, #140]	@ (8001358 <HAL_MspInit+0xa0>)
 80012ca:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80012ce:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 80012d0:	4b21      	ldr	r3, [pc, #132]	@ (8001358 <HAL_MspInit+0xa0>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 80012d6:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <HAL_MspInit+0xa0>)
 80012d8:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80012dc:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80012de:	4b1f      	ldr	r3, [pc, #124]	@ (800135c <HAL_MspInit+0xa4>)
 80012e0:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80012e4:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80012e6:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <HAL_MspInit+0xa4>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 80012ec:	4b1b      	ldr	r3, [pc, #108]	@ (800135c <HAL_MspInit+0xa4>)
 80012ee:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80012f2:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80012f4:	4b19      	ldr	r3, [pc, #100]	@ (800135c <HAL_MspInit+0xa4>)
 80012f6:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 80012fa:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80012fc:	4b18      	ldr	r3, [pc, #96]	@ (8001360 <HAL_MspInit+0xa8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001302:	4b17      	ldr	r3, [pc, #92]	@ (8001360 <HAL_MspInit+0xa8>)
 8001304:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001308:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 800130a:	4b15      	ldr	r3, [pc, #84]	@ (8001360 <HAL_MspInit+0xa8>)
 800130c:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001310:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001312:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <HAL_MspInit+0xa8>)
 8001314:	2200      	movs	r2, #0
 8001316:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001318:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <HAL_MspInit+0xac>)
 800131a:	2200      	movs	r2, #0
 800131c:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 800131e:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <HAL_MspInit+0xac>)
 8001320:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001324:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <HAL_MspInit+0xac>)
 8001328:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 800132c:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 800132e:	4b0d      	ldr	r3, [pc, #52]	@ (8001364 <HAL_MspInit+0xac>)
 8001330:	2200      	movs	r2, #0
 8001332:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8001334:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <HAL_MspInit+0xb0>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 800133a:	4b0b      	ldr	r3, [pc, #44]	@ (8001368 <HAL_MspInit+0xb0>)
 800133c:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001340:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8001342:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <HAL_MspInit+0xb0>)
 8001344:	f04f 3244 	mov.w	r2, #1145324612	@ 0x44444444
 8001348:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 800134a:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <HAL_MspInit+0xb0>)
 800134c:	2200      	movs	r2, #0
 800134e:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001350:	f000 f813 	bl	800137a <SYS_ClockConfig>
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40010800 	.word	0x40010800
 800135c:	40010c00 	.word	0x40010c00
 8001360:	40011000 	.word	0x40011000
 8001364:	40011400 	.word	0x40011400
 8001368:	40011800 	.word	0x40011800

0800136c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001370:	2003      	movs	r0, #3
 8001372:	f001 fa23 	bl	80027bc <HAL_NVIC_SetPriorityGrouping>
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}

0800137a <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b090      	sub	sp, #64	@ 0x40
 800137e:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001380:	f107 0318 	add.w	r3, r7, #24
 8001384:	2228      	movs	r2, #40	@ 0x28
 8001386:	2100      	movs	r1, #0
 8001388:	4618      	mov	r0, r3
 800138a:	f004 f943 	bl	8005614 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800138e:	2302      	movs	r3, #2
 8001390:	637b      	str	r3, [r7, #52]	@ 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001392:	2300      	movs	r3, #0
 8001394:	63bb      	str	r3, [r7, #56]	@ 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001396:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800139a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800139c:	2302      	movs	r3, #2
 800139e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013a0:	2310      	movs	r3, #16
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	osc.HSIState = RCC_HSI_ON;
 80013a4:	2301      	movs	r3, #1
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	osc.HSEState = RCC_HSE_OFF;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80013ac:	2300      	movs	r3, #0
 80013ae:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_RCC_OscConfig(&osc);
 80013b0:	f107 0318 	add.w	r3, r7, #24
 80013b4:	4618      	mov	r0, r3
 80013b6:	f001 fd5b 	bl	8002e70 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80013be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013c2:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c8:	2302      	movs	r3, #2
 80013ca:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80013cc:	230f      	movs	r3, #15
 80013ce:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2102      	movs	r1, #2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f001 ffcd 	bl	8003374 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80013da:	f001 f803 	bl	80023e4 <SystemCoreClockUpdate>
}
 80013de:	bf00      	nop
 80013e0:	3740      	adds	r7, #64	@ 0x40
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80013f0:	2204      	movs	r2, #4
 80013f2:	4903      	ldr	r1, [pc, #12]	@ (8001400 <_exit+0x18>)
 80013f4:	2001      	movs	r0, #1
 80013f6:	f000 f8dd 	bl	80015b4 <_write>
	while (1) {
 80013fa:	bf00      	nop
 80013fc:	e7fd      	b.n	80013fa <_exit+0x12>
 80013fe:	bf00      	nop
 8001400:	0800b0c8 	.word	0x0800b0c8

08001404 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001414:	605a      	str	r2, [r3, #4]
	return 0;
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	bc80      	pop	{r7}
 8001420:	4770      	bx	lr

08001422 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0
	return 1;
 8001426:	2301      	movs	r3, #1
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	bc80      	pop	{r7}
 800142e:	4770      	bx	lr

08001430 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800143a:	f004 f939 	bl	80056b0 <__errno>
 800143e:	4603      	mov	r3, r0
 8001440:	2216      	movs	r2, #22
 8001442:	601a      	str	r2, [r3, #0]
	return (-1);
 8001444:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001458:	4b11      	ldr	r3, [pc, #68]	@ (80014a0 <_sbrk+0x50>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d102      	bne.n	8001466 <_sbrk+0x16>
		heap_end = &end;
 8001460:	4b0f      	ldr	r3, [pc, #60]	@ (80014a0 <_sbrk+0x50>)
 8001462:	4a10      	ldr	r2, [pc, #64]	@ (80014a4 <_sbrk+0x54>)
 8001464:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001466:	4b0e      	ldr	r3, [pc, #56]	@ (80014a0 <_sbrk+0x50>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800146c:	4b0c      	ldr	r3, [pc, #48]	@ (80014a0 <_sbrk+0x50>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	466a      	mov	r2, sp
 8001476:	4293      	cmp	r3, r2
 8001478:	d907      	bls.n	800148a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800147a:	f004 f919 	bl	80056b0 <__errno>
 800147e:	4603      	mov	r3, r0
 8001480:	220c      	movs	r2, #12
 8001482:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001484:	f04f 33ff 	mov.w	r3, #4294967295
 8001488:	e006      	b.n	8001498 <_sbrk+0x48>
	}

	heap_end += incr;
 800148a:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <_sbrk+0x50>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	4a03      	ldr	r2, [pc, #12]	@ (80014a0 <_sbrk+0x50>)
 8001494:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	200007a8 	.word	0x200007a8
 80014a4:	20000f18 	.word	0x20000f18

080014a8 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80014b2:	f004 f8fd 	bl	80056b0 <__errno>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80014bc:	6838      	ldr	r0, [r7, #0]
 80014be:	f7ff ffc7 	bl	8001450 <_sbrk>
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ca:	d10b      	bne.n	80014e4 <_sbrk_r+0x3c>
 80014cc:	f004 f8f0 	bl	80056b0 <__errno>
 80014d0:	4603      	mov	r3, r0
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d005      	beq.n	80014e4 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80014d8:	f004 f8ea 	bl	80056b0 <__errno>
 80014dc:	4603      	mov	r3, r0
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	601a      	str	r2, [r3, #0]
  return ret;
 80014e4:	68fb      	ldr	r3, [r7, #12]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
 80014fa:	460b      	mov	r3, r1
 80014fc:	71bb      	strb	r3, [r7, #6]
 80014fe:	4613      	mov	r3, r2
 8001500:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001502:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <SYS_set_std_usart+0x34>)
 8001504:	4a08      	ldr	r2, [pc, #32]	@ (8001528 <SYS_set_std_usart+0x38>)
 8001506:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001508:	4a08      	ldr	r2, [pc, #32]	@ (800152c <SYS_set_std_usart+0x3c>)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800150e:	4a08      	ldr	r2, [pc, #32]	@ (8001530 <SYS_set_std_usart+0x40>)
 8001510:	79bb      	ldrb	r3, [r7, #6]
 8001512:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001514:	4a07      	ldr	r2, [pc, #28]	@ (8001534 <SYS_set_std_usart+0x44>)
 8001516:	797b      	ldrb	r3, [r7, #5]
 8001518:	7013      	strb	r3, [r2, #0]
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	bc80      	pop	{r7}
 8001522:	4770      	bx	lr
 8001524:	200007a4 	.word	0x200007a4
 8001528:	e5e0e5e0 	.word	0xe5e0e5e0
 800152c:	200007a2 	.word	0x200007a2
 8001530:	200007a0 	.word	0x200007a0
 8001534:	200007a1 	.word	0x200007a1

08001538 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d122      	bne.n	8001594 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
 8001552:	e01a      	b.n	800158a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001554:	bf00      	nop
 8001556:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <_read+0x78>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fb2c 	bl	8001bb8 <UART_data_ready>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f7      	beq.n	8001556 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001566:	4b12      	ldr	r3, [pc, #72]	@ (80015b0 <_read+0x78>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	4618      	mov	r0, r3
 800156c:	f000 fb42 	bl	8001bf4 <UART_get_next_byte>
 8001570:	4603      	mov	r3, r0
 8001572:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	1c5a      	adds	r2, r3, #1
 8001578:	60ba      	str	r2, [r7, #8]
 800157a:	7dfa      	ldrb	r2, [r7, #23]
 800157c:	701a      	strb	r2, [r3, #0]
				num++;
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	3301      	adds	r3, #1
 8001582:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	3301      	adds	r3, #1
 8001588:	61fb      	str	r3, [r7, #28]
 800158a:	69fa      	ldr	r2, [r7, #28]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	429a      	cmp	r2, r3
 8001590:	dbe0      	blt.n	8001554 <_read+0x1c>
			}
			break;
 8001592:	e007      	b.n	80015a4 <_read+0x6c>
		default:
			errno = EBADF;
 8001594:	f004 f88c 	bl	80056b0 <__errno>
 8001598:	4603      	mov	r3, r0
 800159a:	2209      	movs	r2, #9
 800159c:	601a      	str	r2, [r3, #0]
			return -1;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	e000      	b.n	80015a6 <_read+0x6e>
	}
	return num;
 80015a4:	69bb      	ldr	r3, [r7, #24]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3720      	adds	r7, #32
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200007a2 	.word	0x200007a2

080015b4 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d003      	beq.n	80015ce <_write+0x1a>
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d014      	beq.n	80015f6 <_write+0x42>
 80015cc:	e027      	b.n	800161e <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	e00b      	b.n	80015ec <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80015d4:	4b18      	ldr	r3, [pc, #96]	@ (8001638 <_write+0x84>)
 80015d6:	7818      	ldrb	r0, [r3, #0]
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	1c5a      	adds	r2, r3, #1
 80015dc:	60ba      	str	r2, [r7, #8]
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	4619      	mov	r1, r3
 80015e2:	f000 fb71 	bl	8001cc8 <UART_putc>
			for (n = 0; n < len; n++)
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	3301      	adds	r3, #1
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	dbef      	blt.n	80015d4 <_write+0x20>
#endif
			}
			break;
 80015f4:	e01b      	b.n	800162e <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	e00b      	b.n	8001614 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <_write+0x88>)
 80015fe:	7818      	ldrb	r0, [r3, #0]
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	1c5a      	adds	r2, r3, #1
 8001604:	60ba      	str	r2, [r7, #8]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4619      	mov	r1, r3
 800160a:	f000 fb5d 	bl	8001cc8 <UART_putc>
			for (n = 0; n < len; n++)
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	3301      	adds	r3, #1
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	429a      	cmp	r2, r3
 800161a:	dbef      	blt.n	80015fc <_write+0x48>
#endif
			}
			break;
 800161c:	e007      	b.n	800162e <_write+0x7a>
		default:
			errno = EBADF;
 800161e:	f004 f847 	bl	80056b0 <__errno>
 8001622:	4603      	mov	r3, r0
 8001624:	2209      	movs	r2, #9
 8001626:	601a      	str	r2, [r3, #0]
			return -1;
 8001628:	f04f 33ff 	mov.w	r3, #4294967295
 800162c:	e000      	b.n	8001630 <_write+0x7c>
	}
	return len;
 800162e:	687b      	ldr	r3, [r7, #4]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	200007a0 	.word	0x200007a0
 800163c:	200007a1 	.word	0x200007a1

08001640 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001640:	b40f      	push	{r0, r1, r2, r3}
 8001642:	b580      	push	{r7, lr}
 8001644:	b0c2      	sub	sp, #264	@ 0x108
 8001646:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001648:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800164c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001650:	4638      	mov	r0, r7
 8001652:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001656:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800165a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800165e:	f003 ffcb 	bl	80055f8 <vsnprintf>
 8001662:	4603      	mov	r3, r0
 8001664:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800166c:	2bff      	cmp	r3, #255	@ 0xff
 800166e:	d902      	bls.n	8001676 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001670:	23ff      	movs	r3, #255	@ 0xff
 8001672:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001676:	463b      	mov	r3, r7
 8001678:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800167c:	4619      	mov	r1, r3
 800167e:	2001      	movs	r0, #1
 8001680:	f000 fb64 	bl	8001d4c <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001684:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8001688:	4618      	mov	r0, r3
 800168a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800168e:	46bd      	mov	sp, r7
 8001690:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001694:	b004      	add	sp, #16
 8001696:	4770      	bx	lr

08001698 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80016a2:	4b51      	ldr	r3, [pc, #324]	@ (80017e8 <dump_trap_info+0x150>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a51      	ldr	r2, [pc, #324]	@ (80017ec <dump_trap_info+0x154>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d001      	beq.n	80016b0 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80016ac:	f7ff fdee 	bl	800128c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016b0:	f3ef 8305 	mrs	r3, IPSR
 80016b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80016b6:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	4619      	mov	r1, r3
 80016bc:	484c      	ldr	r0, [pc, #304]	@ (80017f0 <dump_trap_info+0x158>)
 80016be:	f7ff ffbf 	bl	8001640 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	f003 0308 	and.w	r3, r3, #8
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80016cc:	4849      	ldr	r0, [pc, #292]	@ (80017f4 <dump_trap_info+0x15c>)
 80016ce:	f7ff ffb7 	bl	8001640 <dump_printf>
 80016d2:	e002      	b.n	80016da <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80016d4:	4848      	ldr	r0, [pc, #288]	@ (80017f8 <dump_trap_info+0x160>)
 80016d6:	f7ff ffb3 	bl	8001640 <dump_printf>

	int offset, i;
	offset = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80016de:	4847      	ldr	r0, [pc, #284]	@ (80017fc <dump_trap_info+0x164>)
 80016e0:	f7ff ffae 	bl	8001640 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	4413      	add	r3, r2
 80016ec:	6819      	ldr	r1, [r3, #0]
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	3301      	adds	r3, #1
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	4413      	add	r3, r2
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	461a      	mov	r2, r3
 80016fc:	4840      	ldr	r0, [pc, #256]	@ (8001800 <dump_trap_info+0x168>)
 80016fe:	f7ff ff9f 	bl	8001640 <dump_printf>
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	3302      	adds	r3, #2
 8001706:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	4413      	add	r3, r2
 8001710:	6819      	ldr	r1, [r3, #0]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	3301      	adds	r3, #1
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	4413      	add	r3, r2
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	461a      	mov	r2, r3
 8001720:	4838      	ldr	r0, [pc, #224]	@ (8001804 <dump_trap_info+0x16c>)
 8001722:	f7ff ff8d 	bl	8001640 <dump_printf>
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	3302      	adds	r3, #2
 800172a:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	1c5a      	adds	r2, r3, #1
 8001730:	617a      	str	r2, [r7, #20]
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	4413      	add	r3, r2
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4619      	mov	r1, r3
 800173c:	4832      	ldr	r0, [pc, #200]	@ (8001808 <dump_trap_info+0x170>)
 800173e:	f7ff ff7f 	bl	8001640 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	1c5a      	adds	r2, r3, #1
 8001746:	617a      	str	r2, [r7, #20]
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4619      	mov	r1, r3
 8001752:	482e      	ldr	r0, [pc, #184]	@ (800180c <dump_trap_info+0x174>)
 8001754:	f7ff ff74 	bl	8001640 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	617a      	str	r2, [r7, #20]
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	4413      	add	r3, r2
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4619      	mov	r1, r3
 8001768:	4829      	ldr	r0, [pc, #164]	@ (8001810 <dump_trap_info+0x178>)
 800176a:	f7ff ff69 	bl	8001640 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	1c5a      	adds	r2, r3, #1
 8001772:	617a      	str	r2, [r7, #20]
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	4413      	add	r3, r2
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	4825      	ldr	r0, [pc, #148]	@ (8001814 <dump_trap_info+0x17c>)
 8001780:	f7ff ff5e 	bl	8001640 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001784:	4824      	ldr	r0, [pc, #144]	@ (8001818 <dump_trap_info+0x180>)
 8001786:	f7ff ff5b 	bl	8001640 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	e019      	b.n	80017c4 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	3301      	adds	r3, #1
 8001794:	f003 0303 	and.w	r3, r3, #3
 8001798:	2b00      	cmp	r3, #0
 800179a:	d105      	bne.n	80017a8 <dump_trap_info+0x110>
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d002      	beq.n	80017a8 <dump_trap_info+0x110>
			dump_printf("\n");
 80017a2:	481e      	ldr	r0, [pc, #120]	@ (800181c <dump_trap_info+0x184>)
 80017a4:	f7ff ff4c 	bl	8001640 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	617a      	str	r2, [r7, #20]
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	4413      	add	r3, r2
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4619      	mov	r1, r3
 80017b8:	4819      	ldr	r0, [pc, #100]	@ (8001820 <dump_trap_info+0x188>)
 80017ba:	f7ff ff41 	bl	8001640 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	3301      	adds	r3, #1
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	2b1f      	cmp	r3, #31
 80017c8:	dc06      	bgt.n	80017d8 <dump_trap_info+0x140>
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	4a14      	ldr	r2, [pc, #80]	@ (8001824 <dump_trap_info+0x18c>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d3db      	bcc.n	8001790 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80017d8:	4810      	ldr	r0, [pc, #64]	@ (800181c <dump_trap_info+0x184>)
 80017da:	f7ff ff31 	bl	8001640 <dump_printf>
	dump_printf("END of Fault Handler\n");
 80017de:	4812      	ldr	r0, [pc, #72]	@ (8001828 <dump_trap_info+0x190>)
 80017e0:	f7ff ff2e 	bl	8001640 <dump_printf>
	while(1);
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <dump_trap_info+0x14c>
 80017e8:	200007a4 	.word	0x200007a4
 80017ec:	e5e0e5e0 	.word	0xe5e0e5e0
 80017f0:	0800b10c 	.word	0x0800b10c
 80017f4:	0800b12c 	.word	0x0800b12c
 80017f8:	0800b144 	.word	0x0800b144
 80017fc:	0800b160 	.word	0x0800b160
 8001800:	0800b174 	.word	0x0800b174
 8001804:	0800b194 	.word	0x0800b194
 8001808:	0800b1b4 	.word	0x0800b1b4
 800180c:	0800b1c4 	.word	0x0800b1c4
 8001810:	0800b1d8 	.word	0x0800b1d8
 8001814:	0800b1ec 	.word	0x0800b1ec
 8001818:	0800b200 	.word	0x0800b200
 800181c:	0800b210 	.word	0x0800b210
 8001820:	0800b214 	.word	0x0800b214
 8001824:	20005000 	.word	0x20005000
 8001828:	0800b220 	.word	0x0800b220

0800182c <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 800182c:	f01e 0f04 	tst.w	lr, #4
 8001830:	bf0c      	ite	eq
 8001832:	f3ef 8008 	mrseq	r0, MSP
 8001836:	f3ef 8009 	mrsne	r0, PSP
 800183a:	4671      	mov	r1, lr
 800183c:	f7ff bf2c 	b.w	8001698 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001840:	bf00      	nop
	...

08001844 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001848:	4802      	ldr	r0, [pc, #8]	@ (8001854 <NMI_Handler+0x10>)
 800184a:	f7ff fef9 	bl	8001640 <dump_printf>
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	0800b238 	.word	0x0800b238

08001858 <SVC_Handler>:

void SVC_Handler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <SVC_Handler+0x10>)
 800185e:	f7ff feef 	bl	8001640 <dump_printf>
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	0800b24c 	.word	0x0800b24c

0800186c <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001870:	4802      	ldr	r0, [pc, #8]	@ (800187c <DebugMon_Handler+0x10>)
 8001872:	f7ff fee5 	bl	8001640 <dump_printf>
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	0800b26c 	.word	0x0800b26c

08001880 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001884:	4802      	ldr	r0, [pc, #8]	@ (8001890 <PendSV_Handler+0x10>)
 8001886:	f7ff fedb 	bl	8001640 <dump_printf>
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	0800b288 	.word	0x0800b288

08001894 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0

}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr

080018a0 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0

}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr

080018ac <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0

}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr

080018b8 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0

}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	bc80      	pop	{r7}
 80018c2:	4770      	bx	lr

080018c4 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80018c8:	4b07      	ldr	r3, [pc, #28]	@ (80018e8 <TIM1_UP_IRQHandler+0x24>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d106      	bne.n	80018e4 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80018d6:	4b04      	ldr	r3, [pc, #16]	@ (80018e8 <TIM1_UP_IRQHandler+0x24>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f06f 0201 	mvn.w	r2, #1
 80018de:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80018e0:	f7ff ffd8 	bl	8001894 <TIMER1_user_handler_it>
	}
}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	200007ac 	.word	0x200007ac

080018ec <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80018f0:	4b07      	ldr	r3, [pc, #28]	@ (8001910 <TIM2_IRQHandler+0x24>)
 80018f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d106      	bne.n	800190c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80018fe:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <TIM2_IRQHandler+0x24>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001902:	f06f 0201 	mvn.w	r2, #1
 8001906:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001908:	f7ff ffca 	bl	80018a0 <TIMER2_user_handler_it>
	}
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}
 8001910:	200007ac 	.word	0x200007ac

08001914 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <TIM3_IRQHandler+0x28>)
 800191a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	2b01      	cmp	r3, #1
 8001926:	d107      	bne.n	8001938 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001928:	4b04      	ldr	r3, [pc, #16]	@ (800193c <TIM3_IRQHandler+0x28>)
 800192a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800192e:	f06f 0201 	mvn.w	r2, #1
 8001932:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001934:	f7ff ffba 	bl	80018ac <TIMER3_user_handler_it>
	}
}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}
 800193c:	200007ac 	.word	0x200007ac

08001940 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001944:	4b08      	ldr	r3, [pc, #32]	@ (8001968 <TIM4_IRQHandler+0x28>)
 8001946:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b01      	cmp	r3, #1
 8001952:	d107      	bne.n	8001964 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001954:	4b04      	ldr	r3, [pc, #16]	@ (8001968 <TIM4_IRQHandler+0x28>)
 8001956:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800195a:	f06f 0201 	mvn.w	r2, #1
 800195e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001960:	f7ff ffaa 	bl	80018b8 <TIMER4_user_handler_it>
	}
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	200007ac 	.word	0x200007ac

0800196c <__NVIC_EnableIRQ>:
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	2b00      	cmp	r3, #0
 800197c:	db0b      	blt.n	8001996 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	f003 021f 	and.w	r2, r3, #31
 8001984:	4906      	ldr	r1, [pc, #24]	@ (80019a0 <__NVIC_EnableIRQ+0x34>)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	095b      	lsrs	r3, r3, #5
 800198c:	2001      	movs	r0, #1
 800198e:	fa00 f202 	lsl.w	r2, r0, r2
 8001992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001996:	bf00      	nop
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	e000e100 	.word	0xe000e100

080019a4 <__NVIC_DisableIRQ>:
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	db12      	blt.n	80019dc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	f003 021f 	and.w	r2, r3, #31
 80019bc:	490a      	ldr	r1, [pc, #40]	@ (80019e8 <__NVIC_DisableIRQ+0x44>)
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	095b      	lsrs	r3, r3, #5
 80019c4:	2001      	movs	r0, #1
 80019c6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ca:	3320      	adds	r3, #32
 80019cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80019d0:	f3bf 8f4f 	dsb	sy
}
 80019d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019d6:	f3bf 8f6f 	isb	sy
}
 80019da:	bf00      	nop
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000e100 	.word	0xe000e100

080019ec <__NVIC_SystemReset>:
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80019f0:	f3bf 8f4f 	dsb	sy
}
 80019f4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019f6:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <__NVIC_SystemReset+0x24>)
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019fe:	4904      	ldr	r1, [pc, #16]	@ (8001a10 <__NVIC_SystemReset+0x24>)
 8001a00:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <__NVIC_SystemReset+0x28>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a06:	f3bf 8f4f 	dsb	sy
}
 8001a0a:	bf00      	nop
    __NOP();
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <__NVIC_SystemReset+0x20>
 8001a10:	e000ed00 	.word	0xe000ed00
 8001a14:	05fa0004 	.word	0x05fa0004

08001a18 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	6039      	str	r1, [r7, #0]
 8001a22:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a2a:	d806      	bhi.n	8001a3a <UART_init+0x22>
 8001a2c:	4a56      	ldr	r2, [pc, #344]	@ (8001b88 <UART_init+0x170>)
 8001a2e:	218a      	movs	r1, #138	@ 0x8a
 8001a30:	4856      	ldr	r0, [pc, #344]	@ (8001b8c <UART_init+0x174>)
 8001a32:	f003 fc57 	bl	80052e4 <printf>
 8001a36:	f7ff ffd9 	bl	80019ec <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d906      	bls.n	8001a4e <UART_init+0x36>
 8001a40:	4a53      	ldr	r2, [pc, #332]	@ (8001b90 <UART_init+0x178>)
 8001a42:	218b      	movs	r1, #139	@ 0x8b
 8001a44:	4851      	ldr	r0, [pc, #324]	@ (8001b8c <UART_init+0x174>)
 8001a46:	f003 fc4d 	bl	80052e4 <printf>
 8001a4a:	f7ff ffcf 	bl	80019ec <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	4a50      	ldr	r2, [pc, #320]	@ (8001b94 <UART_init+0x17c>)
 8001a52:	2100      	movs	r1, #0
 8001a54:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	4a4f      	ldr	r2, [pc, #316]	@ (8001b98 <UART_init+0x180>)
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	4a4e      	ldr	r2, [pc, #312]	@ (8001b9c <UART_init+0x184>)
 8001a64:	2100      	movs	r1, #0
 8001a66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001a6a:	79fa      	ldrb	r2, [r7, #7]
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	494c      	ldr	r1, [pc, #304]	@ (8001ba0 <UART_init+0x188>)
 8001a70:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001a74:	494b      	ldr	r1, [pc, #300]	@ (8001ba4 <UART_init+0x18c>)
 8001a76:	019b      	lsls	r3, r3, #6
 8001a78:	440b      	add	r3, r1
 8001a7a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	4a49      	ldr	r2, [pc, #292]	@ (8001ba4 <UART_init+0x18c>)
 8001a80:	019b      	lsls	r3, r3, #6
 8001a82:	4413      	add	r3, r2
 8001a84:	3304      	adds	r3, #4
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	4a45      	ldr	r2, [pc, #276]	@ (8001ba4 <UART_init+0x18c>)
 8001a8e:	019b      	lsls	r3, r3, #6
 8001a90:	4413      	add	r3, r2
 8001a92:	3308      	adds	r3, #8
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	4a42      	ldr	r2, [pc, #264]	@ (8001ba4 <UART_init+0x18c>)
 8001a9c:	019b      	lsls	r3, r3, #6
 8001a9e:	4413      	add	r3, r2
 8001aa0:	330c      	adds	r3, #12
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ba4 <UART_init+0x18c>)
 8001aaa:	019b      	lsls	r3, r3, #6
 8001aac:	4413      	add	r3, r2
 8001aae:	3310      	adds	r3, #16
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	4a3b      	ldr	r2, [pc, #236]	@ (8001ba4 <UART_init+0x18c>)
 8001ab8:	019b      	lsls	r3, r3, #6
 8001aba:	4413      	add	r3, r2
 8001abc:	3318      	adds	r3, #24
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	4a37      	ldr	r2, [pc, #220]	@ (8001ba4 <UART_init+0x18c>)
 8001ac6:	019b      	lsls	r3, r3, #6
 8001ac8:	4413      	add	r3, r2
 8001aca:	3314      	adds	r3, #20
 8001acc:	220c      	movs	r2, #12
 8001ace:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	4a34      	ldr	r2, [pc, #208]	@ (8001ba4 <UART_init+0x18c>)
 8001ad4:	019b      	lsls	r3, r3, #6
 8001ad6:	4413      	add	r3, r2
 8001ad8:	331c      	adds	r3, #28
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	019b      	lsls	r3, r3, #6
 8001ae2:	4a30      	ldr	r2, [pc, #192]	@ (8001ba4 <UART_init+0x18c>)
 8001ae4:	4413      	add	r3, r2
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f002 fc7e 	bl	80043e8 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	4a2d      	ldr	r2, [pc, #180]	@ (8001ba4 <UART_init+0x18c>)
 8001af0:	019b      	lsls	r3, r3, #6
 8001af2:	4413      	add	r3, r2
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	68da      	ldr	r2, [r3, #12]
 8001af8:	79fb      	ldrb	r3, [r7, #7]
 8001afa:	492a      	ldr	r1, [pc, #168]	@ (8001ba4 <UART_init+0x18c>)
 8001afc:	019b      	lsls	r3, r3, #6
 8001afe:	440b      	add	r3, r1
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001b06:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	4a27      	ldr	r2, [pc, #156]	@ (8001ba8 <UART_init+0x190>)
 8001b0c:	56d3      	ldrsb	r3, [r2, r3]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	2101      	movs	r1, #1
 8001b12:	4618      	mov	r0, r3
 8001b14:	f000 fe5d 	bl	80027d2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	4a23      	ldr	r2, [pc, #140]	@ (8001ba8 <UART_init+0x190>)
 8001b1c:	56d3      	ldrsb	r3, [r2, r3]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 fe73 	bl	800280a <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8001b24:	79fb      	ldrb	r3, [r7, #7]
 8001b26:	019b      	lsls	r3, r3, #6
 8001b28:	4a1e      	ldr	r2, [pc, #120]	@ (8001ba4 <UART_init+0x18c>)
 8001b2a:	1898      	adds	r0, r3, r2
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	79fa      	ldrb	r2, [r7, #7]
 8001b30:	4919      	ldr	r1, [pc, #100]	@ (8001b98 <UART_init+0x180>)
 8001b32:	5c8a      	ldrb	r2, [r1, r2]
 8001b34:	01db      	lsls	r3, r3, #7
 8001b36:	4413      	add	r3, r2
 8001b38:	4a1c      	ldr	r2, [pc, #112]	@ (8001bac <UART_init+0x194>)
 8001b3a:	4413      	add	r3, r2
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f002 fce3 	bl	800450a <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8001b44:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb0 <UART_init+0x198>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6898      	ldr	r0, [r3, #8]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	2100      	movs	r1, #0
 8001b50:	f003 fc28 	bl	80053a4 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8001b54:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <UART_init+0x198>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68d8      	ldr	r0, [r3, #12]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	2100      	movs	r1, #0
 8001b60:	f003 fc20 	bl	80053a4 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8001b64:	4b12      	ldr	r3, [pc, #72]	@ (8001bb0 <UART_init+0x198>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	6858      	ldr	r0, [r3, #4]
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	2202      	movs	r2, #2
 8001b6e:	2100      	movs	r1, #0
 8001b70:	f003 fc18 	bl	80053a4 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb4 <UART_init+0x19c>)
 8001b78:	2101      	movs	r1, #1
 8001b7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	0800b2b0 	.word	0x0800b2b0
 8001b8c:	0800b2c0 	.word	0x0800b2c0
 8001b90:	0800b2fc 	.word	0x0800b2fc
 8001b94:	20000af0 	.word	0x20000af0
 8001b98:	20000aec 	.word	0x20000aec
 8001b9c:	20000afc 	.word	0x20000afc
 8001ba0:	20000000 	.word	0x20000000
 8001ba4:	200008ac 	.word	0x200008ac
 8001ba8:	0800b560 	.word	0x0800b560
 8001bac:	2000096c 	.word	0x2000096c
 8001bb0:	20000438 	.word	0x20000438
 8001bb4:	20000b08 	.word	0x20000b08

08001bb8 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d906      	bls.n	8001bd6 <UART_data_ready+0x1e>
 8001bc8:	4a07      	ldr	r2, [pc, #28]	@ (8001be8 <UART_data_ready+0x30>)
 8001bca:	21cd      	movs	r1, #205	@ 0xcd
 8001bcc:	4807      	ldr	r0, [pc, #28]	@ (8001bec <UART_data_ready+0x34>)
 8001bce:	f003 fb89 	bl	80052e4 <printf>
 8001bd2:	f7ff ff0b 	bl	80019ec <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	4a05      	ldr	r2, [pc, #20]	@ (8001bf0 <UART_data_ready+0x38>)
 8001bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	0800b2fc 	.word	0x0800b2fc
 8001bec:	0800b2c0 	.word	0x0800b2c0
 8001bf0:	20000afc 	.word	0x20000afc

08001bf4 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d906      	bls.n	8001c12 <UART_get_next_byte+0x1e>
 8001c04:	4a22      	ldr	r2, [pc, #136]	@ (8001c90 <UART_get_next_byte+0x9c>)
 8001c06:	21d9      	movs	r1, #217	@ 0xd9
 8001c08:	4822      	ldr	r0, [pc, #136]	@ (8001c94 <UART_get_next_byte+0xa0>)
 8001c0a:	f003 fb6b 	bl	80052e4 <printf>
 8001c0e:	f7ff feed 	bl	80019ec <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	4a20      	ldr	r2, [pc, #128]	@ (8001c98 <UART_get_next_byte+0xa4>)
 8001c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <UART_get_next_byte+0x2e>
		return 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e031      	b.n	8001c86 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8001c22:	79fa      	ldrb	r2, [r7, #7]
 8001c24:	79fb      	ldrb	r3, [r7, #7]
 8001c26:	491d      	ldr	r1, [pc, #116]	@ (8001c9c <UART_get_next_byte+0xa8>)
 8001c28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c2c:	491c      	ldr	r1, [pc, #112]	@ (8001ca0 <UART_get_next_byte+0xac>)
 8001c2e:	01d2      	lsls	r2, r2, #7
 8001c30:	440a      	add	r2, r1
 8001c32:	4413      	add	r3, r2
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	4a18      	ldr	r2, [pc, #96]	@ (8001c9c <UART_get_next_byte+0xa8>)
 8001c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c40:	1c5a      	adds	r2, r3, #1
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001c48:	4914      	ldr	r1, [pc, #80]	@ (8001c9c <UART_get_next_byte+0xa8>)
 8001c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	4a14      	ldr	r2, [pc, #80]	@ (8001ca4 <UART_get_next_byte+0xb0>)
 8001c52:	56d3      	ldrsb	r3, [r2, r3]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff fea5 	bl	80019a4 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <UART_get_next_byte+0xb4>)
 8001c5e:	5cd3      	ldrb	r3, [r2, r3]
 8001c60:	4619      	mov	r1, r3
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	4a0d      	ldr	r2, [pc, #52]	@ (8001c9c <UART_get_next_byte+0xa8>)
 8001c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6a:	4299      	cmp	r1, r3
 8001c6c:	d104      	bne.n	8001c78 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	4a09      	ldr	r2, [pc, #36]	@ (8001c98 <UART_get_next_byte+0xa4>)
 8001c72:	2100      	movs	r1, #0
 8001c74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca4 <UART_get_next_byte+0xb0>)
 8001c7c:	56d3      	ldrsb	r3, [r2, r3]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fe74 	bl	800196c <__NVIC_EnableIRQ>
	return ret;
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	0800b2fc 	.word	0x0800b2fc
 8001c94:	0800b2c0 	.word	0x0800b2c0
 8001c98:	20000afc 	.word	0x20000afc
 8001c9c:	20000af0 	.word	0x20000af0
 8001ca0:	2000096c 	.word	0x2000096c
 8001ca4:	0800b560 	.word	0x0800b560
 8001ca8:	20000aec 	.word	0x20000aec

08001cac <UART_getc>:
 * @param	UART_Handle : UART_Handle.Instance = USART1, USART2 ou USART6
 * @post	Si le caractere reu est 0, il n'est pas possible de faire la difference avec le cas o aucun caractere n'est reu.
 * @ret		Le caractere reu, sur 8 bits.
 */
uint8_t UART_getc(uart_id_e uart_id)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	71fb      	strb	r3, [r7, #7]
	return UART_get_next_byte(uart_id);
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff ff9b 	bl	8001bf4 <UART_get_next_byte>
 8001cbe:	4603      	mov	r3, r0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	460a      	mov	r2, r1
 8001cd2:	71fb      	strb	r3, [r7, #7]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d907      	bls.n	8001cee <UART_putc+0x26>
 8001cde:	4a16      	ldr	r2, [pc, #88]	@ (8001d38 <UART_putc+0x70>)
 8001ce0:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8001ce4:	4815      	ldr	r0, [pc, #84]	@ (8001d3c <UART_putc+0x74>)
 8001ce6:	f003 fafd 	bl	80052e4 <printf>
 8001cea:	f7ff fe7f 	bl	80019ec <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	4a13      	ldr	r2, [pc, #76]	@ (8001d40 <UART_putc+0x78>)
 8001cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d019      	beq.n	8001d2e <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	4a11      	ldr	r2, [pc, #68]	@ (8001d44 <UART_putc+0x7c>)
 8001cfe:	56d3      	ldrsb	r3, [r2, r3]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff fe4f 	bl	80019a4 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	019b      	lsls	r3, r3, #6
 8001d0a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d48 <UART_putc+0x80>)
 8001d0c:	4413      	add	r3, r2
 8001d0e:	1db9      	adds	r1, r7, #6
 8001d10:	2201      	movs	r2, #1
 8001d12:	4618      	mov	r0, r3
 8001d14:	f002 fbb5 	bl	8004482 <HAL_UART_Transmit_IT>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	4a09      	ldr	r2, [pc, #36]	@ (8001d44 <UART_putc+0x7c>)
 8001d20:	56d3      	ldrsb	r3, [r2, r3]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fe22 	bl	800196c <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8001d28:	7bfb      	ldrb	r3, [r7, #15]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d0e5      	beq.n	8001cfa <UART_putc+0x32>
	}
}
 8001d2e:	bf00      	nop
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	0800b2fc 	.word	0x0800b2fc
 8001d3c:	0800b2c0 	.word	0x0800b2c0
 8001d40:	20000b08 	.word	0x20000b08
 8001d44:	0800b560 	.word	0x0800b560
 8001d48:	200008ac 	.word	0x200008ac

08001d4c <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b087      	sub	sp, #28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
 8001d58:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	4a13      	ldr	r2, [pc, #76]	@ (8001dac <UART_impolite_force_puts_on_uart+0x60>)
 8001d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d01d      	beq.n	8001da2 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8001d66:	7bfb      	ldrb	r3, [r7, #15]
 8001d68:	4a11      	ldr	r2, [pc, #68]	@ (8001db0 <UART_impolite_force_puts_on_uart+0x64>)
 8001d6a:	019b      	lsls	r3, r3, #6
 8001d6c:	4413      	add	r3, r2
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	e010      	b.n	8001d9a <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8001d78:	bf00      	nop
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d0f9      	beq.n	8001d7a <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	3301      	adds	r3, #1
 8001d98:	617b      	str	r3, [r7, #20]
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d3ea      	bcc.n	8001d78 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8001da2:	bf00      	nop
 8001da4:	371c      	adds	r7, #28
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	20000b08 	.word	0x20000b08
 8001db0:	200008ac 	.word	0x200008ac

08001db4 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8001db8:	4802      	ldr	r0, [pc, #8]	@ (8001dc4 <USART1_IRQHandler+0x10>)
 8001dba:	f002 fbfb 	bl	80045b4 <HAL_UART_IRQHandler>
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200008ac 	.word	0x200008ac

08001dc8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8001dcc:	4802      	ldr	r0, [pc, #8]	@ (8001dd8 <USART2_IRQHandler+0x10>)
 8001dce:	f002 fbf1 	bl	80045b4 <HAL_UART_IRQHandler>
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	200008ec 	.word	0x200008ec

08001ddc <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8001de0:	4802      	ldr	r0, [pc, #8]	@ (8001dec <USART3_IRQHandler+0x10>)
 8001de2:	f002 fbe7 	bl	80045b4 <HAL_UART_IRQHandler>
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	2000092c 	.word	0x2000092c

08001df0 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a24      	ldr	r2, [pc, #144]	@ (8001e90 <HAL_UART_RxCpltCallback+0xa0>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d102      	bne.n	8001e08 <HAL_UART_RxCpltCallback+0x18>
 8001e02:	2300      	movs	r3, #0
 8001e04:	73fb      	strb	r3, [r7, #15]
 8001e06:	e00e      	b.n	8001e26 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a21      	ldr	r2, [pc, #132]	@ (8001e94 <HAL_UART_RxCpltCallback+0xa4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d102      	bne.n	8001e18 <HAL_UART_RxCpltCallback+0x28>
 8001e12:	2301      	movs	r3, #1
 8001e14:	73fb      	strb	r3, [r7, #15]
 8001e16:	e006      	b.n	8001e26 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <HAL_UART_RxCpltCallback+0xa8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d131      	bne.n	8001e86 <HAL_UART_RxCpltCallback+0x96>
 8001e22:	2302      	movs	r3, #2
 8001e24:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	4a1c      	ldr	r2, [pc, #112]	@ (8001e9c <HAL_UART_RxCpltCallback+0xac>)
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8001e30:	7bfb      	ldrb	r3, [r7, #15]
 8001e32:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea0 <HAL_UART_RxCpltCallback+0xb0>)
 8001e34:	5cd3      	ldrb	r3, [r2, r3]
 8001e36:	3301      	adds	r3, #1
 8001e38:	425a      	negs	r2, r3
 8001e3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e3e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e42:	bf58      	it	pl
 8001e44:	4253      	negpl	r3, r2
 8001e46:	7bfa      	ldrb	r2, [r7, #15]
 8001e48:	b2d9      	uxtb	r1, r3
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <HAL_UART_RxCpltCallback+0xb0>)
 8001e4c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	019b      	lsls	r3, r3, #6
 8001e52:	4a14      	ldr	r2, [pc, #80]	@ (8001ea4 <HAL_UART_RxCpltCallback+0xb4>)
 8001e54:	1898      	adds	r0, r3, r2
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	7bfa      	ldrb	r2, [r7, #15]
 8001e5a:	4911      	ldr	r1, [pc, #68]	@ (8001ea0 <HAL_UART_RxCpltCallback+0xb0>)
 8001e5c:	5c8a      	ldrb	r2, [r1, r2]
 8001e5e:	01db      	lsls	r3, r3, #7
 8001e60:	4413      	add	r3, r2
 8001e62:	4a11      	ldr	r2, [pc, #68]	@ (8001ea8 <HAL_UART_RxCpltCallback+0xb8>)
 8001e64:	4413      	add	r3, r2
 8001e66:	2201      	movs	r2, #1
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f002 fb4e 	bl	800450a <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	4a0e      	ldr	r2, [pc, #56]	@ (8001eac <HAL_UART_RxCpltCallback+0xbc>)
 8001e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d006      	beq.n	8001e88 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	4a0b      	ldr	r2, [pc, #44]	@ (8001eac <HAL_UART_RxCpltCallback+0xbc>)
 8001e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e82:	4798      	blx	r3
 8001e84:	e000      	b.n	8001e88 <HAL_UART_RxCpltCallback+0x98>
	else return;
 8001e86:	bf00      	nop
}
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40013800 	.word	0x40013800
 8001e94:	40004400 	.word	0x40004400
 8001e98:	40004800 	.word	0x40004800
 8001e9c:	20000afc 	.word	0x20000afc
 8001ea0:	20000aec 	.word	0x20000aec
 8001ea4:	200008ac 	.word	0x200008ac
 8001ea8:	2000096c 	.word	0x2000096c
 8001eac:	20000b14 	.word	0x20000b14

08001eb0 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08c      	sub	sp, #48	@ 0x30
 8001eb4:	af02      	add	r7, sp, #8
 8001eb6:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	22c0      	movs	r2, #192	@ 0xc0
 8001ebe:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2200      	movs	r2, #0
 8001ede:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2200      	movs	r2, #0
 8001eee:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a53      	ldr	r2, [pc, #332]	@ (8002044 <HAL_UART_MspInit+0x194>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d142      	bne.n	8001f80 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8001efa:	4b53      	ldr	r3, [pc, #332]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	4a52      	ldr	r2, [pc, #328]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6193      	str	r3, [r2, #24]
 8001f06:	4b50      	ldr	r3, [pc, #320]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	623b      	str	r3, [r7, #32]
 8001f10:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001f12:	4b4d      	ldr	r3, [pc, #308]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	4a4c      	ldr	r2, [pc, #304]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f18:	f043 0308 	orr.w	r3, r3, #8
 8001f1c:	6193      	str	r3, [r2, #24]
 8001f1e:	4b4a      	ldr	r3, [pc, #296]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	61fb      	str	r3, [r7, #28]
 8001f28:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2301      	movs	r3, #1
 8001f30:	2202      	movs	r2, #2
 8001f32:	2140      	movs	r1, #64	@ 0x40
 8001f34:	4845      	ldr	r0, [pc, #276]	@ (800204c <HAL_UART_MspInit+0x19c>)
 8001f36:	f7ff f815 	bl	8000f64 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	2301      	movs	r3, #1
 8001f40:	2200      	movs	r2, #0
 8001f42:	2180      	movs	r1, #128	@ 0x80
 8001f44:	4841      	ldr	r0, [pc, #260]	@ (800204c <HAL_UART_MspInit+0x19c>)
 8001f46:	f7ff f80d 	bl	8000f64 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8001f4a:	4b41      	ldr	r3, [pc, #260]	@ (8002050 <HAL_UART_MspInit+0x1a0>)
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f52:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5a:	f043 0304 	orr.w	r3, r3, #4
 8001f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f60:	4a3b      	ldr	r2, [pc, #236]	@ (8002050 <HAL_UART_MspInit+0x1a0>)
 8001f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f64:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8001f66:	4b38      	ldr	r3, [pc, #224]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	4a37      	ldr	r2, [pc, #220]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f70:	6193      	str	r3, [r2, #24]
 8001f72:	4b35      	ldr	r3, [pc, #212]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f7a:	61bb      	str	r3, [r7, #24]
 8001f7c:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8001f7e:	e05c      	b.n	800203a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a33      	ldr	r2, [pc, #204]	@ (8002054 <HAL_UART_MspInit+0x1a4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d128      	bne.n	8001fdc <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8001f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	4a2e      	ldr	r2, [pc, #184]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f90:	f043 0304 	orr.w	r3, r3, #4
 8001f94:	6193      	str	r3, [r2, #24]
 8001f96:	4b2c      	ldr	r3, [pc, #176]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	f003 0304 	and.w	r3, r3, #4
 8001f9e:	617b      	str	r3, [r7, #20]
 8001fa0:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	2202      	movs	r2, #2
 8001faa:	2104      	movs	r1, #4
 8001fac:	482a      	ldr	r0, [pc, #168]	@ (8002058 <HAL_UART_MspInit+0x1a8>)
 8001fae:	f7fe ffd9 	bl	8000f64 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2108      	movs	r1, #8
 8001fbc:	4826      	ldr	r0, [pc, #152]	@ (8002058 <HAL_UART_MspInit+0x1a8>)
 8001fbe:	f7fe ffd1 	bl	8000f64 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8001fc2:	4b21      	ldr	r3, [pc, #132]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001fc4:	69db      	ldr	r3, [r3, #28]
 8001fc6:	4a20      	ldr	r2, [pc, #128]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fcc:	61d3      	str	r3, [r2, #28]
 8001fce:	4b1e      	ldr	r3, [pc, #120]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	693b      	ldr	r3, [r7, #16]
}
 8001fda:	e02e      	b.n	800203a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a1e      	ldr	r2, [pc, #120]	@ (800205c <HAL_UART_MspInit+0x1ac>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d129      	bne.n	800203a <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001fe6:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	4a17      	ldr	r2, [pc, #92]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001fec:	f043 0308 	orr.w	r3, r3, #8
 8001ff0:	6193      	str	r3, [r2, #24]
 8001ff2:	4b15      	ldr	r3, [pc, #84]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001ffe:	2303      	movs	r3, #3
 8002000:	9300      	str	r3, [sp, #0]
 8002002:	2301      	movs	r3, #1
 8002004:	2202      	movs	r2, #2
 8002006:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800200a:	4810      	ldr	r0, [pc, #64]	@ (800204c <HAL_UART_MspInit+0x19c>)
 800200c:	f7fe ffaa 	bl	8000f64 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002010:	2303      	movs	r3, #3
 8002012:	9300      	str	r3, [sp, #0]
 8002014:	2301      	movs	r3, #1
 8002016:	2200      	movs	r2, #0
 8002018:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800201c:	480b      	ldr	r0, [pc, #44]	@ (800204c <HAL_UART_MspInit+0x19c>)
 800201e:	f7fe ffa1 	bl	8000f64 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002022:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8002024:	69db      	ldr	r3, [r3, #28]
 8002026:	4a08      	ldr	r2, [pc, #32]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8002028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800202c:	61d3      	str	r3, [r2, #28]
 800202e:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <HAL_UART_MspInit+0x198>)
 8002030:	69db      	ldr	r3, [r3, #28]
 8002032:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002036:	60bb      	str	r3, [r7, #8]
 8002038:	68bb      	ldr	r3, [r7, #8]
}
 800203a:	bf00      	nop
 800203c:	3728      	adds	r7, #40	@ 0x28
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40013800 	.word	0x40013800
 8002048:	40021000 	.word	0x40021000
 800204c:	40010c00 	.word	0x40010c00
 8002050:	40010000 	.word	0x40010000
 8002054:	40004400 	.word	0x40004400
 8002058:	40010800 	.word	0x40010800
 800205c:	40004800 	.word	0x40004800

08002060 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800206c:	2b08      	cmp	r3, #8
 800206e:	d106      	bne.n	800207e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	63da      	str	r2, [r3, #60]	@ 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2222      	movs	r2, #34	@ 0x22
 800207a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }

}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr

08002088 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 800208c:	4b03      	ldr	r3, [pc, #12]	@ (800209c <WWDG_IRQHandler+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4903      	ldr	r1, [pc, #12]	@ (80020a0 <WWDG_IRQHandler+0x18>)
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff fad4 	bl	8001640 <dump_printf>
	while(1);
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <WWDG_IRQHandler+0x10>
 800209c:	2000000c 	.word	0x2000000c
 80020a0:	0800b38c 	.word	0x0800b38c

080020a4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80020a8:	4b03      	ldr	r3, [pc, #12]	@ (80020b8 <PVD_IRQHandler+0x14>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4903      	ldr	r1, [pc, #12]	@ (80020bc <PVD_IRQHandler+0x18>)
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff fac6 	bl	8001640 <dump_printf>
	while(1);
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <PVD_IRQHandler+0x10>
 80020b8:	2000000c 	.word	0x2000000c
 80020bc:	0800b394 	.word	0x0800b394

080020c0 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80020c4:	4b03      	ldr	r3, [pc, #12]	@ (80020d4 <TAMPER_IRQHandler+0x14>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4903      	ldr	r1, [pc, #12]	@ (80020d8 <TAMPER_IRQHandler+0x18>)
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff fab8 	bl	8001640 <dump_printf>
	while(1);
 80020d0:	bf00      	nop
 80020d2:	e7fd      	b.n	80020d0 <TAMPER_IRQHandler+0x10>
 80020d4:	2000000c 	.word	0x2000000c
 80020d8:	0800b398 	.word	0x0800b398

080020dc <FLASH_IRQHandler>:
	dump_printf(msg, "RTC");
	while(1);
}

__weak void FLASH_IRQHandler(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80020e0:	4b03      	ldr	r3, [pc, #12]	@ (80020f0 <FLASH_IRQHandler+0x14>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4903      	ldr	r1, [pc, #12]	@ (80020f4 <FLASH_IRQHandler+0x18>)
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff faaa 	bl	8001640 <dump_printf>
	while(1);
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <FLASH_IRQHandler+0x10>
 80020f0:	2000000c 	.word	0x2000000c
 80020f4:	0800b3a4 	.word	0x0800b3a4

080020f8 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80020fc:	4b03      	ldr	r3, [pc, #12]	@ (800210c <RCC_IRQHandler+0x14>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4903      	ldr	r1, [pc, #12]	@ (8002110 <RCC_IRQHandler+0x18>)
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff fa9c 	bl	8001640 <dump_printf>
	while(1);
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <RCC_IRQHandler+0x10>
 800210c:	2000000c 	.word	0x2000000c
 8002110:	0800b3ac 	.word	0x0800b3ac

08002114 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002118:	4b03      	ldr	r3, [pc, #12]	@ (8002128 <DMA1_Channel2_IRQHandler+0x14>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4903      	ldr	r1, [pc, #12]	@ (800212c <DMA1_Channel2_IRQHandler+0x18>)
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff fa8e 	bl	8001640 <dump_printf>
	while(1);
 8002124:	bf00      	nop
 8002126:	e7fd      	b.n	8002124 <DMA1_Channel2_IRQHandler+0x10>
 8002128:	2000000c 	.word	0x2000000c
 800212c:	0800b3e8 	.word	0x0800b3e8

08002130 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002134:	4b03      	ldr	r3, [pc, #12]	@ (8002144 <DMA1_Channel3_IRQHandler+0x14>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4903      	ldr	r1, [pc, #12]	@ (8002148 <DMA1_Channel3_IRQHandler+0x18>)
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff fa80 	bl	8001640 <dump_printf>
	while(1);
 8002140:	bf00      	nop
 8002142:	e7fd      	b.n	8002140 <DMA1_Channel3_IRQHandler+0x10>
 8002144:	2000000c 	.word	0x2000000c
 8002148:	0800b3f8 	.word	0x0800b3f8

0800214c <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002150:	4b03      	ldr	r3, [pc, #12]	@ (8002160 <DMA1_Channel4_IRQHandler+0x14>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4903      	ldr	r1, [pc, #12]	@ (8002164 <DMA1_Channel4_IRQHandler+0x18>)
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff fa72 	bl	8001640 <dump_printf>
	while(1);
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <DMA1_Channel4_IRQHandler+0x10>
 8002160:	2000000c 	.word	0x2000000c
 8002164:	0800b408 	.word	0x0800b408

08002168 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 800216c:	4b03      	ldr	r3, [pc, #12]	@ (800217c <DMA1_Channel5_IRQHandler+0x14>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4903      	ldr	r1, [pc, #12]	@ (8002180 <DMA1_Channel5_IRQHandler+0x18>)
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff fa64 	bl	8001640 <dump_printf>
	while(1);
 8002178:	bf00      	nop
 800217a:	e7fd      	b.n	8002178 <DMA1_Channel5_IRQHandler+0x10>
 800217c:	2000000c 	.word	0x2000000c
 8002180:	0800b418 	.word	0x0800b418

08002184 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002188:	4b03      	ldr	r3, [pc, #12]	@ (8002198 <DMA1_Channel6_IRQHandler+0x14>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4903      	ldr	r1, [pc, #12]	@ (800219c <DMA1_Channel6_IRQHandler+0x18>)
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff fa56 	bl	8001640 <dump_printf>
	while(1);
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <DMA1_Channel6_IRQHandler+0x10>
 8002198:	2000000c 	.word	0x2000000c
 800219c:	0800b428 	.word	0x0800b428

080021a0 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80021a4:	4b03      	ldr	r3, [pc, #12]	@ (80021b4 <DMA1_Channel7_IRQHandler+0x14>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4903      	ldr	r1, [pc, #12]	@ (80021b8 <DMA1_Channel7_IRQHandler+0x18>)
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff fa48 	bl	8001640 <dump_printf>
	while(1);
 80021b0:	bf00      	nop
 80021b2:	e7fd      	b.n	80021b0 <DMA1_Channel7_IRQHandler+0x10>
 80021b4:	2000000c 	.word	0x2000000c
 80021b8:	0800b438 	.word	0x0800b438

080021bc <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80021c0:	4b03      	ldr	r3, [pc, #12]	@ (80021d0 <ADC1_2_IRQHandler+0x14>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4903      	ldr	r1, [pc, #12]	@ (80021d4 <ADC1_2_IRQHandler+0x18>)
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fa3a 	bl	8001640 <dump_printf>
	while(1);
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <ADC1_2_IRQHandler+0x10>
 80021d0:	2000000c 	.word	0x2000000c
 80021d4:	0800b448 	.word	0x0800b448

080021d8 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80021dc:	4b03      	ldr	r3, [pc, #12]	@ (80021ec <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4903      	ldr	r1, [pc, #12]	@ (80021f0 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff fa2c 	bl	8001640 <dump_printf>
	while(1);
 80021e8:	bf00      	nop
 80021ea:	e7fd      	b.n	80021e8 <USB_HP_CAN1_TX_IRQHandler+0x10>
 80021ec:	2000000c 	.word	0x2000000c
 80021f0:	0800b450 	.word	0x0800b450

080021f4 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80021f8:	4b03      	ldr	r3, [pc, #12]	@ (8002208 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4903      	ldr	r1, [pc, #12]	@ (800220c <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff fa1e 	bl	8001640 <dump_printf>
	while(1);
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002208:	2000000c 	.word	0x2000000c
 800220c:	0800b460 	.word	0x0800b460

08002210 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002214:	4b03      	ldr	r3, [pc, #12]	@ (8002224 <CAN1_RX1_IRQHandler+0x14>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4903      	ldr	r1, [pc, #12]	@ (8002228 <CAN1_RX1_IRQHandler+0x18>)
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff fa10 	bl	8001640 <dump_printf>
	while(1);
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <CAN1_RX1_IRQHandler+0x10>
 8002224:	2000000c 	.word	0x2000000c
 8002228:	0800b470 	.word	0x0800b470

0800222c <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002230:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <CAN1_SCE_IRQHandler+0x14>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4903      	ldr	r1, [pc, #12]	@ (8002244 <CAN1_SCE_IRQHandler+0x18>)
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff fa02 	bl	8001640 <dump_printf>
	while(1);
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <CAN1_SCE_IRQHandler+0x10>
 8002240:	2000000c 	.word	0x2000000c
 8002244:	0800b47c 	.word	0x0800b47c

08002248 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 800224c:	4b03      	ldr	r3, [pc, #12]	@ (800225c <TIM1_BRK_IRQHandler+0x14>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4903      	ldr	r1, [pc, #12]	@ (8002260 <TIM1_BRK_IRQHandler+0x18>)
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff f9f4 	bl	8001640 <dump_printf>
	while(1);
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <TIM1_BRK_IRQHandler+0x10>
 800225c:	2000000c 	.word	0x2000000c
 8002260:	0800b490 	.word	0x0800b490

08002264 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002268:	4b03      	ldr	r3, [pc, #12]	@ (8002278 <TIM1_TRG_COM_IRQHandler+0x14>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4903      	ldr	r1, [pc, #12]	@ (800227c <TIM1_TRG_COM_IRQHandler+0x18>)
 800226e:	4618      	mov	r0, r3
 8002270:	f7ff f9e6 	bl	8001640 <dump_printf>
	while(1);
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <TIM1_TRG_COM_IRQHandler+0x10>
 8002278:	2000000c 	.word	0x2000000c
 800227c:	0800b4a4 	.word	0x0800b4a4

08002280 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002284:	4b03      	ldr	r3, [pc, #12]	@ (8002294 <TIM1_CC_IRQHandler+0x14>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4903      	ldr	r1, [pc, #12]	@ (8002298 <TIM1_CC_IRQHandler+0x18>)
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff f9d8 	bl	8001640 <dump_printf>
	while(1);
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <TIM1_CC_IRQHandler+0x10>
 8002294:	2000000c 	.word	0x2000000c
 8002298:	0800b4b4 	.word	0x0800b4b4

0800229c <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80022a0:	4b03      	ldr	r3, [pc, #12]	@ (80022b0 <I2C1_EV_IRQHandler+0x14>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4903      	ldr	r1, [pc, #12]	@ (80022b4 <I2C1_EV_IRQHandler+0x18>)
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff f9ca 	bl	8001640 <dump_printf>
	while(1);
 80022ac:	bf00      	nop
 80022ae:	e7fd      	b.n	80022ac <I2C1_EV_IRQHandler+0x10>
 80022b0:	2000000c 	.word	0x2000000c
 80022b4:	0800b4d4 	.word	0x0800b4d4

080022b8 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80022bc:	4b03      	ldr	r3, [pc, #12]	@ (80022cc <I2C1_ER_IRQHandler+0x14>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4903      	ldr	r1, [pc, #12]	@ (80022d0 <I2C1_ER_IRQHandler+0x18>)
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff f9bc 	bl	8001640 <dump_printf>
	while(1);
 80022c8:	bf00      	nop
 80022ca:	e7fd      	b.n	80022c8 <I2C1_ER_IRQHandler+0x10>
 80022cc:	2000000c 	.word	0x2000000c
 80022d0:	0800b4dc 	.word	0x0800b4dc

080022d4 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80022d8:	4b03      	ldr	r3, [pc, #12]	@ (80022e8 <I2C2_EV_IRQHandler+0x14>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4903      	ldr	r1, [pc, #12]	@ (80022ec <I2C2_EV_IRQHandler+0x18>)
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff f9ae 	bl	8001640 <dump_printf>
	while(1);
 80022e4:	bf00      	nop
 80022e6:	e7fd      	b.n	80022e4 <I2C2_EV_IRQHandler+0x10>
 80022e8:	2000000c 	.word	0x2000000c
 80022ec:	0800b4e4 	.word	0x0800b4e4

080022f0 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <I2C2_ER_IRQHandler+0x14>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4903      	ldr	r1, [pc, #12]	@ (8002308 <I2C2_ER_IRQHandler+0x18>)
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff f9a0 	bl	8001640 <dump_printf>
	while(1);
 8002300:	bf00      	nop
 8002302:	e7fd      	b.n	8002300 <I2C2_ER_IRQHandler+0x10>
 8002304:	2000000c 	.word	0x2000000c
 8002308:	0800b4ec 	.word	0x0800b4ec

0800230c <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002310:	4b03      	ldr	r3, [pc, #12]	@ (8002320 <SPI1_IRQHandler+0x14>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4903      	ldr	r1, [pc, #12]	@ (8002324 <SPI1_IRQHandler+0x18>)
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff f992 	bl	8001640 <dump_printf>
	while(1);
 800231c:	bf00      	nop
 800231e:	e7fd      	b.n	800231c <SPI1_IRQHandler+0x10>
 8002320:	2000000c 	.word	0x2000000c
 8002324:	0800b4f4 	.word	0x0800b4f4

08002328 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 800232c:	4b03      	ldr	r3, [pc, #12]	@ (800233c <SPI2_IRQHandler+0x14>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4903      	ldr	r1, [pc, #12]	@ (8002340 <SPI2_IRQHandler+0x18>)
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff f984 	bl	8001640 <dump_printf>
	while(1);
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <SPI2_IRQHandler+0x10>
 800233c:	2000000c 	.word	0x2000000c
 8002340:	0800b4fc 	.word	0x0800b4fc

08002344 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002348:	4b03      	ldr	r3, [pc, #12]	@ (8002358 <RTC_Alarm_IRQHandler+0x14>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4903      	ldr	r1, [pc, #12]	@ (800235c <RTC_Alarm_IRQHandler+0x18>)
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff f976 	bl	8001640 <dump_printf>
	while(1);
 8002354:	bf00      	nop
 8002356:	e7fd      	b.n	8002354 <RTC_Alarm_IRQHandler+0x10>
 8002358:	2000000c 	.word	0x2000000c
 800235c:	0800b528 	.word	0x0800b528

08002360 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002364:	4b03      	ldr	r3, [pc, #12]	@ (8002374 <USBWakeUp_IRQHandler+0x14>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4903      	ldr	r1, [pc, #12]	@ (8002378 <USBWakeUp_IRQHandler+0x18>)
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff f968 	bl	8001640 <dump_printf>
}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}
 8002374:	2000000c 	.word	0x2000000c
 8002378:	0800b534 	.word	0x0800b534

0800237c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002380:	4b15      	ldr	r3, [pc, #84]	@ (80023d8 <SystemInit+0x5c>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a14      	ldr	r2, [pc, #80]	@ (80023d8 <SystemInit+0x5c>)
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800238c:	4b12      	ldr	r3, [pc, #72]	@ (80023d8 <SystemInit+0x5c>)
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	4911      	ldr	r1, [pc, #68]	@ (80023d8 <SystemInit+0x5c>)
 8002392:	4b12      	ldr	r3, [pc, #72]	@ (80023dc <SystemInit+0x60>)
 8002394:	4013      	ands	r3, r2
 8002396:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002398:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <SystemInit+0x5c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a0e      	ldr	r2, [pc, #56]	@ (80023d8 <SystemInit+0x5c>)
 800239e:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80023a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023a6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80023a8:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <SystemInit+0x5c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a0a      	ldr	r2, [pc, #40]	@ (80023d8 <SystemInit+0x5c>)
 80023ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023b2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80023b4:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <SystemInit+0x5c>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	4a07      	ldr	r2, [pc, #28]	@ (80023d8 <SystemInit+0x5c>)
 80023ba:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 80023be:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <SystemInit+0x5c>)
 80023c2:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 80023c6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80023c8:	4b05      	ldr	r3, [pc, #20]	@ (80023e0 <SystemInit+0x64>)
 80023ca:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023ce:	609a      	str	r2, [r3, #8]
#endif 
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr
 80023d8:	40021000 	.word	0x40021000
 80023dc:	f8ff0000 	.word	0xf8ff0000
 80023e0:	e000ed00 	.word	0xe000ed00

080023e4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	2300      	movs	r3, #0
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	2300      	movs	r3, #0
 80023f4:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80023f6:	4b2f      	ldr	r3, [pc, #188]	@ (80024b4 <SystemCoreClockUpdate+0xd0>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f003 030c 	and.w	r3, r3, #12
 80023fe:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2b08      	cmp	r3, #8
 8002404:	d011      	beq.n	800242a <SystemCoreClockUpdate+0x46>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2b08      	cmp	r3, #8
 800240a:	d83a      	bhi.n	8002482 <SystemCoreClockUpdate+0x9e>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <SystemCoreClockUpdate+0x36>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2b04      	cmp	r3, #4
 8002416:	d004      	beq.n	8002422 <SystemCoreClockUpdate+0x3e>
 8002418:	e033      	b.n	8002482 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800241a:	4b27      	ldr	r3, [pc, #156]	@ (80024b8 <SystemCoreClockUpdate+0xd4>)
 800241c:	4a27      	ldr	r2, [pc, #156]	@ (80024bc <SystemCoreClockUpdate+0xd8>)
 800241e:	601a      	str	r2, [r3, #0]
      break;
 8002420:	e033      	b.n	800248a <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002422:	4b25      	ldr	r3, [pc, #148]	@ (80024b8 <SystemCoreClockUpdate+0xd4>)
 8002424:	4a25      	ldr	r2, [pc, #148]	@ (80024bc <SystemCoreClockUpdate+0xd8>)
 8002426:	601a      	str	r2, [r3, #0]
      break;
 8002428:	e02f      	b.n	800248a <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800242a:	4b22      	ldr	r3, [pc, #136]	@ (80024b4 <SystemCoreClockUpdate+0xd0>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002432:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002434:	4b1f      	ldr	r3, [pc, #124]	@ (80024b4 <SystemCoreClockUpdate+0xd0>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800243c:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	0c9b      	lsrs	r3, r3, #18
 8002442:	3302      	adds	r3, #2
 8002444:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d106      	bne.n	800245a <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	4a1c      	ldr	r2, [pc, #112]	@ (80024c0 <SystemCoreClockUpdate+0xdc>)
 8002450:	fb02 f303 	mul.w	r3, r2, r3
 8002454:	4a18      	ldr	r2, [pc, #96]	@ (80024b8 <SystemCoreClockUpdate+0xd4>)
 8002456:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002458:	e017      	b.n	800248a <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800245a:	4b16      	ldr	r3, [pc, #88]	@ (80024b4 <SystemCoreClockUpdate+0xd0>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d006      	beq.n	8002474 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	4a15      	ldr	r2, [pc, #84]	@ (80024c0 <SystemCoreClockUpdate+0xdc>)
 800246a:	fb02 f303 	mul.w	r3, r2, r3
 800246e:	4a12      	ldr	r2, [pc, #72]	@ (80024b8 <SystemCoreClockUpdate+0xd4>)
 8002470:	6013      	str	r3, [r2, #0]
      break;
 8002472:	e00a      	b.n	800248a <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	4a11      	ldr	r2, [pc, #68]	@ (80024bc <SystemCoreClockUpdate+0xd8>)
 8002478:	fb02 f303 	mul.w	r3, r2, r3
 800247c:	4a0e      	ldr	r2, [pc, #56]	@ (80024b8 <SystemCoreClockUpdate+0xd4>)
 800247e:	6013      	str	r3, [r2, #0]
      break;
 8002480:	e003      	b.n	800248a <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002482:	4b0d      	ldr	r3, [pc, #52]	@ (80024b8 <SystemCoreClockUpdate+0xd4>)
 8002484:	4a0d      	ldr	r2, [pc, #52]	@ (80024bc <SystemCoreClockUpdate+0xd8>)
 8002486:	601a      	str	r2, [r3, #0]
      break;
 8002488:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800248a:	4b0a      	ldr	r3, [pc, #40]	@ (80024b4 <SystemCoreClockUpdate+0xd0>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	091b      	lsrs	r3, r3, #4
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	4a0b      	ldr	r2, [pc, #44]	@ (80024c4 <SystemCoreClockUpdate+0xe0>)
 8002496:	5cd3      	ldrb	r3, [r2, r3]
 8002498:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800249a:	4b07      	ldr	r3, [pc, #28]	@ (80024b8 <SystemCoreClockUpdate+0xd4>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
 80024a4:	4a04      	ldr	r2, [pc, #16]	@ (80024b8 <SystemCoreClockUpdate+0xd4>)
 80024a6:	6013      	str	r3, [r2, #0]
}
 80024a8:	bf00      	nop
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	40021000 	.word	0x40021000
 80024b8:	20000010 	.word	0x20000010
 80024bc:	007a1200 	.word	0x007a1200
 80024c0:	003d0900 	.word	0x003d0900
 80024c4:	0800b564 	.word	0x0800b564

080024c8 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80024ce:	2300      	movs	r3, #0
 80024d0:	71fb      	strb	r3, [r7, #7]
 80024d2:	e007      	b.n	80024e4 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80024d4:	79fb      	ldrb	r3, [r7, #7]
 80024d6:	4a0b      	ldr	r2, [pc, #44]	@ (8002504 <Systick_init+0x3c>)
 80024d8:	2100      	movs	r1, #0
 80024da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	3301      	adds	r3, #1
 80024e2:	71fb      	strb	r3, [r7, #7]
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	2b0f      	cmp	r3, #15
 80024e8:	d9f4      	bls.n	80024d4 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80024ea:	2200      	movs	r2, #0
 80024ec:	2100      	movs	r1, #0
 80024ee:	f04f 30ff 	mov.w	r0, #4294967295
 80024f2:	f000 f96e 	bl	80027d2 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 80024f6:	4b04      	ldr	r3, [pc, #16]	@ (8002508 <Systick_init+0x40>)
 80024f8:	2201      	movs	r2, #1
 80024fa:	601a      	str	r2, [r3, #0]
}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	20000b20 	.word	0x20000b20
 8002508:	20000b60 	.word	0x20000b60

0800250c <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002512:	f000 f86b 	bl	80025ec <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002516:	f000 f992 	bl	800283e <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800251a:	4b0f      	ldr	r3, [pc, #60]	@ (8002558 <SysTick_Handler+0x4c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <SysTick_Handler+0x1a>
		Systick_init();
 8002522:	f7ff ffd1 	bl	80024c8 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002526:	2300      	movs	r3, #0
 8002528:	71fb      	strb	r3, [r7, #7]
 800252a:	e00d      	b.n	8002548 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	4a0b      	ldr	r2, [pc, #44]	@ (800255c <SysTick_Handler+0x50>)
 8002530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d004      	beq.n	8002542 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	4a08      	ldr	r2, [pc, #32]	@ (800255c <SysTick_Handler+0x50>)
 800253c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002540:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	3301      	adds	r3, #1
 8002546:	71fb      	strb	r3, [r7, #7]
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	2b0f      	cmp	r3, #15
 800254c:	d9ee      	bls.n	800252c <SysTick_Handler+0x20>
	}
}
 800254e:	bf00      	nop
 8002550:	bf00      	nop
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000b60 	.word	0x20000b60
 800255c:	20000b20 	.word	0x20000b20

08002560 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002564:	4b08      	ldr	r3, [pc, #32]	@ (8002588 <HAL_Init+0x28>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a07      	ldr	r2, [pc, #28]	@ (8002588 <HAL_Init+0x28>)
 800256a:	f043 0310 	orr.w	r3, r3, #16
 800256e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002570:	2003      	movs	r0, #3
 8002572:	f000 f923 	bl	80027bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002576:	200f      	movs	r0, #15
 8002578:	f000 f808 	bl	800258c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800257c:	f7fe fe9c 	bl	80012b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40022000 	.word	0x40022000

0800258c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002594:	4b12      	ldr	r3, [pc, #72]	@ (80025e0 <HAL_InitTick+0x54>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <HAL_InitTick+0x58>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	4619      	mov	r1, r3
 800259e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 f93b 	bl	8002826 <HAL_SYSTICK_Config>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e00e      	b.n	80025d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b0f      	cmp	r3, #15
 80025be:	d80a      	bhi.n	80025d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025c0:	2200      	movs	r2, #0
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	f04f 30ff 	mov.w	r0, #4294967295
 80025c8:	f000 f903 	bl	80027d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025cc:	4a06      	ldr	r2, [pc, #24]	@ (80025e8 <HAL_InitTick+0x5c>)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
 80025d4:	e000      	b.n	80025d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	20000010 	.word	0x20000010
 80025e4:	20000018 	.word	0x20000018
 80025e8:	20000014 	.word	0x20000014

080025ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025f0:	4b05      	ldr	r3, [pc, #20]	@ (8002608 <HAL_IncTick+0x1c>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b05      	ldr	r3, [pc, #20]	@ (800260c <HAL_IncTick+0x20>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4413      	add	r3, r2
 80025fc:	4a03      	ldr	r2, [pc, #12]	@ (800260c <HAL_IncTick+0x20>)
 80025fe:	6013      	str	r3, [r2, #0]
}
 8002600:	bf00      	nop
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr
 8002608:	20000018 	.word	0x20000018
 800260c:	20000b64 	.word	0x20000b64

08002610 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  return uwTick;
 8002614:	4b02      	ldr	r3, [pc, #8]	@ (8002620 <HAL_GetTick+0x10>)
 8002616:	681b      	ldr	r3, [r3, #0]
}
 8002618:	4618      	mov	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr
 8002620:	20000b64 	.word	0x20000b64

08002624 <__NVIC_SetPriorityGrouping>:
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002634:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <__NVIC_SetPriorityGrouping+0x44>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002640:	4013      	ands	r3, r2
 8002642:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800264c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002656:	4a04      	ldr	r2, [pc, #16]	@ (8002668 <__NVIC_SetPriorityGrouping+0x44>)
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	60d3      	str	r3, [r2, #12]
}
 800265c:	bf00      	nop
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <__NVIC_GetPriorityGrouping>:
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002670:	4b04      	ldr	r3, [pc, #16]	@ (8002684 <__NVIC_GetPriorityGrouping+0x18>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	0a1b      	lsrs	r3, r3, #8
 8002676:	f003 0307 	and.w	r3, r3, #7
}
 800267a:	4618      	mov	r0, r3
 800267c:	46bd      	mov	sp, r7
 800267e:	bc80      	pop	{r7}
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <__NVIC_EnableIRQ>:
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	2b00      	cmp	r3, #0
 8002698:	db0b      	blt.n	80026b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	f003 021f 	and.w	r2, r3, #31
 80026a0:	4906      	ldr	r1, [pc, #24]	@ (80026bc <__NVIC_EnableIRQ+0x34>)
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	095b      	lsrs	r3, r3, #5
 80026a8:	2001      	movs	r0, #1
 80026aa:	fa00 f202 	lsl.w	r2, r0, r2
 80026ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	e000e100 	.word	0xe000e100

080026c0 <__NVIC_SetPriority>:
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	6039      	str	r1, [r7, #0]
 80026ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	db0a      	blt.n	80026ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	490c      	ldr	r1, [pc, #48]	@ (800270c <__NVIC_SetPriority+0x4c>)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	0112      	lsls	r2, r2, #4
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	440b      	add	r3, r1
 80026e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80026e8:	e00a      	b.n	8002700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	4908      	ldr	r1, [pc, #32]	@ (8002710 <__NVIC_SetPriority+0x50>)
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	3b04      	subs	r3, #4
 80026f8:	0112      	lsls	r2, r2, #4
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	440b      	add	r3, r1
 80026fe:	761a      	strb	r2, [r3, #24]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	e000e100 	.word	0xe000e100
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <NVIC_EncodePriority>:
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	@ 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	f1c3 0307 	rsb	r3, r3, #7
 800272e:	2b04      	cmp	r3, #4
 8002730:	bf28      	it	cs
 8002732:	2304      	movcs	r3, #4
 8002734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3304      	adds	r3, #4
 800273a:	2b06      	cmp	r3, #6
 800273c:	d902      	bls.n	8002744 <NVIC_EncodePriority+0x30>
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	3b03      	subs	r3, #3
 8002742:	e000      	b.n	8002746 <NVIC_EncodePriority+0x32>
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002748:	f04f 32ff 	mov.w	r2, #4294967295
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	401a      	ands	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800275c:	f04f 31ff 	mov.w	r1, #4294967295
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	fa01 f303 	lsl.w	r3, r1, r3
 8002766:	43d9      	mvns	r1, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800276c:	4313      	orrs	r3, r2
}
 800276e:	4618      	mov	r0, r3
 8002770:	3724      	adds	r7, #36	@ 0x24
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr

08002778 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	3b01      	subs	r3, #1
 8002784:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002788:	d301      	bcc.n	800278e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800278a:	2301      	movs	r3, #1
 800278c:	e00f      	b.n	80027ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800278e:	4a0a      	ldr	r2, [pc, #40]	@ (80027b8 <SysTick_Config+0x40>)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3b01      	subs	r3, #1
 8002794:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002796:	210f      	movs	r1, #15
 8002798:	f04f 30ff 	mov.w	r0, #4294967295
 800279c:	f7ff ff90 	bl	80026c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <SysTick_Config+0x40>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027a6:	4b04      	ldr	r3, [pc, #16]	@ (80027b8 <SysTick_Config+0x40>)
 80027a8:	2207      	movs	r2, #7
 80027aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	e000e010 	.word	0xe000e010

080027bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7ff ff2d 	bl	8002624 <__NVIC_SetPriorityGrouping>
}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b086      	sub	sp, #24
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	4603      	mov	r3, r0
 80027da:	60b9      	str	r1, [r7, #8]
 80027dc:	607a      	str	r2, [r7, #4]
 80027de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027e4:	f7ff ff42 	bl	800266c <__NVIC_GetPriorityGrouping>
 80027e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	68b9      	ldr	r1, [r7, #8]
 80027ee:	6978      	ldr	r0, [r7, #20]
 80027f0:	f7ff ff90 	bl	8002714 <NVIC_EncodePriority>
 80027f4:	4602      	mov	r2, r0
 80027f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027fa:	4611      	mov	r1, r2
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff ff5f 	bl	80026c0 <__NVIC_SetPriority>
}
 8002802:	bf00      	nop
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	b082      	sub	sp, #8
 800280e:	af00      	add	r7, sp, #0
 8002810:	4603      	mov	r3, r0
 8002812:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff ff35 	bl	8002688 <__NVIC_EnableIRQ>
}
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b082      	sub	sp, #8
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7ff ffa2 	bl	8002778 <SysTick_Config>
 8002834:	4603      	mov	r3, r0
}
 8002836:	4618      	mov	r0, r3
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002842:	f000 f802 	bl	800284a <HAL_SYSTICK_Callback>
}
 8002846:	bf00      	nop
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800284e:	bf00      	nop
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr
	...

08002858 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002860:	2300      	movs	r3, #0
 8002862:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800286a:	2b02      	cmp	r3, #2
 800286c:	d005      	beq.n	800287a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2204      	movs	r2, #4
 8002872:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	73fb      	strb	r3, [r7, #15]
 8002878:	e051      	b.n	800291e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 020e 	bic.w	r2, r2, #14
 8002888:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 0201 	bic.w	r2, r2, #1
 8002898:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a22      	ldr	r2, [pc, #136]	@ (8002928 <HAL_DMA_Abort_IT+0xd0>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d029      	beq.n	80028f8 <HAL_DMA_Abort_IT+0xa0>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a20      	ldr	r2, [pc, #128]	@ (800292c <HAL_DMA_Abort_IT+0xd4>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d022      	beq.n	80028f4 <HAL_DMA_Abort_IT+0x9c>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002930 <HAL_DMA_Abort_IT+0xd8>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d01a      	beq.n	80028ee <HAL_DMA_Abort_IT+0x96>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002934 <HAL_DMA_Abort_IT+0xdc>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d012      	beq.n	80028e8 <HAL_DMA_Abort_IT+0x90>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002938 <HAL_DMA_Abort_IT+0xe0>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d00a      	beq.n	80028e2 <HAL_DMA_Abort_IT+0x8a>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a1a      	ldr	r2, [pc, #104]	@ (800293c <HAL_DMA_Abort_IT+0xe4>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d102      	bne.n	80028dc <HAL_DMA_Abort_IT+0x84>
 80028d6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80028da:	e00e      	b.n	80028fa <HAL_DMA_Abort_IT+0xa2>
 80028dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028e0:	e00b      	b.n	80028fa <HAL_DMA_Abort_IT+0xa2>
 80028e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80028e6:	e008      	b.n	80028fa <HAL_DMA_Abort_IT+0xa2>
 80028e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028ec:	e005      	b.n	80028fa <HAL_DMA_Abort_IT+0xa2>
 80028ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028f2:	e002      	b.n	80028fa <HAL_DMA_Abort_IT+0xa2>
 80028f4:	2310      	movs	r3, #16
 80028f6:	e000      	b.n	80028fa <HAL_DMA_Abort_IT+0xa2>
 80028f8:	2301      	movs	r3, #1
 80028fa:	4a11      	ldr	r2, [pc, #68]	@ (8002940 <HAL_DMA_Abort_IT+0xe8>)
 80028fc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2201      	movs	r2, #1
 8002902:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	4798      	blx	r3
    } 
  }
  return status;
 800291e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40020008 	.word	0x40020008
 800292c:	4002001c 	.word	0x4002001c
 8002930:	40020030 	.word	0x40020030
 8002934:	40020044 	.word	0x40020044
 8002938:	40020058 	.word	0x40020058
 800293c:	4002006c 	.word	0x4002006c
 8002940:	40020000 	.word	0x40020000

08002944 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	2204      	movs	r2, #4
 8002962:	409a      	lsls	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	4013      	ands	r3, r2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d04f      	beq.n	8002a0c <HAL_DMA_IRQHandler+0xc8>
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	f003 0304 	and.w	r3, r3, #4
 8002972:	2b00      	cmp	r3, #0
 8002974:	d04a      	beq.n	8002a0c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	2b00      	cmp	r3, #0
 8002982:	d107      	bne.n	8002994 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f022 0204 	bic.w	r2, r2, #4
 8002992:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a66      	ldr	r2, [pc, #408]	@ (8002b34 <HAL_DMA_IRQHandler+0x1f0>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d029      	beq.n	80029f2 <HAL_DMA_IRQHandler+0xae>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a65      	ldr	r2, [pc, #404]	@ (8002b38 <HAL_DMA_IRQHandler+0x1f4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d022      	beq.n	80029ee <HAL_DMA_IRQHandler+0xaa>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a63      	ldr	r2, [pc, #396]	@ (8002b3c <HAL_DMA_IRQHandler+0x1f8>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d01a      	beq.n	80029e8 <HAL_DMA_IRQHandler+0xa4>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a62      	ldr	r2, [pc, #392]	@ (8002b40 <HAL_DMA_IRQHandler+0x1fc>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d012      	beq.n	80029e2 <HAL_DMA_IRQHandler+0x9e>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a60      	ldr	r2, [pc, #384]	@ (8002b44 <HAL_DMA_IRQHandler+0x200>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d00a      	beq.n	80029dc <HAL_DMA_IRQHandler+0x98>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a5f      	ldr	r2, [pc, #380]	@ (8002b48 <HAL_DMA_IRQHandler+0x204>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d102      	bne.n	80029d6 <HAL_DMA_IRQHandler+0x92>
 80029d0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80029d4:	e00e      	b.n	80029f4 <HAL_DMA_IRQHandler+0xb0>
 80029d6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80029da:	e00b      	b.n	80029f4 <HAL_DMA_IRQHandler+0xb0>
 80029dc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80029e0:	e008      	b.n	80029f4 <HAL_DMA_IRQHandler+0xb0>
 80029e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029e6:	e005      	b.n	80029f4 <HAL_DMA_IRQHandler+0xb0>
 80029e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029ec:	e002      	b.n	80029f4 <HAL_DMA_IRQHandler+0xb0>
 80029ee:	2340      	movs	r3, #64	@ 0x40
 80029f0:	e000      	b.n	80029f4 <HAL_DMA_IRQHandler+0xb0>
 80029f2:	2304      	movs	r3, #4
 80029f4:	4a55      	ldr	r2, [pc, #340]	@ (8002b4c <HAL_DMA_IRQHandler+0x208>)
 80029f6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	f000 8094 	beq.w	8002b2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002a0a:	e08e      	b.n	8002b2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a10:	2202      	movs	r2, #2
 8002a12:	409a      	lsls	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d056      	beq.n	8002aca <HAL_DMA_IRQHandler+0x186>
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d051      	beq.n	8002aca <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0320 	and.w	r3, r3, #32
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10b      	bne.n	8002a4c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 020a 	bic.w	r2, r2, #10
 8002a42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a38      	ldr	r2, [pc, #224]	@ (8002b34 <HAL_DMA_IRQHandler+0x1f0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d029      	beq.n	8002aaa <HAL_DMA_IRQHandler+0x166>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a37      	ldr	r2, [pc, #220]	@ (8002b38 <HAL_DMA_IRQHandler+0x1f4>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d022      	beq.n	8002aa6 <HAL_DMA_IRQHandler+0x162>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a35      	ldr	r2, [pc, #212]	@ (8002b3c <HAL_DMA_IRQHandler+0x1f8>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d01a      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x15c>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a34      	ldr	r2, [pc, #208]	@ (8002b40 <HAL_DMA_IRQHandler+0x1fc>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d012      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x156>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a32      	ldr	r2, [pc, #200]	@ (8002b44 <HAL_DMA_IRQHandler+0x200>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d00a      	beq.n	8002a94 <HAL_DMA_IRQHandler+0x150>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a31      	ldr	r2, [pc, #196]	@ (8002b48 <HAL_DMA_IRQHandler+0x204>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d102      	bne.n	8002a8e <HAL_DMA_IRQHandler+0x14a>
 8002a88:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002a8c:	e00e      	b.n	8002aac <HAL_DMA_IRQHandler+0x168>
 8002a8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a92:	e00b      	b.n	8002aac <HAL_DMA_IRQHandler+0x168>
 8002a94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a98:	e008      	b.n	8002aac <HAL_DMA_IRQHandler+0x168>
 8002a9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a9e:	e005      	b.n	8002aac <HAL_DMA_IRQHandler+0x168>
 8002aa0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002aa4:	e002      	b.n	8002aac <HAL_DMA_IRQHandler+0x168>
 8002aa6:	2320      	movs	r3, #32
 8002aa8:	e000      	b.n	8002aac <HAL_DMA_IRQHandler+0x168>
 8002aaa:	2302      	movs	r3, #2
 8002aac:	4a27      	ldr	r2, [pc, #156]	@ (8002b4c <HAL_DMA_IRQHandler+0x208>)
 8002aae:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d034      	beq.n	8002b2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002ac8:	e02f      	b.n	8002b2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ace:	2208      	movs	r2, #8
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d028      	beq.n	8002b2c <HAL_DMA_IRQHandler+0x1e8>
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	f003 0308 	and.w	r3, r3, #8
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d023      	beq.n	8002b2c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 020e 	bic.w	r2, r2, #14
 8002af2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002afc:	2101      	movs	r1, #1
 8002afe:	fa01 f202 	lsl.w	r2, r1, r2
 8002b02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d004      	beq.n	8002b2c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	4798      	blx	r3
    }
  }
  return;
 8002b2a:	bf00      	nop
 8002b2c:	bf00      	nop
}
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40020008 	.word	0x40020008
 8002b38:	4002001c 	.word	0x4002001c
 8002b3c:	40020030 	.word	0x40020030
 8002b40:	40020044 	.word	0x40020044
 8002b44:	40020058 	.word	0x40020058
 8002b48:	4002006c 	.word	0x4002006c
 8002b4c:	40020000 	.word	0x40020000

08002b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b08b      	sub	sp, #44	@ 0x2c
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b62:	e169      	b.n	8002e38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b64:	2201      	movs	r2, #1
 8002b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	69fa      	ldr	r2, [r7, #28]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	f040 8158 	bne.w	8002e32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	4a9a      	ldr	r2, [pc, #616]	@ (8002df0 <HAL_GPIO_Init+0x2a0>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d05e      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002b8c:	4a98      	ldr	r2, [pc, #608]	@ (8002df0 <HAL_GPIO_Init+0x2a0>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d875      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002b92:	4a98      	ldr	r2, [pc, #608]	@ (8002df4 <HAL_GPIO_Init+0x2a4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d058      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002b98:	4a96      	ldr	r2, [pc, #600]	@ (8002df4 <HAL_GPIO_Init+0x2a4>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d86f      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002b9e:	4a96      	ldr	r2, [pc, #600]	@ (8002df8 <HAL_GPIO_Init+0x2a8>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d052      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002ba4:	4a94      	ldr	r2, [pc, #592]	@ (8002df8 <HAL_GPIO_Init+0x2a8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d869      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002baa:	4a94      	ldr	r2, [pc, #592]	@ (8002dfc <HAL_GPIO_Init+0x2ac>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d04c      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002bb0:	4a92      	ldr	r2, [pc, #584]	@ (8002dfc <HAL_GPIO_Init+0x2ac>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d863      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002bb6:	4a92      	ldr	r2, [pc, #584]	@ (8002e00 <HAL_GPIO_Init+0x2b0>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d046      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
 8002bbc:	4a90      	ldr	r2, [pc, #576]	@ (8002e00 <HAL_GPIO_Init+0x2b0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d85d      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002bc2:	2b12      	cmp	r3, #18
 8002bc4:	d82a      	bhi.n	8002c1c <HAL_GPIO_Init+0xcc>
 8002bc6:	2b12      	cmp	r3, #18
 8002bc8:	d859      	bhi.n	8002c7e <HAL_GPIO_Init+0x12e>
 8002bca:	a201      	add	r2, pc, #4	@ (adr r2, 8002bd0 <HAL_GPIO_Init+0x80>)
 8002bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd0:	08002c4b 	.word	0x08002c4b
 8002bd4:	08002c25 	.word	0x08002c25
 8002bd8:	08002c37 	.word	0x08002c37
 8002bdc:	08002c79 	.word	0x08002c79
 8002be0:	08002c7f 	.word	0x08002c7f
 8002be4:	08002c7f 	.word	0x08002c7f
 8002be8:	08002c7f 	.word	0x08002c7f
 8002bec:	08002c7f 	.word	0x08002c7f
 8002bf0:	08002c7f 	.word	0x08002c7f
 8002bf4:	08002c7f 	.word	0x08002c7f
 8002bf8:	08002c7f 	.word	0x08002c7f
 8002bfc:	08002c7f 	.word	0x08002c7f
 8002c00:	08002c7f 	.word	0x08002c7f
 8002c04:	08002c7f 	.word	0x08002c7f
 8002c08:	08002c7f 	.word	0x08002c7f
 8002c0c:	08002c7f 	.word	0x08002c7f
 8002c10:	08002c7f 	.word	0x08002c7f
 8002c14:	08002c2d 	.word	0x08002c2d
 8002c18:	08002c41 	.word	0x08002c41
 8002c1c:	4a79      	ldr	r2, [pc, #484]	@ (8002e04 <HAL_GPIO_Init+0x2b4>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d013      	beq.n	8002c4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c22:	e02c      	b.n	8002c7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	623b      	str	r3, [r7, #32]
          break;
 8002c2a:	e029      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	3304      	adds	r3, #4
 8002c32:	623b      	str	r3, [r7, #32]
          break;
 8002c34:	e024      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	3308      	adds	r3, #8
 8002c3c:	623b      	str	r3, [r7, #32]
          break;
 8002c3e:	e01f      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	330c      	adds	r3, #12
 8002c46:	623b      	str	r3, [r7, #32]
          break;
 8002c48:	e01a      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d102      	bne.n	8002c58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c52:	2304      	movs	r3, #4
 8002c54:	623b      	str	r3, [r7, #32]
          break;
 8002c56:	e013      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d105      	bne.n	8002c6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c60:	2308      	movs	r3, #8
 8002c62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	611a      	str	r2, [r3, #16]
          break;
 8002c6a:	e009      	b.n	8002c80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c6c:	2308      	movs	r3, #8
 8002c6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69fa      	ldr	r2, [r7, #28]
 8002c74:	615a      	str	r2, [r3, #20]
          break;
 8002c76:	e003      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	623b      	str	r3, [r7, #32]
          break;
 8002c7c:	e000      	b.n	8002c80 <HAL_GPIO_Init+0x130>
          break;
 8002c7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	2bff      	cmp	r3, #255	@ 0xff
 8002c84:	d801      	bhi.n	8002c8a <HAL_GPIO_Init+0x13a>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	e001      	b.n	8002c8e <HAL_GPIO_Init+0x13e>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	2bff      	cmp	r3, #255	@ 0xff
 8002c94:	d802      	bhi.n	8002c9c <HAL_GPIO_Init+0x14c>
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	e002      	b.n	8002ca2 <HAL_GPIO_Init+0x152>
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	3b08      	subs	r3, #8
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	210f      	movs	r1, #15
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	6a39      	ldr	r1, [r7, #32]
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	f000 80b1 	beq.w	8002e32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cd0:	4b4d      	ldr	r3, [pc, #308]	@ (8002e08 <HAL_GPIO_Init+0x2b8>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	4a4c      	ldr	r2, [pc, #304]	@ (8002e08 <HAL_GPIO_Init+0x2b8>)
 8002cd6:	f043 0301 	orr.w	r3, r3, #1
 8002cda:	6193      	str	r3, [r2, #24]
 8002cdc:	4b4a      	ldr	r3, [pc, #296]	@ (8002e08 <HAL_GPIO_Init+0x2b8>)
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	60bb      	str	r3, [r7, #8]
 8002ce6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ce8:	4a48      	ldr	r2, [pc, #288]	@ (8002e0c <HAL_GPIO_Init+0x2bc>)
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	089b      	lsrs	r3, r3, #2
 8002cee:	3302      	adds	r3, #2
 8002cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf8:	f003 0303 	and.w	r3, r3, #3
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	220f      	movs	r2, #15
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43db      	mvns	r3, r3
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a40      	ldr	r2, [pc, #256]	@ (8002e10 <HAL_GPIO_Init+0x2c0>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d013      	beq.n	8002d3c <HAL_GPIO_Init+0x1ec>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a3f      	ldr	r2, [pc, #252]	@ (8002e14 <HAL_GPIO_Init+0x2c4>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d00d      	beq.n	8002d38 <HAL_GPIO_Init+0x1e8>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a3e      	ldr	r2, [pc, #248]	@ (8002e18 <HAL_GPIO_Init+0x2c8>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d007      	beq.n	8002d34 <HAL_GPIO_Init+0x1e4>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	4a3d      	ldr	r2, [pc, #244]	@ (8002e1c <HAL_GPIO_Init+0x2cc>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d101      	bne.n	8002d30 <HAL_GPIO_Init+0x1e0>
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e006      	b.n	8002d3e <HAL_GPIO_Init+0x1ee>
 8002d30:	2304      	movs	r3, #4
 8002d32:	e004      	b.n	8002d3e <HAL_GPIO_Init+0x1ee>
 8002d34:	2302      	movs	r3, #2
 8002d36:	e002      	b.n	8002d3e <HAL_GPIO_Init+0x1ee>
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e000      	b.n	8002d3e <HAL_GPIO_Init+0x1ee>
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d40:	f002 0203 	and.w	r2, r2, #3
 8002d44:	0092      	lsls	r2, r2, #2
 8002d46:	4093      	lsls	r3, r2
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d4e:	492f      	ldr	r1, [pc, #188]	@ (8002e0c <HAL_GPIO_Init+0x2bc>)
 8002d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d52:	089b      	lsrs	r3, r3, #2
 8002d54:	3302      	adds	r3, #2
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d006      	beq.n	8002d76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d68:	4b2d      	ldr	r3, [pc, #180]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	492c      	ldr	r1, [pc, #176]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	600b      	str	r3, [r1, #0]
 8002d74:	e006      	b.n	8002d84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d76:	4b2a      	ldr	r3, [pc, #168]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	4928      	ldr	r1, [pc, #160]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d006      	beq.n	8002d9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d90:	4b23      	ldr	r3, [pc, #140]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	4922      	ldr	r1, [pc, #136]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	604b      	str	r3, [r1, #4]
 8002d9c:	e006      	b.n	8002dac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d9e:	4b20      	ldr	r3, [pc, #128]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	491e      	ldr	r1, [pc, #120]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d006      	beq.n	8002dc6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002db8:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	4918      	ldr	r1, [pc, #96]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	608b      	str	r3, [r1, #8]
 8002dc4:	e006      	b.n	8002dd4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dc6:	4b16      	ldr	r3, [pc, #88]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	4914      	ldr	r1, [pc, #80]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d021      	beq.n	8002e24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002de0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002de2:	68da      	ldr	r2, [r3, #12]
 8002de4:	490e      	ldr	r1, [pc, #56]	@ (8002e20 <HAL_GPIO_Init+0x2d0>)
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60cb      	str	r3, [r1, #12]
 8002dec:	e021      	b.n	8002e32 <HAL_GPIO_Init+0x2e2>
 8002dee:	bf00      	nop
 8002df0:	10320000 	.word	0x10320000
 8002df4:	10310000 	.word	0x10310000
 8002df8:	10220000 	.word	0x10220000
 8002dfc:	10210000 	.word	0x10210000
 8002e00:	10120000 	.word	0x10120000
 8002e04:	10110000 	.word	0x10110000
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	40010000 	.word	0x40010000
 8002e10:	40010800 	.word	0x40010800
 8002e14:	40010c00 	.word	0x40010c00
 8002e18:	40011000 	.word	0x40011000
 8002e1c:	40011400 	.word	0x40011400
 8002e20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e24:	4b0b      	ldr	r3, [pc, #44]	@ (8002e54 <HAL_GPIO_Init+0x304>)
 8002e26:	68da      	ldr	r2, [r3, #12]
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	4909      	ldr	r1, [pc, #36]	@ (8002e54 <HAL_GPIO_Init+0x304>)
 8002e2e:	4013      	ands	r3, r2
 8002e30:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	3301      	adds	r3, #1
 8002e36:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f47f ae8e 	bne.w	8002b64 <HAL_GPIO_Init+0x14>
  }
}
 8002e48:	bf00      	nop
 8002e4a:	bf00      	nop
 8002e4c:	372c      	adds	r7, #44	@ 0x2c
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	40010400 	.word	0x40010400

08002e58 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002e5c:	4b03      	ldr	r3, [pc, #12]	@ (8002e6c <HAL_PWR_EnableBkUpAccess+0x14>)
 8002e5e:	2201      	movs	r2, #1
 8002e60:	601a      	str	r2, [r3, #0]
}
 8002e62:	bf00      	nop
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bc80      	pop	{r7}
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	420e0020 	.word	0x420e0020

08002e70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e272      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 8087 	beq.w	8002f9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e90:	4b92      	ldr	r3, [pc, #584]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f003 030c 	and.w	r3, r3, #12
 8002e98:	2b04      	cmp	r3, #4
 8002e9a:	d00c      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e9c:	4b8f      	ldr	r3, [pc, #572]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 030c 	and.w	r3, r3, #12
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d112      	bne.n	8002ece <HAL_RCC_OscConfig+0x5e>
 8002ea8:	4b8c      	ldr	r3, [pc, #560]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eb4:	d10b      	bne.n	8002ece <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb6:	4b89      	ldr	r3, [pc, #548]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d06c      	beq.n	8002f9c <HAL_RCC_OscConfig+0x12c>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d168      	bne.n	8002f9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e24c      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ed6:	d106      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x76>
 8002ed8:	4b80      	ldr	r3, [pc, #512]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a7f      	ldr	r2, [pc, #508]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002ede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee2:	6013      	str	r3, [r2, #0]
 8002ee4:	e02e      	b.n	8002f44 <HAL_RCC_OscConfig+0xd4>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10c      	bne.n	8002f08 <HAL_RCC_OscConfig+0x98>
 8002eee:	4b7b      	ldr	r3, [pc, #492]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a7a      	ldr	r2, [pc, #488]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002ef4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	4b78      	ldr	r3, [pc, #480]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a77      	ldr	r2, [pc, #476]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f04:	6013      	str	r3, [r2, #0]
 8002f06:	e01d      	b.n	8002f44 <HAL_RCC_OscConfig+0xd4>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f10:	d10c      	bne.n	8002f2c <HAL_RCC_OscConfig+0xbc>
 8002f12:	4b72      	ldr	r3, [pc, #456]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a71      	ldr	r2, [pc, #452]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f1c:	6013      	str	r3, [r2, #0]
 8002f1e:	4b6f      	ldr	r3, [pc, #444]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a6e      	ldr	r2, [pc, #440]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f28:	6013      	str	r3, [r2, #0]
 8002f2a:	e00b      	b.n	8002f44 <HAL_RCC_OscConfig+0xd4>
 8002f2c:	4b6b      	ldr	r3, [pc, #428]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a6a      	ldr	r2, [pc, #424]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f36:	6013      	str	r3, [r2, #0]
 8002f38:	4b68      	ldr	r3, [pc, #416]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a67      	ldr	r2, [pc, #412]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d013      	beq.n	8002f74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4c:	f7ff fb60 	bl	8002610 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f54:	f7ff fb5c 	bl	8002610 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b64      	cmp	r3, #100	@ 0x64
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e200      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f66:	4b5d      	ldr	r3, [pc, #372]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d0f0      	beq.n	8002f54 <HAL_RCC_OscConfig+0xe4>
 8002f72:	e014      	b.n	8002f9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f74:	f7ff fb4c 	bl	8002610 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f7c:	f7ff fb48 	bl	8002610 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	@ 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e1ec      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8e:	4b53      	ldr	r3, [pc, #332]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1f0      	bne.n	8002f7c <HAL_RCC_OscConfig+0x10c>
 8002f9a:	e000      	b.n	8002f9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d063      	beq.n	8003072 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002faa:	4b4c      	ldr	r3, [pc, #304]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f003 030c 	and.w	r3, r3, #12
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00b      	beq.n	8002fce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002fb6:	4b49      	ldr	r3, [pc, #292]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f003 030c 	and.w	r3, r3, #12
 8002fbe:	2b08      	cmp	r3, #8
 8002fc0:	d11c      	bne.n	8002ffc <HAL_RCC_OscConfig+0x18c>
 8002fc2:	4b46      	ldr	r3, [pc, #280]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d116      	bne.n	8002ffc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fce:	4b43      	ldr	r3, [pc, #268]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d005      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x176>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d001      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e1c0      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fe6:	4b3d      	ldr	r3, [pc, #244]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	4939      	ldr	r1, [pc, #228]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ffa:	e03a      	b.n	8003072 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	691b      	ldr	r3, [r3, #16]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d020      	beq.n	8003046 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003004:	4b36      	ldr	r3, [pc, #216]	@ (80030e0 <HAL_RCC_OscConfig+0x270>)
 8003006:	2201      	movs	r2, #1
 8003008:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800300a:	f7ff fb01 	bl	8002610 <HAL_GetTick>
 800300e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003010:	e008      	b.n	8003024 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003012:	f7ff fafd 	bl	8002610 <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	2b02      	cmp	r3, #2
 800301e:	d901      	bls.n	8003024 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e1a1      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003024:	4b2d      	ldr	r3, [pc, #180]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d0f0      	beq.n	8003012 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003030:	4b2a      	ldr	r3, [pc, #168]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	00db      	lsls	r3, r3, #3
 800303e:	4927      	ldr	r1, [pc, #156]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8003040:	4313      	orrs	r3, r2
 8003042:	600b      	str	r3, [r1, #0]
 8003044:	e015      	b.n	8003072 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003046:	4b26      	ldr	r3, [pc, #152]	@ (80030e0 <HAL_RCC_OscConfig+0x270>)
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800304c:	f7ff fae0 	bl	8002610 <HAL_GetTick>
 8003050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003052:	e008      	b.n	8003066 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003054:	f7ff fadc 	bl	8002610 <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	2b02      	cmp	r3, #2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e180      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003066:	4b1d      	ldr	r3, [pc, #116]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f0      	bne.n	8003054 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0308 	and.w	r3, r3, #8
 800307a:	2b00      	cmp	r3, #0
 800307c:	d03a      	beq.n	80030f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	699b      	ldr	r3, [r3, #24]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d019      	beq.n	80030ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003086:	4b17      	ldr	r3, [pc, #92]	@ (80030e4 <HAL_RCC_OscConfig+0x274>)
 8003088:	2201      	movs	r2, #1
 800308a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800308c:	f7ff fac0 	bl	8002610 <HAL_GetTick>
 8003090:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003092:	e008      	b.n	80030a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003094:	f7ff fabc 	bl	8002610 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e160      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030a6:	4b0d      	ldr	r3, [pc, #52]	@ (80030dc <HAL_RCC_OscConfig+0x26c>)
 80030a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d0f0      	beq.n	8003094 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030b2:	2001      	movs	r0, #1
 80030b4:	f000 fad8 	bl	8003668 <RCC_Delay>
 80030b8:	e01c      	b.n	80030f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ba:	4b0a      	ldr	r3, [pc, #40]	@ (80030e4 <HAL_RCC_OscConfig+0x274>)
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030c0:	f7ff faa6 	bl	8002610 <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c6:	e00f      	b.n	80030e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c8:	f7ff faa2 	bl	8002610 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d908      	bls.n	80030e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e146      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
 80030da:	bf00      	nop
 80030dc:	40021000 	.word	0x40021000
 80030e0:	42420000 	.word	0x42420000
 80030e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030e8:	4b92      	ldr	r3, [pc, #584]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80030ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1e9      	bne.n	80030c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 80a6 	beq.w	800324e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003102:	2300      	movs	r3, #0
 8003104:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003106:	4b8b      	ldr	r3, [pc, #556]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003108:	69db      	ldr	r3, [r3, #28]
 800310a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10d      	bne.n	800312e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003112:	4b88      	ldr	r3, [pc, #544]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	4a87      	ldr	r2, [pc, #540]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003118:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800311c:	61d3      	str	r3, [r2, #28]
 800311e:	4b85      	ldr	r3, [pc, #532]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003126:	60bb      	str	r3, [r7, #8]
 8003128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800312a:	2301      	movs	r3, #1
 800312c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800312e:	4b82      	ldr	r3, [pc, #520]	@ (8003338 <HAL_RCC_OscConfig+0x4c8>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003136:	2b00      	cmp	r3, #0
 8003138:	d118      	bne.n	800316c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800313a:	4b7f      	ldr	r3, [pc, #508]	@ (8003338 <HAL_RCC_OscConfig+0x4c8>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a7e      	ldr	r2, [pc, #504]	@ (8003338 <HAL_RCC_OscConfig+0x4c8>)
 8003140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003144:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003146:	f7ff fa63 	bl	8002610 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800314e:	f7ff fa5f 	bl	8002610 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b64      	cmp	r3, #100	@ 0x64
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e103      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003160:	4b75      	ldr	r3, [pc, #468]	@ (8003338 <HAL_RCC_OscConfig+0x4c8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f0      	beq.n	800314e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d106      	bne.n	8003182 <HAL_RCC_OscConfig+0x312>
 8003174:	4b6f      	ldr	r3, [pc, #444]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	4a6e      	ldr	r2, [pc, #440]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 800317a:	f043 0301 	orr.w	r3, r3, #1
 800317e:	6213      	str	r3, [r2, #32]
 8003180:	e02d      	b.n	80031de <HAL_RCC_OscConfig+0x36e>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10c      	bne.n	80031a4 <HAL_RCC_OscConfig+0x334>
 800318a:	4b6a      	ldr	r3, [pc, #424]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	4a69      	ldr	r2, [pc, #420]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003190:	f023 0301 	bic.w	r3, r3, #1
 8003194:	6213      	str	r3, [r2, #32]
 8003196:	4b67      	ldr	r3, [pc, #412]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	4a66      	ldr	r2, [pc, #408]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 800319c:	f023 0304 	bic.w	r3, r3, #4
 80031a0:	6213      	str	r3, [r2, #32]
 80031a2:	e01c      	b.n	80031de <HAL_RCC_OscConfig+0x36e>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	2b05      	cmp	r3, #5
 80031aa:	d10c      	bne.n	80031c6 <HAL_RCC_OscConfig+0x356>
 80031ac:	4b61      	ldr	r3, [pc, #388]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	4a60      	ldr	r2, [pc, #384]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80031b2:	f043 0304 	orr.w	r3, r3, #4
 80031b6:	6213      	str	r3, [r2, #32]
 80031b8:	4b5e      	ldr	r3, [pc, #376]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	4a5d      	ldr	r2, [pc, #372]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80031be:	f043 0301 	orr.w	r3, r3, #1
 80031c2:	6213      	str	r3, [r2, #32]
 80031c4:	e00b      	b.n	80031de <HAL_RCC_OscConfig+0x36e>
 80031c6:	4b5b      	ldr	r3, [pc, #364]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	4a5a      	ldr	r2, [pc, #360]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80031cc:	f023 0301 	bic.w	r3, r3, #1
 80031d0:	6213      	str	r3, [r2, #32]
 80031d2:	4b58      	ldr	r3, [pc, #352]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	4a57      	ldr	r2, [pc, #348]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80031d8:	f023 0304 	bic.w	r3, r3, #4
 80031dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d015      	beq.n	8003212 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e6:	f7ff fa13 	bl	8002610 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ec:	e00a      	b.n	8003204 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ee:	f7ff fa0f 	bl	8002610 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e0b1      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003204:	4b4b      	ldr	r3, [pc, #300]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d0ee      	beq.n	80031ee <HAL_RCC_OscConfig+0x37e>
 8003210:	e014      	b.n	800323c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003212:	f7ff f9fd 	bl	8002610 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003218:	e00a      	b.n	8003230 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800321a:	f7ff f9f9 	bl	8002610 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003228:	4293      	cmp	r3, r2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e09b      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003230:	4b40      	ldr	r3, [pc, #256]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1ee      	bne.n	800321a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800323c:	7dfb      	ldrb	r3, [r7, #23]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d105      	bne.n	800324e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003242:	4b3c      	ldr	r3, [pc, #240]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	4a3b      	ldr	r2, [pc, #236]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 8003248:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800324c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	69db      	ldr	r3, [r3, #28]
 8003252:	2b00      	cmp	r3, #0
 8003254:	f000 8087 	beq.w	8003366 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003258:	4b36      	ldr	r3, [pc, #216]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f003 030c 	and.w	r3, r3, #12
 8003260:	2b08      	cmp	r3, #8
 8003262:	d061      	beq.n	8003328 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	2b02      	cmp	r3, #2
 800326a:	d146      	bne.n	80032fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800326c:	4b33      	ldr	r3, [pc, #204]	@ (800333c <HAL_RCC_OscConfig+0x4cc>)
 800326e:	2200      	movs	r2, #0
 8003270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003272:	f7ff f9cd 	bl	8002610 <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800327a:	f7ff f9c9 	bl	8002610 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e06d      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800328c:	4b29      	ldr	r3, [pc, #164]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d1f0      	bne.n	800327a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032a0:	d108      	bne.n	80032b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032a2:	4b24      	ldr	r3, [pc, #144]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	4921      	ldr	r1, [pc, #132]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a19      	ldr	r1, [r3, #32]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	430b      	orrs	r3, r1
 80032c6:	491b      	ldr	r1, [pc, #108]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032cc:	4b1b      	ldr	r3, [pc, #108]	@ (800333c <HAL_RCC_OscConfig+0x4cc>)
 80032ce:	2201      	movs	r2, #1
 80032d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d2:	f7ff f99d 	bl	8002610 <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032da:	f7ff f999 	bl	8002610 <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e03d      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032ec:	4b11      	ldr	r3, [pc, #68]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0f0      	beq.n	80032da <HAL_RCC_OscConfig+0x46a>
 80032f8:	e035      	b.n	8003366 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fa:	4b10      	ldr	r3, [pc, #64]	@ (800333c <HAL_RCC_OscConfig+0x4cc>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003300:	f7ff f986 	bl	8002610 <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003308:	f7ff f982 	bl	8002610 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e026      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800331a:	4b06      	ldr	r3, [pc, #24]	@ (8003334 <HAL_RCC_OscConfig+0x4c4>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x498>
 8003326:	e01e      	b.n	8003366 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d107      	bne.n	8003340 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e019      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
 8003334:	40021000 	.word	0x40021000
 8003338:	40007000 	.word	0x40007000
 800333c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003340:	4b0b      	ldr	r3, [pc, #44]	@ (8003370 <HAL_RCC_OscConfig+0x500>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a1b      	ldr	r3, [r3, #32]
 8003350:	429a      	cmp	r2, r3
 8003352:	d106      	bne.n	8003362 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800335e:	429a      	cmp	r2, r3
 8003360:	d001      	beq.n	8003366 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	40021000 	.word	0x40021000

08003374 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e0d0      	b.n	800352a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003388:	4b6a      	ldr	r3, [pc, #424]	@ (8003534 <HAL_RCC_ClockConfig+0x1c0>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d910      	bls.n	80033b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003396:	4b67      	ldr	r3, [pc, #412]	@ (8003534 <HAL_RCC_ClockConfig+0x1c0>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f023 0207 	bic.w	r2, r3, #7
 800339e:	4965      	ldr	r1, [pc, #404]	@ (8003534 <HAL_RCC_ClockConfig+0x1c0>)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a6:	4b63      	ldr	r3, [pc, #396]	@ (8003534 <HAL_RCC_ClockConfig+0x1c0>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d001      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e0b8      	b.n	800352a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d020      	beq.n	8003406 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0304 	and.w	r3, r3, #4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d005      	beq.n	80033dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033d0:	4b59      	ldr	r3, [pc, #356]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	4a58      	ldr	r2, [pc, #352]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80033d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80033da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0308 	and.w	r3, r3, #8
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033e8:	4b53      	ldr	r3, [pc, #332]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	4a52      	ldr	r2, [pc, #328]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80033ee:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80033f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f4:	4b50      	ldr	r3, [pc, #320]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	494d      	ldr	r1, [pc, #308]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 8003402:	4313      	orrs	r3, r2
 8003404:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d040      	beq.n	8003494 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d107      	bne.n	800342a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341a:	4b47      	ldr	r3, [pc, #284]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d115      	bne.n	8003452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e07f      	b.n	800352a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b02      	cmp	r3, #2
 8003430:	d107      	bne.n	8003442 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003432:	4b41      	ldr	r3, [pc, #260]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d109      	bne.n	8003452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e073      	b.n	800352a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003442:	4b3d      	ldr	r3, [pc, #244]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e06b      	b.n	800352a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003452:	4b39      	ldr	r3, [pc, #228]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f023 0203 	bic.w	r2, r3, #3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4936      	ldr	r1, [pc, #216]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	4313      	orrs	r3, r2
 8003462:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003464:	f7ff f8d4 	bl	8002610 <HAL_GetTick>
 8003468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800346a:	e00a      	b.n	8003482 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800346c:	f7ff f8d0 	bl	8002610 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	f241 3288 	movw	r2, #5000	@ 0x1388
 800347a:	4293      	cmp	r3, r2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e053      	b.n	800352a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003482:	4b2d      	ldr	r3, [pc, #180]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 020c 	and.w	r2, r3, #12
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	429a      	cmp	r2, r3
 8003492:	d1eb      	bne.n	800346c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003494:	4b27      	ldr	r3, [pc, #156]	@ (8003534 <HAL_RCC_ClockConfig+0x1c0>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d210      	bcs.n	80034c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a2:	4b24      	ldr	r3, [pc, #144]	@ (8003534 <HAL_RCC_ClockConfig+0x1c0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f023 0207 	bic.w	r2, r3, #7
 80034aa:	4922      	ldr	r1, [pc, #136]	@ (8003534 <HAL_RCC_ClockConfig+0x1c0>)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b2:	4b20      	ldr	r3, [pc, #128]	@ (8003534 <HAL_RCC_ClockConfig+0x1c0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0307 	and.w	r3, r3, #7
 80034ba:	683a      	ldr	r2, [r7, #0]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d001      	beq.n	80034c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e032      	b.n	800352a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0304 	and.w	r3, r3, #4
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d008      	beq.n	80034e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034d0:	4b19      	ldr	r3, [pc, #100]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	4916      	ldr	r1, [pc, #88]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d009      	beq.n	8003502 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034ee:	4b12      	ldr	r3, [pc, #72]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	00db      	lsls	r3, r3, #3
 80034fc:	490e      	ldr	r1, [pc, #56]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003502:	f000 f821 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8003506:	4602      	mov	r2, r0
 8003508:	4b0b      	ldr	r3, [pc, #44]	@ (8003538 <HAL_RCC_ClockConfig+0x1c4>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	490a      	ldr	r1, [pc, #40]	@ (800353c <HAL_RCC_ClockConfig+0x1c8>)
 8003514:	5ccb      	ldrb	r3, [r1, r3]
 8003516:	fa22 f303 	lsr.w	r3, r2, r3
 800351a:	4a09      	ldr	r2, [pc, #36]	@ (8003540 <HAL_RCC_ClockConfig+0x1cc>)
 800351c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800351e:	4b09      	ldr	r3, [pc, #36]	@ (8003544 <HAL_RCC_ClockConfig+0x1d0>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff f832 	bl	800258c <HAL_InitTick>

  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	40022000 	.word	0x40022000
 8003538:	40021000 	.word	0x40021000
 800353c:	0800b564 	.word	0x0800b564
 8003540:	20000010 	.word	0x20000010
 8003544:	20000014 	.word	0x20000014

08003548 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003548:	b490      	push	{r4, r7}
 800354a:	b08a      	sub	sp, #40	@ 0x28
 800354c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800354e:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0xac>)
 8003550:	1d3c      	adds	r4, r7, #4
 8003552:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003554:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003558:	f240 2301 	movw	r3, #513	@ 0x201
 800355c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800355e:	2300      	movs	r3, #0
 8003560:	61fb      	str	r3, [r7, #28]
 8003562:	2300      	movs	r3, #0
 8003564:	61bb      	str	r3, [r7, #24]
 8003566:	2300      	movs	r3, #0
 8003568:	627b      	str	r3, [r7, #36]	@ 0x24
 800356a:	2300      	movs	r3, #0
 800356c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003572:	4b21      	ldr	r3, [pc, #132]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f003 030c 	and.w	r3, r3, #12
 800357e:	2b04      	cmp	r3, #4
 8003580:	d002      	beq.n	8003588 <HAL_RCC_GetSysClockFreq+0x40>
 8003582:	2b08      	cmp	r3, #8
 8003584:	d003      	beq.n	800358e <HAL_RCC_GetSysClockFreq+0x46>
 8003586:	e02b      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003588:	4b1c      	ldr	r3, [pc, #112]	@ (80035fc <HAL_RCC_GetSysClockFreq+0xb4>)
 800358a:	623b      	str	r3, [r7, #32]
      break;
 800358c:	e02b      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	0c9b      	lsrs	r3, r3, #18
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	3328      	adds	r3, #40	@ 0x28
 8003598:	443b      	add	r3, r7
 800359a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800359e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d012      	beq.n	80035d0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035aa:	4b13      	ldr	r3, [pc, #76]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	0c5b      	lsrs	r3, r3, #17
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	3328      	adds	r3, #40	@ 0x28
 80035b6:	443b      	add	r3, r7
 80035b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80035bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	4a0e      	ldr	r2, [pc, #56]	@ (80035fc <HAL_RCC_GetSysClockFreq+0xb4>)
 80035c2:	fb03 f202 	mul.w	r2, r3, r2
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80035ce:	e004      	b.n	80035da <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	4a0b      	ldr	r2, [pc, #44]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035d4:	fb02 f303 	mul.w	r3, r2, r3
 80035d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 80035da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035dc:	623b      	str	r3, [r7, #32]
      break;
 80035de:	e002      	b.n	80035e6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035e0:	4b06      	ldr	r3, [pc, #24]	@ (80035fc <HAL_RCC_GetSysClockFreq+0xb4>)
 80035e2:	623b      	str	r3, [r7, #32]
      break;
 80035e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035e6:	6a3b      	ldr	r3, [r7, #32]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3728      	adds	r7, #40	@ 0x28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bc90      	pop	{r4, r7}
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	0800b540 	.word	0x0800b540
 80035f8:	40021000 	.word	0x40021000
 80035fc:	007a1200 	.word	0x007a1200
 8003600:	003d0900 	.word	0x003d0900

08003604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003604:	b480      	push	{r7}
 8003606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003608:	4b02      	ldr	r3, [pc, #8]	@ (8003614 <HAL_RCC_GetHCLKFreq+0x10>)
 800360a:	681b      	ldr	r3, [r3, #0]
}
 800360c:	4618      	mov	r0, r3
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr
 8003614:	20000010 	.word	0x20000010

08003618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800361c:	f7ff fff2 	bl	8003604 <HAL_RCC_GetHCLKFreq>
 8003620:	4602      	mov	r2, r0
 8003622:	4b05      	ldr	r3, [pc, #20]	@ (8003638 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	0a1b      	lsrs	r3, r3, #8
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	4903      	ldr	r1, [pc, #12]	@ (800363c <HAL_RCC_GetPCLK1Freq+0x24>)
 800362e:	5ccb      	ldrb	r3, [r1, r3]
 8003630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003634:	4618      	mov	r0, r3
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40021000 	.word	0x40021000
 800363c:	0800b574 	.word	0x0800b574

08003640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003644:	f7ff ffde 	bl	8003604 <HAL_RCC_GetHCLKFreq>
 8003648:	4602      	mov	r2, r0
 800364a:	4b05      	ldr	r3, [pc, #20]	@ (8003660 <HAL_RCC_GetPCLK2Freq+0x20>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	0adb      	lsrs	r3, r3, #11
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	4903      	ldr	r1, [pc, #12]	@ (8003664 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003656:	5ccb      	ldrb	r3, [r1, r3]
 8003658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800365c:	4618      	mov	r0, r3
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40021000 	.word	0x40021000
 8003664:	0800b574 	.word	0x0800b574

08003668 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003668:	b480      	push	{r7}
 800366a:	b085      	sub	sp, #20
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003670:	4b0a      	ldr	r3, [pc, #40]	@ (800369c <RCC_Delay+0x34>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a0a      	ldr	r2, [pc, #40]	@ (80036a0 <RCC_Delay+0x38>)
 8003676:	fba2 2303 	umull	r2, r3, r2, r3
 800367a:	0a5b      	lsrs	r3, r3, #9
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	fb02 f303 	mul.w	r3, r2, r3
 8003682:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003684:	bf00      	nop
  }
  while (Delay --);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	1e5a      	subs	r2, r3, #1
 800368a:	60fa      	str	r2, [r7, #12]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1f9      	bne.n	8003684 <RCC_Delay+0x1c>
}
 8003690:	bf00      	nop
 8003692:	bf00      	nop
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	bc80      	pop	{r7}
 800369a:	4770      	bx	lr
 800369c:	20000010 	.word	0x20000010
 80036a0:	10624dd3 	.word	0x10624dd3

080036a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80036a4:	b590      	push	{r4, r7, lr}
 80036a6:	b08d      	sub	sp, #52	@ 0x34
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80036ac:	4b58      	ldr	r3, [pc, #352]	@ (8003810 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80036ae:	f107 040c 	add.w	r4, r7, #12
 80036b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80036b8:	f240 2301 	movw	r3, #513	@ 0x201
 80036bc:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80036be:	2300      	movs	r3, #0
 80036c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80036c2:	2300      	movs	r3, #0
 80036c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036c6:	2300      	movs	r3, #0
 80036c8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80036ca:	2300      	movs	r3, #0
 80036cc:	61fb      	str	r3, [r7, #28]
 80036ce:	2300      	movs	r3, #0
 80036d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d00a      	beq.n	80036ee <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b10      	cmp	r3, #16
 80036dc:	f200 808e 	bhi.w	80037fc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d049      	beq.n	800377a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d079      	beq.n	80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80036ec:	e086      	b.n	80037fc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 80036ee:	4b49      	ldr	r3, [pc, #292]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80036f4:	4b47      	ldr	r3, [pc, #284]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d07f      	beq.n	8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	0c9b      	lsrs	r3, r3, #18
 8003704:	f003 030f 	and.w	r3, r3, #15
 8003708:	3330      	adds	r3, #48	@ 0x30
 800370a:	443b      	add	r3, r7
 800370c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003710:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d017      	beq.n	800374c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800371c:	4b3d      	ldr	r3, [pc, #244]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	0c5b      	lsrs	r3, r3, #17
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	3330      	adds	r3, #48	@ 0x30
 8003728:	443b      	add	r3, r7
 800372a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800372e:	627b      	str	r3, [r7, #36]	@ 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00d      	beq.n	8003756 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800373a:	4a37      	ldr	r2, [pc, #220]	@ (8003818 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800373c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003742:	6a3b      	ldr	r3, [r7, #32]
 8003744:	fb02 f303 	mul.w	r3, r2, r3
 8003748:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800374a:	e004      	b.n	8003756 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	4a33      	ldr	r2, [pc, #204]	@ (800381c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003750:	fb02 f303 	mul.w	r3, r2, r3
 8003754:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003756:	4b2f      	ldr	r3, [pc, #188]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800375e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003762:	d102      	bne.n	800376a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8003764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003766:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8003768:	e04a      	b.n	8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 800376a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	4a2c      	ldr	r2, [pc, #176]	@ (8003820 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003770:	fba2 2303 	umull	r2, r3, r2, r3
 8003774:	085b      	lsrs	r3, r3, #1
 8003776:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 8003778:	e042      	b.n	8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800377a:	4b26      	ldr	r3, [pc, #152]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800378a:	d108      	bne.n	800379e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d003      	beq.n	800379e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8003796:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800379a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800379c:	e01f      	b.n	80037de <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037a8:	d109      	bne.n	80037be <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 80037aa:	4b1a      	ldr	r3, [pc, #104]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80037ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80037b6:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80037ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037bc:	e00f      	b.n	80037de <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037c8:	d11c      	bne.n	8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80037ca:	4b12      	ldr	r3, [pc, #72]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d016      	beq.n	8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 80037d6:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80037da:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80037dc:	e012      	b.n	8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80037de:	e011      	b.n	8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80037e0:	f7ff ff2e 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 80037e4:	4602      	mov	r2, r0
 80037e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	0b9b      	lsrs	r3, r3, #14
 80037ec:	f003 0303 	and.w	r3, r3, #3
 80037f0:	3301      	adds	r3, #1
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      break;
 80037fa:	e004      	b.n	8003806 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80037fc:	bf00      	nop
 80037fe:	e002      	b.n	8003806 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003800:	bf00      	nop
 8003802:	e000      	b.n	8003806 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003804:	bf00      	nop
    }
  }
  return (frequency);
 8003806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8003808:	4618      	mov	r0, r3
 800380a:	3734      	adds	r7, #52	@ 0x34
 800380c:	46bd      	mov	sp, r7
 800380e:	bd90      	pop	{r4, r7, pc}
 8003810:	0800b550 	.word	0x0800b550
 8003814:	40021000 	.word	0x40021000
 8003818:	007a1200 	.word	0x007a1200
 800381c:	003d0900 	.word	0x003d0900
 8003820:	aaaaaaab 	.word	0xaaaaaaab

08003824 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e084      	b.n	8003944 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	7c5b      	ldrb	r3, [r3, #17]
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	d105      	bne.n	8003850 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f880 	bl	8003950 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2202      	movs	r2, #2
 8003854:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 fb24 	bl	8003ea4 <HAL_RTC_WaitForSynchro>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d004      	beq.n	800386c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2204      	movs	r2, #4
 8003866:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e06b      	b.n	8003944 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 fbdd 	bl	800402c <RTC_EnterInitMode>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d004      	beq.n	8003882 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2204      	movs	r2, #4
 800387c:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e060      	b.n	8003944 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	685a      	ldr	r2, [r3, #4]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0207 	bic.w	r2, r2, #7
 8003890:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d005      	beq.n	80038a6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800389a:	4b2c      	ldr	r3, [pc, #176]	@ (800394c <HAL_RTC_Init+0x128>)
 800389c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389e:	4a2b      	ldr	r2, [pc, #172]	@ (800394c <HAL_RTC_Init+0x128>)
 80038a0:	f023 0301 	bic.w	r3, r3, #1
 80038a4:	6313      	str	r3, [r2, #48]	@ 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80038a6:	4b29      	ldr	r3, [pc, #164]	@ (800394c <HAL_RTC_Init+0x128>)
 80038a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038aa:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	4926      	ldr	r1, [pc, #152]	@ (800394c <HAL_RTC_Init+0x128>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c0:	d003      	beq.n	80038ca <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	e00e      	b.n	80038e8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80038ca:	2001      	movs	r0, #1
 80038cc:	f7ff feea 	bl	80036a4 <HAL_RCCEx_GetPeriphCLKFreq>
 80038d0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d104      	bne.n	80038e2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2204      	movs	r2, #4
 80038dc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e030      	b.n	8003944 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	3b01      	subs	r3, #1
 80038e6:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f023 010f 	bic.w	r1, r3, #15
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	0c1a      	lsrs	r2, r3, #16
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	0c1b      	lsrs	r3, r3, #16
 8003906:	041b      	lsls	r3, r3, #16
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	b291      	uxth	r1, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6812      	ldr	r2, [r2, #0]
 8003910:	430b      	orrs	r3, r1
 8003912:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 fbb1 	bl	800407c <RTC_ExitInitMode>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d004      	beq.n	800392a <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2204      	movs	r2, #4
 8003924:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e00c      	b.n	8003944 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 8003942:	2300      	movs	r3, #0
  }
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	40006c00 	.word	0x40006c00

08003950 <HAL_RTC_MspInit>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.  
  * @retval None
  */
__weak void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_MspInit could be implemented in the user file
   */ 
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr

08003962 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003962:	b590      	push	{r4, r7, lr}
 8003964:	b087      	sub	sp, #28
 8003966:	af00      	add	r7, sp, #0
 8003968:	60f8      	str	r0, [r7, #12]
 800396a:	60b9      	str	r1, [r7, #8]
 800396c:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800396e:	2300      	movs	r3, #0
 8003970:	617b      	str	r3, [r7, #20]
 8003972:	2300      	movs	r3, #0
 8003974:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d002      	beq.n	8003982 <HAL_RTC_SetTime+0x20>
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_RTC_SetTime+0x24>
  {
     return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e080      	b.n	8003a88 <HAL_RTC_SetTime+0x126>
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	7c1b      	ldrb	r3, [r3, #16]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d101      	bne.n	8003992 <HAL_RTC_SetTime+0x30>
 800398e:	2302      	movs	r3, #2
 8003990:	e07a      	b.n	8003a88 <HAL_RTC_SetTime+0x126>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2201      	movs	r2, #1
 8003996:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2202      	movs	r2, #2
 800399c:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d113      	bne.n	80039cc <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	461a      	mov	r2, r3
 80039aa:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80039ae:	fb03 f202 	mul.w	r2, r3, r2
                        ((uint32_t)sTime->Minutes * 60U) + \
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	785b      	ldrb	r3, [r3, #1]
 80039b6:	4619      	mov	r1, r3
 80039b8:	460b      	mov	r3, r1
 80039ba:	011b      	lsls	r3, r3, #4
 80039bc:	1a5b      	subs	r3, r3, r1
 80039be:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80039c0:	4413      	add	r3, r2
                        ((uint32_t)sTime->Seconds));  
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80039c6:	4413      	add	r3, r2
 80039c8:	617b      	str	r3, [r7, #20]
 80039ca:	e01e      	b.n	8003a0a <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f000 fb98 	bl	8004106 <RTC_Bcd2ToByte>
 80039d6:	4603      	mov	r3, r0
 80039d8:	461a      	mov	r2, r3
 80039da:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80039de:	fb03 f402 	mul.w	r4, r3, r2
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	785b      	ldrb	r3, [r3, #1]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fb8d 	bl	8004106 <RTC_Bcd2ToByte>
 80039ec:	4603      	mov	r3, r0
 80039ee:	461a      	mov	r2, r3
 80039f0:	4613      	mov	r3, r2
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	1a9b      	subs	r3, r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80039f8:	441c      	add	r4, r3
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));   
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	789b      	ldrb	r3, [r3, #2]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 fb81 	bl	8004106 <RTC_Bcd2ToByte>
 8003a04:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003a06:	4423      	add	r3, r4
 8003a08:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003a0a:	6979      	ldr	r1, [r7, #20]
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 faa6 	bl	8003f5e <RTC_WriteTimeCounter>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d007      	beq.n	8003a28 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2204      	movs	r2, #4
 8003a1c:	745a      	strb	r2, [r3, #17]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	741a      	strb	r2, [r3, #16]
    
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e02f      	b.n	8003a88 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0205 	bic.w	r2, r2, #5
 8003a36:	605a      	str	r2, [r3, #4]
    
    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 fab7 	bl	8003fac <RTC_ReadAlarmCounter>
 8003a3e:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a46:	d018      	beq.n	8003a7a <HAL_RTC_SetTime+0x118>
    {
      if(counter_alarm < counter_time)
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d214      	bcs.n	8003a7a <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003a56:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003a5a:	613b      	str	r3, [r7, #16]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003a5c:	6939      	ldr	r1, [r7, #16]
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 fabd 	bl	8003fde <RTC_WriteAlarmCounter>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d007      	beq.n	8003a7a <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2204      	movs	r2, #4
 8003a6e:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e006      	b.n	8003a88 <HAL_RTC_SetTime+0x126>
        }
      }
    }
    
    hrtc->State = HAL_RTC_STATE_READY;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	745a      	strb	r2, [r3, #17]
  
   __HAL_UNLOCK(hrtc); 
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	741a      	strb	r2, [r3, #16]
     
   return HAL_OK;
 8003a86:	2300      	movs	r3, #0
  }
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	371c      	adds	r7, #28
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd90      	pop	{r4, r7, pc}

08003a90 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	61bb      	str	r3, [r7, #24]
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	61fb      	str	r3, [r7, #28]
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <HAL_RTC_GetTime+0x28>
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d101      	bne.n	8003abc <HAL_RTC_GetTime+0x2c>
  {
     return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e0b5      	b.n	8003c28 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f003 0304 	and.w	r3, r3, #4
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_RTC_GetTime+0x3e>
  {
      return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e0ac      	b.n	8003c28 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f000 fa15 	bl	8003efe <RTC_ReadTimeCounter>
 8003ad4:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	4a55      	ldr	r2, [pc, #340]	@ (8003c30 <HAL_RTC_GetTime+0x1a0>)
 8003ada:	fba2 2303 	umull	r2, r3, r2, r3
 8003ade:	0adb      	lsrs	r3, r3, #11
 8003ae0:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4b52      	ldr	r3, [pc, #328]	@ (8003c30 <HAL_RTC_GetTime+0x1a0>)
 8003ae6:	fba3 1302 	umull	r1, r3, r3, r2
 8003aea:	0adb      	lsrs	r3, r3, #11
 8003aec:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003af0:	fb01 f303 	mul.w	r3, r1, r3
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	4a4f      	ldr	r2, [pc, #316]	@ (8003c34 <HAL_RTC_GetTime+0x1a4>)
 8003af8:	fba2 2303 	umull	r2, r3, r2, r3
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	4a4a      	ldr	r2, [pc, #296]	@ (8003c30 <HAL_RTC_GetTime+0x1a0>)
 8003b08:	fba2 1203 	umull	r1, r2, r2, r3
 8003b0c:	0ad2      	lsrs	r2, r2, #11
 8003b0e:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003b12:	fb01 f202 	mul.w	r2, r1, r2
 8003b16:	1a9a      	subs	r2, r3, r2
 8003b18:	4b46      	ldr	r3, [pc, #280]	@ (8003c34 <HAL_RTC_GetTime+0x1a4>)
 8003b1a:	fba3 1302 	umull	r1, r3, r3, r2
 8003b1e:	0959      	lsrs	r1, r3, #5
 8003b20:	460b      	mov	r3, r1
 8003b22:	011b      	lsls	r3, r3, #4
 8003b24:	1a5b      	subs	r3, r3, r1
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	1ad1      	subs	r1, r2, r3
 8003b2a:	b2ca      	uxtb	r2, r1
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	2b17      	cmp	r3, #23
 8003b34:	d955      	bls.n	8003be2 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	4a3f      	ldr	r2, [pc, #252]	@ (8003c38 <HAL_RTC_GetTime+0x1a8>)
 8003b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3e:	091b      	lsrs	r3, r3, #4
 8003b40:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);    
 8003b42:	6939      	ldr	r1, [r7, #16]
 8003b44:	4b3c      	ldr	r3, [pc, #240]	@ (8003c38 <HAL_RTC_GetTime+0x1a8>)
 8003b46:	fba3 2301 	umull	r2, r3, r3, r1
 8003b4a:	091a      	lsrs	r2, r3, #4
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	4413      	add	r3, r2
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	1aca      	subs	r2, r1, r3
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 fa25 	bl	8003fac <RTC_ReadAlarmCounter>
 8003b62:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6a:	d008      	beq.n	8003b7e <HAL_RTC_GetTime+0xee>
 8003b6c:	69fa      	ldr	r2, [r7, #28]
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d904      	bls.n	8003b7e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003b74:	69fa      	ldr	r2, [r7, #28]
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	61fb      	str	r3, [r7, #28]
 8003b7c:	e002      	b.n	8003b84 <HAL_RTC_GetTime+0xf4>
    }
    else 
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b82:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	4a2d      	ldr	r2, [pc, #180]	@ (8003c3c <HAL_RTC_GetTime+0x1ac>)
 8003b88:	fb02 f303 	mul.w	r3, r2, r3
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	61bb      	str	r3, [r7, #24]
    
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003b92:	69b9      	ldr	r1, [r7, #24]
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	f000 f9e2 	bl	8003f5e <RTC_WriteTimeCounter>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e041      	b.n	8003c28 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003baa:	d00c      	beq.n	8003bc6 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003bac:	69fa      	ldr	r2, [r7, #28]
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	61fb      	str	r3, [r7, #28]
      
      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003bb4:	69f9      	ldr	r1, [r7, #28]
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 fa11 	bl	8003fde <RTC_WriteAlarmCounter>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00a      	beq.n	8003bd8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e030      	b.n	8003c28 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003bc6:	69f9      	ldr	r1, [r7, #28]
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f000 fa08 	bl	8003fde <RTC_WriteAlarmCounter>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e027      	b.n	8003c28 <HAL_RTC_GetTime+0x198>
      }
    }
    
    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003bd8:	6979      	ldr	r1, [r7, #20]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 fab0 	bl	8004140 <RTC_DateUpdate>
 8003be0:	e003      	b.n	8003bea <HAL_RTC_GetTime+0x15a>
  }
  else 
  {
    sTime->Hours = hours;    
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d01a      	beq.n	8003c26 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 fa69 	bl	80040cc <RTC_ByteToBcd2>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	785b      	ldrb	r3, [r3, #1]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 fa60 	bl	80040cc <RTC_ByteToBcd2>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	461a      	mov	r2, r3
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);  
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	789b      	ldrb	r3, [r3, #2]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 fa57 	bl	80040cc <RTC_ByteToBcd2>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	461a      	mov	r2, r3
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	709a      	strb	r2, [r3, #2]
  }
  
  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3720      	adds	r7, #32
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	91a2b3c5 	.word	0x91a2b3c5
 8003c34:	88888889 	.word	0x88888889
 8003c38:	aaaaaaab 	.word	0xaaaaaaab
 8003c3c:	00015180 	.word	0x00015180

08003c40 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b088      	sub	sp, #32
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	61fb      	str	r3, [r7, #28]
 8003c50:	2300      	movs	r3, #0
 8003c52:	61bb      	str	r3, [r7, #24]
 8003c54:	2300      	movs	r3, #0
 8003c56:	617b      	str	r3, [r7, #20]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d002      	beq.n	8003c64 <HAL_RTC_SetDate+0x24>
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <HAL_RTC_SetDate+0x28>
  {
     return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e097      	b.n	8003d98 <HAL_RTC_SetDate+0x158>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	7c1b      	ldrb	r3, [r3, #16]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d101      	bne.n	8003c74 <HAL_RTC_SetDate+0x34>
 8003c70:	2302      	movs	r3, #2
 8003c72:	e091      	b.n	8003d98 <HAL_RTC_SetDate+0x158>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2201      	movs	r2, #1
 8003c78:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10c      	bne.n	8003ca0 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	78da      	ldrb	r2, [r3, #3]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	785a      	ldrb	r2, [r3, #1]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	789a      	ldrb	r2, [r3, #2]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	739a      	strb	r2, [r3, #14]
 8003c9e:	e01a      	b.n	8003cd6 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
    
    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	78db      	ldrb	r3, [r3, #3]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f000 fa2e 	bl	8004106 <RTC_Bcd2ToByte>
 8003caa:	4603      	mov	r3, r0
 8003cac:	461a      	mov	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	785b      	ldrb	r3, [r3, #1]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 fa25 	bl	8004106 <RTC_Bcd2ToByte>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	789b      	ldrb	r3, [r3, #2]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 fa1c 	bl	8004106 <RTC_Bcd2ToByte>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	7bdb      	ldrb	r3, [r3, #15]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	7b59      	ldrb	r1, [r3, #13]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	7b9b      	ldrb	r3, [r3, #14]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	f000 fb07 	bl	80042f8 <RTC_WeekDayNum>
 8003cea:	4603      	mov	r3, r0
 8003cec:	461a      	mov	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	7b1a      	ldrb	r2, [r3, #12]
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 f8ff 	bl	8003efe <RTC_ReadTimeCounter>
 8003d00:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	4a26      	ldr	r2, [pc, #152]	@ (8003da0 <HAL_RTC_SetDate+0x160>)
 8003d06:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0a:	0adb      	lsrs	r3, r3, #11
 8003d0c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	2b18      	cmp	r3, #24
 8003d12:	d93a      	bls.n	8003d8a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	4a23      	ldr	r2, [pc, #140]	@ (8003da4 <HAL_RTC_SetDate+0x164>)
 8003d18:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1c:	091b      	lsrs	r3, r3, #4
 8003d1e:	4a22      	ldr	r2, [pc, #136]	@ (8003da8 <HAL_RTC_SetDate+0x168>)
 8003d20:	fb02 f303 	mul.w	r3, r2, r3
 8003d24:	69fa      	ldr	r2, [r7, #28]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003d2a:	69f9      	ldr	r1, [r7, #28]
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 f916 	bl	8003f5e <RTC_WriteTimeCounter>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d007      	beq.n	8003d48 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2204      	movs	r2, #4
 8003d3c:	745a      	strb	r2, [r3, #17]
      
      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2200      	movs	r2, #0
 8003d42:	741a      	strb	r2, [r3, #16]
      
      return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e027      	b.n	8003d98 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 f92f 	bl	8003fac <RTC_ReadAlarmCounter>
 8003d4e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d56:	d018      	beq.n	8003d8a <HAL_RTC_SetDate+0x14a>
    {
      if(counter_alarm < counter_time)
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d214      	bcs.n	8003d8a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003d66:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003d6a:	61bb      	str	r3, [r7, #24]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d6c:	69b9      	ldr	r1, [r7, #24]
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 f935 	bl	8003fde <RTC_WriteAlarmCounter>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d007      	beq.n	8003d8a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e006      	b.n	8003d98 <HAL_RTC_SetDate+0x158>
    }
    

  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	745a      	strb	r2, [r3, #17]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;    
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3720      	adds	r7, #32
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	91a2b3c5 	.word	0x91a2b3c5
 8003da4:	aaaaaaab 	.word	0xaaaaaaab
 8003da8:	00015180 	.word	0x00015180

08003dac <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format 
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003db8:	f107 0314 	add.w	r3, r7, #20
 8003dbc:	2100      	movs	r1, #0
 8003dbe:	460a      	mov	r2, r1
 8003dc0:	801a      	strh	r2, [r3, #0]
 8003dc2:	460a      	mov	r2, r1
 8003dc4:	709a      	strb	r2, [r3, #2]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d002      	beq.n	8003dd2 <HAL_RTC_GetDate+0x26>
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_RTC_GetDate+0x2a>
  {
     return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e03a      	b.n	8003e4c <HAL_RTC_GetDate+0xa0>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003dd6:	f107 0314 	add.w	r3, r7, #20
 8003dda:	2200      	movs	r2, #0
 8003ddc:	4619      	mov	r1, r3
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f7ff fe56 	bl	8003a90 <HAL_RTC_GetTime>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e02e      	b.n	8003e4c <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	7b1a      	ldrb	r2, [r3, #12]
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	7bda      	ldrb	r2, [r3, #15]
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	7b5a      	ldrb	r2, [r3, #13]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	7b9a      	ldrb	r2, [r3, #14]
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if(Format != RTC_FORMAT_BIN)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d01a      	beq.n	8003e4a <HAL_RTC_GetDate+0x9e>
  {    
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	78db      	ldrb	r3, [r3, #3]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 f957 	bl	80040cc <RTC_ByteToBcd2>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	785b      	ldrb	r3, [r3, #1]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f000 f94e 	bl	80040cc <RTC_ByteToBcd2>
 8003e30:	4603      	mov	r3, r0
 8003e32:	461a      	mov	r2, r3
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);  
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	789b      	ldrb	r3, [r3, #2]
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f000 f945 	bl	80040cc <RTC_ByteToBcd2>
 8003e42:	4603      	mov	r3, r0
 8003e44:	461a      	mov	r2, r3
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00e      	beq.n	8003e88 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d007      	beq.n	8003e88 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */ 
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7fd f9f3 	bl	8001264 <HAL_RTC_AlarmAEventCallback>
      
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f06f 0202 	mvn.w	r2, #2
 8003e86:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003e88:	4b05      	ldr	r3, [pc, #20]	@ (8003ea0 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8003e8a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e8e:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	745a      	strb	r2, [r3, #17]
}
 8003e96:	bf00      	nop
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40010400 	.word	0x40010400

08003ea4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003eac:	2300      	movs	r3, #0
 8003eae:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e01d      	b.n	8003ef6 <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0208 	bic.w	r2, r2, #8
 8003ec8:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8003eca:	f7fe fba1 	bl	8002610 <HAL_GetTick>
 8003ece:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003ed0:	e009      	b.n	8003ee6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8003ed2:	f7fe fb9d 	bl	8002610 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e007      	b.n	8003ef6 <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0308 	and.w	r3, r3, #8
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0ee      	beq.n	8003ed2 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef* hrtc)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b087      	sub	sp, #28
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003f06:	2300      	movs	r3, #0
 8003f08:	827b      	strh	r3, [r7, #18]
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	823b      	strh	r3, [r7, #16]
 8003f0e:	2300      	movs	r3, #0
 8003f10:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	69db      	ldr	r3, [r3, #28]
 8003f24:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003f2e:	8a7a      	ldrh	r2, [r7, #18]
 8003f30:	8a3b      	ldrh	r3, [r7, #16]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d008      	beq.n	8003f48 <RTC_ReadTimeCounter+0x4a>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003f36:	8a3b      	ldrh	r3, [r7, #16]
 8003f38:	041a      	lsls	r2, r3, #16
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	69db      	ldr	r3, [r3, #28]
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	4313      	orrs	r3, r2
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	e004      	b.n	8003f52 <RTC_ReadTimeCounter+0x54>
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003f48:	8a7b      	ldrh	r3, [r7, #18]
 8003f4a:	041a      	lsls	r2, r3, #16
 8003f4c:	89fb      	ldrh	r3, [r7, #14]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003f52:	697b      	ldr	r3, [r7, #20]
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	371c      	adds	r7, #28
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bc80      	pop	{r7}
 8003f5c:	4770      	bx	lr

08003f5e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef* hrtc, uint32_t TimeCounter)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b084      	sub	sp, #16
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
 8003f66:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f000 f85d 	bl	800402c <RTC_EnterInitMode>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	73fb      	strb	r3, [r7, #15]
 8003f7c:	e011      	b.n	8003fa2 <RTC_WriteTimeCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	0c12      	lsrs	r2, r2, #16
 8003f86:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	b292      	uxth	r2, r2
 8003f90:	61da      	str	r2, [r3, #28]
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f872 	bl	800407c <RTC_ExitInitMode>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <RTC_WriteTimeCounter+0x44>
    {       
      status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3710      	adds	r7, #16
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef* hrtc)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	81fb      	strh	r3, [r7, #14]
 8003fb8:	2300      	movs	r3, #0
 8003fba:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fca:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003fcc:	89fb      	ldrh	r3, [r7, #14]
 8003fce:	041a      	lsls	r2, r3, #16
 8003fd0:	89bb      	ldrh	r3, [r7, #12]
 8003fd2:	4313      	orrs	r3, r2
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3714      	adds	r7, #20
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bc80      	pop	{r7}
 8003fdc:	4770      	bx	lr

08003fde <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef* hrtc, uint32_t AlarmCounter)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b084      	sub	sp, #16
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 f81d 	bl	800402c <RTC_EnterInitMode>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d002      	beq.n	8003ffe <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	73fb      	strb	r3, [r7, #15]
 8003ffc:	e011      	b.n	8004022 <RTC_WriteAlarmCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	0c12      	lsrs	r2, r2, #16
 8004006:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	b292      	uxth	r2, r2
 8004010:	625a      	str	r2, [r3, #36]	@ 0x24
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f832 	bl	800407c <RTC_ExitInitMode>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <RTC_WriteAlarmCounter+0x44>
    {       
      status = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004022:	7bfb      	ldrb	r3, [r7, #15]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8004038:	f7fe faea 	bl	8002610 <HAL_GetTick>
 800403c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800403e:	e009      	b.n	8004054 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004040:	f7fe fae6 	bl	8002610 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800404e:	d901      	bls.n	8004054 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e00f      	b.n	8004074 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f003 0320 	and.w	r3, r3, #32
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0ee      	beq.n	8004040 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f042 0210 	orr.w	r2, r2, #16
 8004070:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0210 	bic.w	r2, r2, #16
 8004096:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8004098:	f7fe faba 	bl	8002610 <HAL_GetTick>
 800409c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800409e:	e009      	b.n	80040b4 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80040a0:	f7fe fab6 	bl	8002610 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040ae:	d901      	bls.n	80040b4 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e007      	b.n	80040c4 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f003 0320 	and.w	r3, r3, #32
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0ee      	beq.n	80040a0 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	4603      	mov	r3, r0
 80040d4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	60fb      	str	r3, [r7, #12]
  
  while(Value >= 10U)
 80040da:	e005      	b.n	80040e8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	3301      	adds	r3, #1
 80040e0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80040e2:	79fb      	ldrb	r3, [r7, #7]
 80040e4:	3b0a      	subs	r3, #10
 80040e6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80040e8:	79fb      	ldrb	r3, [r7, #7]
 80040ea:	2b09      	cmp	r3, #9
 80040ec:	d8f6      	bhi.n	80040dc <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	011b      	lsls	r3, r3, #4
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	79fb      	ldrb	r3, [r7, #7]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	b2db      	uxtb	r3, r3
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	bc80      	pop	{r7}
 8004104:	4770      	bx	lr

08004106 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004106:	b480      	push	{r7}
 8004108:	b085      	sub	sp, #20
 800410a:	af00      	add	r7, sp, #0
 800410c:	4603      	mov	r3, r0
 800410e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004110:	2300      	movs	r3, #0
 8004112:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004114:	79fb      	ldrb	r3, [r7, #7]
 8004116:	091b      	lsrs	r3, r3, #4
 8004118:	b2db      	uxtb	r3, r3
 800411a:	461a      	mov	r2, r3
 800411c:	4613      	mov	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004126:	79fb      	ldrb	r3, [r7, #7]
 8004128:	f003 030f 	and.w	r3, r3, #15
 800412c:	b2da      	uxtb	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	4413      	add	r3, r2
 8004134:	b2db      	uxtb	r3, r3
}
 8004136:	4618      	mov	r0, r3
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	bc80      	pop	{r7}
 800413e:	4770      	bx	lr

08004140 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef* hrtc, uint32_t DayElapsed)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800414a:	2300      	movs	r3, #0
 800414c:	617b      	str	r3, [r7, #20]
 800414e:	2300      	movs	r3, #0
 8004150:	613b      	str	r3, [r7, #16]
 8004152:	2300      	movs	r3, #0
 8004154:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8004156:	2300      	movs	r3, #0
 8004158:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	7bdb      	ldrb	r3, [r3, #15]
 800415e:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	7b5b      	ldrb	r3, [r3, #13]
 8004164:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	7b9b      	ldrb	r3, [r3, #14]
 800416a:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800416c:	2300      	movs	r3, #0
 800416e:	60bb      	str	r3, [r7, #8]
 8004170:	e06f      	b.n	8004252 <RTC_DateUpdate+0x112>
  {
    if((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d011      	beq.n	800419c <RTC_DateUpdate+0x5c>
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	2b03      	cmp	r3, #3
 800417c:	d00e      	beq.n	800419c <RTC_DateUpdate+0x5c>
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	2b05      	cmp	r3, #5
 8004182:	d00b      	beq.n	800419c <RTC_DateUpdate+0x5c>
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	2b07      	cmp	r3, #7
 8004188:	d008      	beq.n	800419c <RTC_DateUpdate+0x5c>
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	2b08      	cmp	r3, #8
 800418e:	d005      	beq.n	800419c <RTC_DateUpdate+0x5c>
       (month == 8U) || (month == 10U) || (month == 12U))
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	2b0a      	cmp	r3, #10
 8004194:	d002      	beq.n	800419c <RTC_DateUpdate+0x5c>
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	2b0c      	cmp	r3, #12
 800419a:	d117      	bne.n	80041cc <RTC_DateUpdate+0x8c>
    {
      if(day < 31U)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2b1e      	cmp	r3, #30
 80041a0:	d803      	bhi.n	80041aa <RTC_DateUpdate+0x6a>
      {
        day++;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	3301      	adds	r3, #1
 80041a6:	60fb      	str	r3, [r7, #12]
      if(day < 31U)
 80041a8:	e050      	b.n	800424c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if(month != 12U)
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	2b0c      	cmp	r3, #12
 80041ae:	d005      	beq.n	80041bc <RTC_DateUpdate+0x7c>
        {
          month++;
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	3301      	adds	r3, #1
 80041b4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80041b6:	2301      	movs	r3, #1
 80041b8:	60fb      	str	r3, [r7, #12]
      if(day < 31U)
 80041ba:	e047      	b.n	800424c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80041bc:	2301      	movs	r3, #1
 80041be:	613b      	str	r3, [r7, #16]
          day = 1U;
 80041c0:	2301      	movs	r3, #1
 80041c2:	60fb      	str	r3, [r7, #12]
          year++;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	3301      	adds	r3, #1
 80041c8:	617b      	str	r3, [r7, #20]
      if(day < 31U)
 80041ca:	e03f      	b.n	800424c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d008      	beq.n	80041e4 <RTC_DateUpdate+0xa4>
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	2b06      	cmp	r3, #6
 80041d6:	d005      	beq.n	80041e4 <RTC_DateUpdate+0xa4>
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	2b09      	cmp	r3, #9
 80041dc:	d002      	beq.n	80041e4 <RTC_DateUpdate+0xa4>
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	2b0b      	cmp	r3, #11
 80041e2:	d10c      	bne.n	80041fe <RTC_DateUpdate+0xbe>
    {
      if(day < 30U)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2b1d      	cmp	r3, #29
 80041e8:	d803      	bhi.n	80041f2 <RTC_DateUpdate+0xb2>
      {
        day++;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	3301      	adds	r3, #1
 80041ee:	60fb      	str	r3, [r7, #12]
      if(day < 30U)
 80041f0:	e02c      	b.n	800424c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	3301      	adds	r3, #1
 80041f6:	613b      	str	r3, [r7, #16]
        day = 1U;
 80041f8:	2301      	movs	r3, #1
 80041fa:	60fb      	str	r3, [r7, #12]
      if(day < 30U)
 80041fc:	e026      	b.n	800424c <RTC_DateUpdate+0x10c>
      }
    }
    else if(month == 2U)
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	2b02      	cmp	r3, #2
 8004202:	d123      	bne.n	800424c <RTC_DateUpdate+0x10c>
    {
      if(day < 28U)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2b1b      	cmp	r3, #27
 8004208:	d803      	bhi.n	8004212 <RTC_DateUpdate+0xd2>
      {
        day++;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	3301      	adds	r3, #1
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	e01c      	b.n	800424c <RTC_DateUpdate+0x10c>
      }
      else if(day == 28U)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2b1c      	cmp	r3, #28
 8004216:	d111      	bne.n	800423c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if(RTC_IsLeapYear(year))
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	b29b      	uxth	r3, r3
 800421c:	4618      	mov	r0, r3
 800421e:	f000 f839 	bl	8004294 <RTC_IsLeapYear>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <RTC_DateUpdate+0xf0>
        {
          day++;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	3301      	adds	r3, #1
 800422c:	60fb      	str	r3, [r7, #12]
 800422e:	e00d      	b.n	800424c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	3301      	adds	r3, #1
 8004234:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004236:	2301      	movs	r3, #1
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	e007      	b.n	800424c <RTC_DateUpdate+0x10c>
        }
      }
      else if(day == 29U)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2b1d      	cmp	r3, #29
 8004240:	d104      	bne.n	800424c <RTC_DateUpdate+0x10c>
      {
        month++;
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	3301      	adds	r3, #1
 8004246:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004248:	2301      	movs	r3, #1
 800424a:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	3301      	adds	r3, #1
 8004250:	60bb      	str	r3, [r7, #8]
 8004252:	68ba      	ldr	r2, [r7, #8]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	429a      	cmp	r2, r3
 8004258:	d38b      	bcc.n	8004172 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	b2da      	uxtb	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	b2da      	uxtb	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	b2da      	uxtb	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	b2db      	uxtb	r3, r3
 8004276:	68fa      	ldr	r2, [r7, #12]
 8004278:	b2d2      	uxtb	r2, r2
 800427a:	4619      	mov	r1, r3
 800427c:	6978      	ldr	r0, [r7, #20]
 800427e:	f000 f83b 	bl	80042f8 <RTC_WeekDayNum>
 8004282:	4603      	mov	r3, r0
 8004284:	461a      	mov	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	731a      	strb	r2, [r3, #12]
}
 800428a:	bf00      	nop
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
	...

08004294 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	4603      	mov	r3, r0
 800429c:	80fb      	strh	r3, [r7, #6]
  if((nYear % 4U) != 0U) 
 800429e:	88fb      	ldrh	r3, [r7, #6]
 80042a0:	f003 0303 	and.w	r3, r3, #3
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80042aa:	2300      	movs	r3, #0
 80042ac:	e01d      	b.n	80042ea <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 100U) != 0U) 
 80042ae:	88fb      	ldrh	r3, [r7, #6]
 80042b0:	4a10      	ldr	r2, [pc, #64]	@ (80042f4 <RTC_IsLeapYear+0x60>)
 80042b2:	fba2 1203 	umull	r1, r2, r2, r3
 80042b6:	0952      	lsrs	r2, r2, #5
 80042b8:	2164      	movs	r1, #100	@ 0x64
 80042ba:	fb01 f202 	mul.w	r2, r1, r2
 80042be:	1a9b      	subs	r3, r3, r2
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e00f      	b.n	80042ea <RTC_IsLeapYear+0x56>
  }
  
  if((nYear % 400U) == 0U)
 80042ca:	88fb      	ldrh	r3, [r7, #6]
 80042cc:	4a09      	ldr	r2, [pc, #36]	@ (80042f4 <RTC_IsLeapYear+0x60>)
 80042ce:	fba2 1203 	umull	r1, r2, r2, r3
 80042d2:	09d2      	lsrs	r2, r2, #7
 80042d4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80042d8:	fb01 f202 	mul.w	r2, r1, r2
 80042dc:	1a9b      	subs	r3, r3, r2
 80042de:	b29b      	uxth	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d101      	bne.n	80042e8 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80042e8:	2300      	movs	r3, #0
  }
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr
 80042f4:	51eb851f 	.word	0x51eb851f

080042f8 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	460b      	mov	r3, r1
 8004302:	70fb      	strb	r3, [r7, #3]
 8004304:	4613      	mov	r3, r2
 8004306:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	60bb      	str	r3, [r7, #8]
 800430c:	2300      	movs	r3, #0
 800430e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8004316:	60bb      	str	r3, [r7, #8]
  
  if(nMonth < 3U)
 8004318:	78fb      	ldrb	r3, [r7, #3]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d82d      	bhi.n	800437a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + ((year-1U)/4U) - ((year-1U)/100U) + ((year-1U)/400U)) % 7U;
 800431e:	78fa      	ldrb	r2, [r7, #3]
 8004320:	4613      	mov	r3, r2
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	4413      	add	r3, r2
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	1a9b      	subs	r3, r3, r2
 800432a:	4a2c      	ldr	r2, [pc, #176]	@ (80043dc <RTC_WeekDayNum+0xe4>)
 800432c:	fba2 2303 	umull	r2, r3, r2, r3
 8004330:	085a      	lsrs	r2, r3, #1
 8004332:	78bb      	ldrb	r3, [r7, #2]
 8004334:	441a      	add	r2, r3
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	441a      	add	r2, r3
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	3b01      	subs	r3, #1
 800433e:	089b      	lsrs	r3, r3, #2
 8004340:	441a      	add	r2, r3
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	3b01      	subs	r3, #1
 8004346:	4926      	ldr	r1, [pc, #152]	@ (80043e0 <RTC_WeekDayNum+0xe8>)
 8004348:	fba1 1303 	umull	r1, r3, r1, r3
 800434c:	095b      	lsrs	r3, r3, #5
 800434e:	1ad2      	subs	r2, r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	3b01      	subs	r3, #1
 8004354:	4922      	ldr	r1, [pc, #136]	@ (80043e0 <RTC_WeekDayNum+0xe8>)
 8004356:	fba1 1303 	umull	r1, r3, r1, r3
 800435a:	09db      	lsrs	r3, r3, #7
 800435c:	4413      	add	r3, r2
 800435e:	1d1a      	adds	r2, r3, #4
 8004360:	4b20      	ldr	r3, [pc, #128]	@ (80043e4 <RTC_WeekDayNum+0xec>)
 8004362:	fba3 1302 	umull	r1, r3, r3, r2
 8004366:	1ad1      	subs	r1, r2, r3
 8004368:	0849      	lsrs	r1, r1, #1
 800436a:	440b      	add	r3, r1
 800436c:	0899      	lsrs	r1, r3, #2
 800436e:	460b      	mov	r3, r1
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	1a5b      	subs	r3, r3, r1
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	e029      	b.n	80043ce <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + (year/4U) - (year/100U) + (year/400U) - 2U ) % 7U; 
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	4613      	mov	r3, r2
 800437e:	005b      	lsls	r3, r3, #1
 8004380:	4413      	add	r3, r2
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	1a9b      	subs	r3, r3, r2
 8004386:	4a15      	ldr	r2, [pc, #84]	@ (80043dc <RTC_WeekDayNum+0xe4>)
 8004388:	fba2 2303 	umull	r2, r3, r2, r3
 800438c:	085a      	lsrs	r2, r3, #1
 800438e:	78bb      	ldrb	r3, [r7, #2]
 8004390:	441a      	add	r2, r3
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	441a      	add	r2, r3
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	089b      	lsrs	r3, r3, #2
 800439a:	441a      	add	r2, r3
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	4910      	ldr	r1, [pc, #64]	@ (80043e0 <RTC_WeekDayNum+0xe8>)
 80043a0:	fba1 1303 	umull	r1, r3, r1, r3
 80043a4:	095b      	lsrs	r3, r3, #5
 80043a6:	1ad2      	subs	r2, r2, r3
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	490d      	ldr	r1, [pc, #52]	@ (80043e0 <RTC_WeekDayNum+0xe8>)
 80043ac:	fba1 1303 	umull	r1, r3, r1, r3
 80043b0:	09db      	lsrs	r3, r3, #7
 80043b2:	4413      	add	r3, r2
 80043b4:	1c9a      	adds	r2, r3, #2
 80043b6:	4b0b      	ldr	r3, [pc, #44]	@ (80043e4 <RTC_WeekDayNum+0xec>)
 80043b8:	fba3 1302 	umull	r1, r3, r3, r2
 80043bc:	1ad1      	subs	r1, r2, r3
 80043be:	0849      	lsrs	r1, r1, #1
 80043c0:	440b      	add	r3, r1
 80043c2:	0899      	lsrs	r1, r3, #2
 80043c4:	460b      	mov	r3, r1
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	1a5b      	subs	r3, r3, r1
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	b2db      	uxtb	r3, r3
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bc80      	pop	{r7}
 80043da:	4770      	bx	lr
 80043dc:	38e38e39 	.word	0x38e38e39
 80043e0:	51eb851f 	.word	0x51eb851f
 80043e4:	24924925 	.word	0x24924925

080043e8 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e03f      	b.n	800447a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d106      	bne.n	8004414 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f7fd fd4e 	bl	8001eb0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2224      	movs	r2, #36	@ 0x24
 8004418:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68da      	ldr	r2, [r3, #12]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800442a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 fae3 	bl	80049f8 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	691a      	ldr	r2, [r3, #16]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004440:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	695a      	ldr	r2, [r3, #20]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004450:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004460:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2220      	movs	r2, #32
 8004474:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3708      	adds	r7, #8
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004482:	b480      	push	{r7}
 8004484:	b085      	sub	sp, #20
 8004486:	af00      	add	r7, sp, #0
 8004488:	60f8      	str	r0, [r7, #12]
 800448a:	60b9      	str	r1, [r7, #8]
 800448c:	4613      	mov	r3, r2
 800448e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b20      	cmp	r3, #32
 800449a:	d130      	bne.n	80044fe <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d002      	beq.n	80044a8 <HAL_UART_Transmit_IT+0x26>
 80044a2:	88fb      	ldrh	r3, [r7, #6]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d101      	bne.n	80044ac <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e029      	b.n	8004500 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d101      	bne.n	80044ba <HAL_UART_Transmit_IT+0x38>
 80044b6:	2302      	movs	r3, #2
 80044b8:	e022      	b.n	8004500 <HAL_UART_Transmit_IT+0x7e>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pTxBuffPtr = pData;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	88fa      	ldrh	r2, [r7, #6]
 80044cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	88fa      	ldrh	r2, [r7, #6]
 80044d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2221      	movs	r2, #33	@ 0x21
 80044de:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80044f8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80044fa:	2300      	movs	r3, #0
 80044fc:	e000      	b.n	8004500 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80044fe:	2302      	movs	r3, #2
  }
}
 8004500:	4618      	mov	r0, r3
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr

0800450a <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800450a:	b480      	push	{r7}
 800450c:	b085      	sub	sp, #20
 800450e:	af00      	add	r7, sp, #0
 8004510:	60f8      	str	r0, [r7, #12]
 8004512:	60b9      	str	r1, [r7, #8]
 8004514:	4613      	mov	r3, r2
 8004516:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b20      	cmp	r3, #32
 8004522:	d140      	bne.n	80045a6 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d002      	beq.n	8004530 <HAL_UART_Receive_IT+0x26>
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e039      	b.n	80045a8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800453a:	2b01      	cmp	r3, #1
 800453c:	d101      	bne.n	8004542 <HAL_UART_Receive_IT+0x38>
 800453e:	2302      	movs	r3, #2
 8004540:	e032      	b.n	80045a8 <HAL_UART_Receive_IT+0x9e>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2201      	movs	r2, #1
 8004546:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	88fa      	ldrh	r2, [r7, #6]
 8004554:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	88fa      	ldrh	r2, [r7, #6]
 800455a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2222      	movs	r2, #34	@ 0x22
 8004566:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004580:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	695a      	ldr	r2, [r3, #20]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f042 0201 	orr.w	r2, r2, #1
 8004590:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f042 0220 	orr.w	r2, r2, #32
 80045a0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	e000      	b.n	80045a8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80045a6:	2302      	movs	r3, #2
  }
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3714      	adds	r7, #20
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bc80      	pop	{r7}
 80045b0:	4770      	bx	lr
	...

080045b4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80045d4:	2300      	movs	r3, #0
 80045d6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80045d8:	2300      	movs	r3, #0
 80045da:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f003 030f 	and.w	r3, r3, #15
 80045e2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10d      	bne.n	8004606 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	f003 0320 	and.w	r3, r3, #32
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d008      	beq.n	8004606 <HAL_UART_IRQHandler+0x52>
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	f003 0320 	and.w	r3, r3, #32
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 f979 	bl	80048f6 <UART_Receive_IT>
      return;
 8004604:	e0cb      	b.n	800479e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 80ab 	beq.w	8004764 <HAL_UART_IRQHandler+0x1b0>
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	d105      	bne.n	8004624 <HAL_UART_IRQHandler+0x70>
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800461e:	2b00      	cmp	r3, #0
 8004620:	f000 80a0 	beq.w	8004764 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00a      	beq.n	8004644 <HAL_UART_IRQHandler+0x90>
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004634:	2b00      	cmp	r3, #0
 8004636:	d005      	beq.n	8004644 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463c:	f043 0201 	orr.w	r2, r3, #1
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	f003 0304 	and.w	r3, r3, #4
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00a      	beq.n	8004664 <HAL_UART_IRQHandler+0xb0>
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800465c:	f043 0202 	orr.w	r2, r3, #2
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00a      	beq.n	8004684 <HAL_UART_IRQHandler+0xd0>
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b00      	cmp	r3, #0
 8004676:	d005      	beq.n	8004684 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800467c:	f043 0204 	orr.w	r2, r3, #4
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	f003 0308 	and.w	r3, r3, #8
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00a      	beq.n	80046a4 <HAL_UART_IRQHandler+0xf0>
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800469c:	f043 0208 	orr.w	r2, r3, #8
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d077      	beq.n	800479c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	f003 0320 	and.w	r3, r3, #32
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d007      	beq.n	80046c6 <HAL_UART_IRQHandler+0x112>
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	f003 0320 	and.w	r3, r3, #32
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d002      	beq.n	80046c6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 f918 	bl	80048f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	bf14      	ite	ne
 80046d4:	2301      	movne	r3, #1
 80046d6:	2300      	moveq	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e0:	f003 0308 	and.w	r3, r3, #8
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d102      	bne.n	80046ee <HAL_UART_IRQHandler+0x13a>
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d031      	beq.n	8004752 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f863 	bl	80047ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d023      	beq.n	800474a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	695a      	ldr	r2, [r3, #20]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004710:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004716:	2b00      	cmp	r3, #0
 8004718:	d013      	beq.n	8004742 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800471e:	4a21      	ldr	r2, [pc, #132]	@ (80047a4 <HAL_UART_IRQHandler+0x1f0>)
 8004720:	635a      	str	r2, [r3, #52]	@ 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004726:	4618      	mov	r0, r3
 8004728:	f7fe f896 	bl	8002858 <HAL_DMA_Abort_IT>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d016      	beq.n	8004760 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800473c:	4610      	mov	r0, r2
 800473e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004740:	e00e      	b.n	8004760 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7fd fc8c 	bl	8002060 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004748:	e00a      	b.n	8004760 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7fd fc88 	bl	8002060 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004750:	e006      	b.n	8004760 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7fd fc84 	bl	8002060 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 800475e:	e01d      	b.n	800479c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004760:	bf00      	nop
    return;
 8004762:	e01b      	b.n	800479c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800476a:	2b00      	cmp	r3, #0
 800476c:	d008      	beq.n	8004780 <HAL_UART_IRQHandler+0x1cc>
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004774:	2b00      	cmp	r3, #0
 8004776:	d003      	beq.n	8004780 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f84f 	bl	800481c <UART_Transmit_IT>
    return;
 800477e:	e00e      	b.n	800479e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004786:	2b00      	cmp	r3, #0
 8004788:	d009      	beq.n	800479e <HAL_UART_IRQHandler+0x1ea>
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004790:	2b00      	cmp	r3, #0
 8004792:	d004      	beq.n	800479e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f896 	bl	80048c6 <UART_EndTransmit_IT>
    return;
 800479a:	e000      	b.n	800479e <HAL_UART_IRQHandler+0x1ea>
    return;
 800479c:	bf00      	nop
  }
}
 800479e:	3720      	adds	r7, #32
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	080047f5 	.word	0x080047f5

080047a8 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr

080047ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b083      	sub	sp, #12
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 80047d0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	695a      	ldr	r2, [r3, #20]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0201 	bic.w	r2, r2, #1
 80047e0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr

080047f4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004800:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	84da      	strh	r2, [r3, #38]	@ 0x26

  HAL_UART_ErrorCallback(huart);
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f7fd fc26 	bl	8002060 <HAL_UART_ErrorCallback>
}
 8004814:	bf00      	nop
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2b21      	cmp	r3, #33	@ 0x21
 800482e:	d144      	bne.n	80048ba <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004838:	d11a      	bne.n	8004870 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a1b      	ldr	r3, [r3, #32]
 800483e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	461a      	mov	r2, r3
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800484e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d105      	bne.n	8004864 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	1c9a      	adds	r2, r3, #2
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	621a      	str	r2, [r3, #32]
 8004862:	e00e      	b.n	8004882 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	621a      	str	r2, [r3, #32]
 800486e:	e008      	b.n	8004882 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	1c59      	adds	r1, r3, #1
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6211      	str	r1, [r2, #32]
 800487a:	781a      	ldrb	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004886:	b29b      	uxth	r3, r3
 8004888:	3b01      	subs	r3, #1
 800488a:	b29b      	uxth	r3, r3
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	4619      	mov	r1, r3
 8004890:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004892:	2b00      	cmp	r3, #0
 8004894:	d10f      	bne.n	80048b6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	68da      	ldr	r2, [r3, #12]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68da      	ldr	r2, [r3, #12]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048b6:	2300      	movs	r3, #0
 80048b8:	e000      	b.n	80048bc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80048ba:	2302      	movs	r3, #2
  }
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bc80      	pop	{r7}
 80048c4:	4770      	bx	lr

080048c6 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048c6:	b580      	push	{r7, lr}
 80048c8:	b082      	sub	sp, #8
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68da      	ldr	r2, [r3, #12]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048dc:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2220      	movs	r2, #32
 80048e2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  HAL_UART_TxCpltCallback(huart);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7ff ff5e 	bl	80047a8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b084      	sub	sp, #16
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b22      	cmp	r3, #34	@ 0x22
 8004908:	d171      	bne.n	80049ee <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004912:	d123      	bne.n	800495c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004918:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d10e      	bne.n	8004940 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	b29b      	uxth	r3, r3
 800492a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800492e:	b29a      	uxth	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004938:	1c9a      	adds	r2, r3, #2
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	629a      	str	r2, [r3, #40]	@ 0x28
 800493e:	e029      	b.n	8004994 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	b29b      	uxth	r3, r3
 8004948:	b2db      	uxtb	r3, r3
 800494a:	b29a      	uxth	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	629a      	str	r2, [r3, #40]	@ 0x28
 800495a:	e01b      	b.n	8004994 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	691b      	ldr	r3, [r3, #16]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10a      	bne.n	800497a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6858      	ldr	r0, [r3, #4]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496e:	1c59      	adds	r1, r3, #1
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6291      	str	r1, [r2, #40]	@ 0x28
 8004974:	b2c2      	uxtb	r2, r0
 8004976:	701a      	strb	r2, [r3, #0]
 8004978:	e00c      	b.n	8004994 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	b2da      	uxtb	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004986:	1c58      	adds	r0, r3, #1
 8004988:	6879      	ldr	r1, [r7, #4]
 800498a:	6288      	str	r0, [r1, #40]	@ 0x28
 800498c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004990:	b2d2      	uxtb	r2, r2
 8004992:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004998:	b29b      	uxth	r3, r3
 800499a:	3b01      	subs	r3, #1
 800499c:	b29b      	uxth	r3, r3
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	4619      	mov	r1, r3
 80049a2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d120      	bne.n	80049ea <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f022 0220 	bic.w	r2, r2, #32
 80049b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68da      	ldr	r2, [r3, #12]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049c6:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	695a      	ldr	r2, [r3, #20]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 0201 	bic.w	r2, r2, #1
 80049d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

      HAL_UART_RxCpltCallback(huart);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f7fd fa05 	bl	8001df0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	e002      	b.n	80049f0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80049ea:	2300      	movs	r3, #0
 80049ec:	e000      	b.n	80049f0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80049ee:	2302      	movs	r3, #2
  }
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049f8:	b5b0      	push	{r4, r5, r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004a00:	2300      	movs	r3, #0
 8004a02:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68da      	ldr	r2, [r3, #12]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	689a      	ldr	r2, [r3, #8]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	431a      	orrs	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004a3a:	f023 030c 	bic.w	r3, r3, #12
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	6812      	ldr	r2, [r2, #0]
 8004a42:	68f9      	ldr	r1, [r7, #12]
 8004a44:	430b      	orrs	r3, r1
 8004a46:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	699a      	ldr	r2, [r3, #24]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	430a      	orrs	r2, r1
 8004a5c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a6f      	ldr	r2, [pc, #444]	@ (8004c20 <UART_SetConfig+0x228>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d16b      	bne.n	8004b40 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004a68:	f7fe fdea 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	4613      	mov	r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	4413      	add	r3, r2
 8004a74:	009a      	lsls	r2, r3, #2
 8004a76:	441a      	add	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a82:	4a68      	ldr	r2, [pc, #416]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004a84:	fba2 2303 	umull	r2, r3, r2, r3
 8004a88:	095b      	lsrs	r3, r3, #5
 8004a8a:	011c      	lsls	r4, r3, #4
 8004a8c:	f7fe fdd8 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 8004a90:	4602      	mov	r2, r0
 8004a92:	4613      	mov	r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	009a      	lsls	r2, r3, #2
 8004a9a:	441a      	add	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	fbb2 f5f3 	udiv	r5, r2, r3
 8004aa6:	f7fe fdcb 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	4613      	mov	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	009a      	lsls	r2, r3, #2
 8004ab4:	441a      	add	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac0:	4a58      	ldr	r2, [pc, #352]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	2264      	movs	r2, #100	@ 0x64
 8004aca:	fb02 f303 	mul.w	r3, r2, r3
 8004ace:	1aeb      	subs	r3, r5, r3
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	3332      	adds	r3, #50	@ 0x32
 8004ad4:	4a53      	ldr	r2, [pc, #332]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ae0:	441c      	add	r4, r3
 8004ae2:	f7fe fdad 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	4613      	mov	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4413      	add	r3, r2
 8004aee:	009a      	lsls	r2, r3, #2
 8004af0:	441a      	add	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	fbb2 f5f3 	udiv	r5, r2, r3
 8004afc:	f7fe fda0 	bl	8003640 <HAL_RCC_GetPCLK2Freq>
 8004b00:	4602      	mov	r2, r0
 8004b02:	4613      	mov	r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4413      	add	r3, r2
 8004b08:	009a      	lsls	r2, r3, #2
 8004b0a:	441a      	add	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b16:	4a43      	ldr	r2, [pc, #268]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004b18:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1c:	095b      	lsrs	r3, r3, #5
 8004b1e:	2264      	movs	r2, #100	@ 0x64
 8004b20:	fb02 f303 	mul.w	r3, r2, r3
 8004b24:	1aeb      	subs	r3, r5, r3
 8004b26:	011b      	lsls	r3, r3, #4
 8004b28:	3332      	adds	r3, #50	@ 0x32
 8004b2a:	4a3e      	ldr	r2, [pc, #248]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b30:	095b      	lsrs	r3, r3, #5
 8004b32:	f003 020f 	and.w	r2, r3, #15
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4422      	add	r2, r4
 8004b3c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004b3e:	e06a      	b.n	8004c16 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004b40:	f7fe fd6a 	bl	8003618 <HAL_RCC_GetPCLK1Freq>
 8004b44:	4602      	mov	r2, r0
 8004b46:	4613      	mov	r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	4413      	add	r3, r2
 8004b4c:	009a      	lsls	r2, r3, #2
 8004b4e:	441a      	add	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b5a:	4a32      	ldr	r2, [pc, #200]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b60:	095b      	lsrs	r3, r3, #5
 8004b62:	011c      	lsls	r4, r3, #4
 8004b64:	f7fe fd58 	bl	8003618 <HAL_RCC_GetPCLK1Freq>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	009a      	lsls	r2, r3, #2
 8004b72:	441a      	add	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	fbb2 f5f3 	udiv	r5, r2, r3
 8004b7e:	f7fe fd4b 	bl	8003618 <HAL_RCC_GetPCLK1Freq>
 8004b82:	4602      	mov	r2, r0
 8004b84:	4613      	mov	r3, r2
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	4413      	add	r3, r2
 8004b8a:	009a      	lsls	r2, r3, #2
 8004b8c:	441a      	add	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b98:	4a22      	ldr	r2, [pc, #136]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	095b      	lsrs	r3, r3, #5
 8004ba0:	2264      	movs	r2, #100	@ 0x64
 8004ba2:	fb02 f303 	mul.w	r3, r2, r3
 8004ba6:	1aeb      	subs	r3, r5, r3
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	3332      	adds	r3, #50	@ 0x32
 8004bac:	4a1d      	ldr	r2, [pc, #116]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004bae:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb2:	095b      	lsrs	r3, r3, #5
 8004bb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bb8:	441c      	add	r4, r3
 8004bba:	f7fe fd2d 	bl	8003618 <HAL_RCC_GetPCLK1Freq>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	4413      	add	r3, r2
 8004bc6:	009a      	lsls	r2, r3, #2
 8004bc8:	441a      	add	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	009b      	lsls	r3, r3, #2
 8004bd0:	fbb2 f5f3 	udiv	r5, r2, r3
 8004bd4:	f7fe fd20 	bl	8003618 <HAL_RCC_GetPCLK1Freq>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	4613      	mov	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4413      	add	r3, r2
 8004be0:	009a      	lsls	r2, r3, #2
 8004be2:	441a      	add	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	009b      	lsls	r3, r3, #2
 8004bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bee:	4a0d      	ldr	r2, [pc, #52]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bf4:	095b      	lsrs	r3, r3, #5
 8004bf6:	2264      	movs	r2, #100	@ 0x64
 8004bf8:	fb02 f303 	mul.w	r3, r2, r3
 8004bfc:	1aeb      	subs	r3, r5, r3
 8004bfe:	011b      	lsls	r3, r3, #4
 8004c00:	3332      	adds	r3, #50	@ 0x32
 8004c02:	4a08      	ldr	r2, [pc, #32]	@ (8004c24 <UART_SetConfig+0x22c>)
 8004c04:	fba2 2303 	umull	r2, r3, r2, r3
 8004c08:	095b      	lsrs	r3, r3, #5
 8004c0a:	f003 020f 	and.w	r2, r3, #15
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4422      	add	r2, r4
 8004c14:	609a      	str	r2, [r3, #8]
}
 8004c16:	bf00      	nop
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bdb0      	pop	{r4, r5, r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40013800 	.word	0x40013800
 8004c24:	51eb851f 	.word	0x51eb851f

08004c28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004c28:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004c2a:	e003      	b.n	8004c34 <LoopCopyDataInit>

08004c2c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004c2c:	4b12      	ldr	r3, [pc, #72]	@ (8004c78 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8004c2e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004c30:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004c32:	3104      	adds	r1, #4

08004c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004c34:	4811      	ldr	r0, [pc, #68]	@ (8004c7c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8004c36:	4b12      	ldr	r3, [pc, #72]	@ (8004c80 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8004c38:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004c3a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004c3c:	d3f6      	bcc.n	8004c2c <CopyDataInit>
  ldr r2, =_sbss
 8004c3e:	4a11      	ldr	r2, [pc, #68]	@ (8004c84 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8004c40:	e002      	b.n	8004c48 <LoopFillZerobss>

08004c42 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004c42:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004c44:	f842 3b04 	str.w	r3, [r2], #4

08004c48 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004c48:	4b0f      	ldr	r3, [pc, #60]	@ (8004c88 <LoopPaintStack+0x30>)
  cmp r2, r3
 8004c4a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004c4c:	d3f9      	bcc.n	8004c42 <FillZerobss>

  ldr r3, =0x55555555
 8004c4e:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
  sub ip, sp, #4
 8004c52:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8004c56:	4a0c      	ldr	r2, [pc, #48]	@ (8004c88 <LoopPaintStack+0x30>)

08004c58 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8004c58:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8004c5c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8004c5e:	d1fb      	bne.n	8004c58 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004c60:	f7fd fb8c 	bl	800237c <SystemInit>
    bl  SystemCoreClockUpdate
 8004c64:	f7fd fbbe 	bl	80023e4 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8004c68:	f7fc fb80 	bl	800136c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8004c6c:	f000 fd26 	bl	80056bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004c70:	f000 f81b 	bl	8004caa <main>
  b Infinite_Loop
 8004c74:	f000 b80a 	b.w	8004c8c <Default_Handler>
  ldr r3, =_sidata
 8004c78:	0800b93c 	.word	0x0800b93c
  ldr r0, =_sdata
 8004c7c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004c80:	200006d0 	.word	0x200006d0
  ldr r2, =_sbss
 8004c84:	200006d0 	.word	0x200006d0
  ldr r3, = _ebss
 8004c88:	20000f14 	.word	0x20000f14

08004c8c <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004c8c:	e7fe      	b.n	8004c8c <Default_Handler>

08004c8e <UART_full_init>:
// Ncessaires pour les tlmetres ultrasons
#include "stm32f103xb.h"
#include "HC-SR04/HCSR04.h" // on vite les warnings dgeulasses


void UART_full_init(void){
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	af00      	add	r7, sp, #0
	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 8004c92:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8004c96:	2001      	movs	r0, #1
 8004c98:	f7fc febe 	bl	8001a18 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	2001      	movs	r0, #1
 8004ca2:	f7fc fc25 	bl	80014f0 <SYS_set_std_usart>
};
 8004ca6:	bf00      	nop
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <main>:

int main(void)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	af00      	add	r7, sp, #0

	// uint16_t distance;
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8004cae:	f7fd fc57 	bl	8002560 <HAL_Init>

	//Initialisation du de l'interfaage UART.
	UART_full_init();
 8004cb2:	f7ff ffec 	bl	8004c8e <UART_full_init>

	// RTC Init
	RTC_init(FALSE);
 8004cb6:	2000      	movs	r0, #0
 8004cb8:	f7fc fa28 	bl	800110c <RTC_init>
	{
//		HCSR04_process_main();
//		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
//		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
//		HCSRO4_mesures(GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6);
		DEMO_RTC_process_main(FALSE);
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	f7fc f96b 	bl	8000f98 <DEMO_RTC_process_main>
 8004cc2:	e7fb      	b.n	8004cbc <main+0x12>

08004cc4 <malloc>:
 8004cc4:	4b02      	ldr	r3, [pc, #8]	@ (8004cd0 <malloc+0xc>)
 8004cc6:	4601      	mov	r1, r0
 8004cc8:	6818      	ldr	r0, [r3, #0]
 8004cca:	f000 b803 	b.w	8004cd4 <_malloc_r>
 8004cce:	bf00      	nop
 8004cd0:	20000438 	.word	0x20000438

08004cd4 <_malloc_r>:
 8004cd4:	f101 030b 	add.w	r3, r1, #11
 8004cd8:	2b16      	cmp	r3, #22
 8004cda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cde:	4605      	mov	r5, r0
 8004ce0:	d906      	bls.n	8004cf0 <_malloc_r+0x1c>
 8004ce2:	f033 0707 	bics.w	r7, r3, #7
 8004ce6:	d504      	bpl.n	8004cf2 <_malloc_r+0x1e>
 8004ce8:	230c      	movs	r3, #12
 8004cea:	602b      	str	r3, [r5, #0]
 8004cec:	2400      	movs	r4, #0
 8004cee:	e1a1      	b.n	8005034 <_malloc_r+0x360>
 8004cf0:	2710      	movs	r7, #16
 8004cf2:	42b9      	cmp	r1, r7
 8004cf4:	d8f8      	bhi.n	8004ce8 <_malloc_r+0x14>
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	f000 fa26 	bl	8005148 <__malloc_lock>
 8004cfc:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8004d00:	4eae      	ldr	r6, [pc, #696]	@ (8004fbc <_malloc_r+0x2e8>)
 8004d02:	d237      	bcs.n	8004d74 <_malloc_r+0xa0>
 8004d04:	f107 0208 	add.w	r2, r7, #8
 8004d08:	4432      	add	r2, r6
 8004d0a:	6854      	ldr	r4, [r2, #4]
 8004d0c:	f1a2 0108 	sub.w	r1, r2, #8
 8004d10:	428c      	cmp	r4, r1
 8004d12:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8004d16:	d102      	bne.n	8004d1e <_malloc_r+0x4a>
 8004d18:	68d4      	ldr	r4, [r2, #12]
 8004d1a:	42a2      	cmp	r2, r4
 8004d1c:	d010      	beq.n	8004d40 <_malloc_r+0x6c>
 8004d1e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004d22:	6863      	ldr	r3, [r4, #4]
 8004d24:	60ca      	str	r2, [r1, #12]
 8004d26:	f023 0303 	bic.w	r3, r3, #3
 8004d2a:	6091      	str	r1, [r2, #8]
 8004d2c:	4423      	add	r3, r4
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	f042 0201 	orr.w	r2, r2, #1
 8004d34:	605a      	str	r2, [r3, #4]
 8004d36:	4628      	mov	r0, r5
 8004d38:	f000 fa0c 	bl	8005154 <__malloc_unlock>
 8004d3c:	3408      	adds	r4, #8
 8004d3e:	e179      	b.n	8005034 <_malloc_r+0x360>
 8004d40:	3302      	adds	r3, #2
 8004d42:	6934      	ldr	r4, [r6, #16]
 8004d44:	499e      	ldr	r1, [pc, #632]	@ (8004fc0 <_malloc_r+0x2ec>)
 8004d46:	428c      	cmp	r4, r1
 8004d48:	d077      	beq.n	8004e3a <_malloc_r+0x166>
 8004d4a:	6862      	ldr	r2, [r4, #4]
 8004d4c:	f022 0c03 	bic.w	ip, r2, #3
 8004d50:	ebac 0007 	sub.w	r0, ip, r7
 8004d54:	280f      	cmp	r0, #15
 8004d56:	dd48      	ble.n	8004dea <_malloc_r+0x116>
 8004d58:	19e2      	adds	r2, r4, r7
 8004d5a:	f040 0301 	orr.w	r3, r0, #1
 8004d5e:	f047 0701 	orr.w	r7, r7, #1
 8004d62:	6067      	str	r7, [r4, #4]
 8004d64:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004d68:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8004d6c:	6053      	str	r3, [r2, #4]
 8004d6e:	f844 000c 	str.w	r0, [r4, ip]
 8004d72:	e7e0      	b.n	8004d36 <_malloc_r+0x62>
 8004d74:	0a7b      	lsrs	r3, r7, #9
 8004d76:	d02a      	beq.n	8004dce <_malloc_r+0xfa>
 8004d78:	2b04      	cmp	r3, #4
 8004d7a:	d812      	bhi.n	8004da2 <_malloc_r+0xce>
 8004d7c:	09bb      	lsrs	r3, r7, #6
 8004d7e:	3338      	adds	r3, #56	@ 0x38
 8004d80:	1c5a      	adds	r2, r3, #1
 8004d82:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8004d86:	6854      	ldr	r4, [r2, #4]
 8004d88:	f1a2 0c08 	sub.w	ip, r2, #8
 8004d8c:	4564      	cmp	r4, ip
 8004d8e:	d006      	beq.n	8004d9e <_malloc_r+0xca>
 8004d90:	6862      	ldr	r2, [r4, #4]
 8004d92:	f022 0203 	bic.w	r2, r2, #3
 8004d96:	1bd0      	subs	r0, r2, r7
 8004d98:	280f      	cmp	r0, #15
 8004d9a:	dd1c      	ble.n	8004dd6 <_malloc_r+0x102>
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	3301      	adds	r3, #1
 8004da0:	e7cf      	b.n	8004d42 <_malloc_r+0x6e>
 8004da2:	2b14      	cmp	r3, #20
 8004da4:	d801      	bhi.n	8004daa <_malloc_r+0xd6>
 8004da6:	335b      	adds	r3, #91	@ 0x5b
 8004da8:	e7ea      	b.n	8004d80 <_malloc_r+0xac>
 8004daa:	2b54      	cmp	r3, #84	@ 0x54
 8004dac:	d802      	bhi.n	8004db4 <_malloc_r+0xe0>
 8004dae:	0b3b      	lsrs	r3, r7, #12
 8004db0:	336e      	adds	r3, #110	@ 0x6e
 8004db2:	e7e5      	b.n	8004d80 <_malloc_r+0xac>
 8004db4:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8004db8:	d802      	bhi.n	8004dc0 <_malloc_r+0xec>
 8004dba:	0bfb      	lsrs	r3, r7, #15
 8004dbc:	3377      	adds	r3, #119	@ 0x77
 8004dbe:	e7df      	b.n	8004d80 <_malloc_r+0xac>
 8004dc0:	f240 5254 	movw	r2, #1364	@ 0x554
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d804      	bhi.n	8004dd2 <_malloc_r+0xfe>
 8004dc8:	0cbb      	lsrs	r3, r7, #18
 8004dca:	337c      	adds	r3, #124	@ 0x7c
 8004dcc:	e7d8      	b.n	8004d80 <_malloc_r+0xac>
 8004dce:	233f      	movs	r3, #63	@ 0x3f
 8004dd0:	e7d6      	b.n	8004d80 <_malloc_r+0xac>
 8004dd2:	237e      	movs	r3, #126	@ 0x7e
 8004dd4:	e7d4      	b.n	8004d80 <_malloc_r+0xac>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	68e1      	ldr	r1, [r4, #12]
 8004dda:	db04      	blt.n	8004de6 <_malloc_r+0x112>
 8004ddc:	68a3      	ldr	r3, [r4, #8]
 8004dde:	60d9      	str	r1, [r3, #12]
 8004de0:	608b      	str	r3, [r1, #8]
 8004de2:	18a3      	adds	r3, r4, r2
 8004de4:	e7a3      	b.n	8004d2e <_malloc_r+0x5a>
 8004de6:	460c      	mov	r4, r1
 8004de8:	e7d0      	b.n	8004d8c <_malloc_r+0xb8>
 8004dea:	2800      	cmp	r0, #0
 8004dec:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8004df0:	db07      	blt.n	8004e02 <_malloc_r+0x12e>
 8004df2:	44a4      	add	ip, r4
 8004df4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004df8:	f043 0301 	orr.w	r3, r3, #1
 8004dfc:	f8cc 3004 	str.w	r3, [ip, #4]
 8004e00:	e799      	b.n	8004d36 <_malloc_r+0x62>
 8004e02:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8004e06:	6870      	ldr	r0, [r6, #4]
 8004e08:	f080 8093 	bcs.w	8004f32 <_malloc_r+0x25e>
 8004e0c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8004e10:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8004e14:	f04f 0c01 	mov.w	ip, #1
 8004e18:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004e1c:	ea4c 0000 	orr.w	r0, ip, r0
 8004e20:	3201      	adds	r2, #1
 8004e22:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8004e26:	6070      	str	r0, [r6, #4]
 8004e28:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8004e2c:	3808      	subs	r0, #8
 8004e2e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8004e32:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8004e36:	f8cc 400c 	str.w	r4, [ip, #12]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	1098      	asrs	r0, r3, #2
 8004e3e:	4082      	lsls	r2, r0
 8004e40:	6870      	ldr	r0, [r6, #4]
 8004e42:	4290      	cmp	r0, r2
 8004e44:	d326      	bcc.n	8004e94 <_malloc_r+0x1c0>
 8004e46:	4210      	tst	r0, r2
 8004e48:	d106      	bne.n	8004e58 <_malloc_r+0x184>
 8004e4a:	f023 0303 	bic.w	r3, r3, #3
 8004e4e:	0052      	lsls	r2, r2, #1
 8004e50:	4210      	tst	r0, r2
 8004e52:	f103 0304 	add.w	r3, r3, #4
 8004e56:	d0fa      	beq.n	8004e4e <_malloc_r+0x17a>
 8004e58:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8004e5c:	46c1      	mov	r9, r8
 8004e5e:	469e      	mov	lr, r3
 8004e60:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004e64:	454c      	cmp	r4, r9
 8004e66:	f040 80b7 	bne.w	8004fd8 <_malloc_r+0x304>
 8004e6a:	f10e 0e01 	add.w	lr, lr, #1
 8004e6e:	f01e 0f03 	tst.w	lr, #3
 8004e72:	f109 0908 	add.w	r9, r9, #8
 8004e76:	d1f3      	bne.n	8004e60 <_malloc_r+0x18c>
 8004e78:	0798      	lsls	r0, r3, #30
 8004e7a:	f040 80e1 	bne.w	8005040 <_malloc_r+0x36c>
 8004e7e:	6873      	ldr	r3, [r6, #4]
 8004e80:	ea23 0302 	bic.w	r3, r3, r2
 8004e84:	6073      	str	r3, [r6, #4]
 8004e86:	6870      	ldr	r0, [r6, #4]
 8004e88:	0052      	lsls	r2, r2, #1
 8004e8a:	4290      	cmp	r0, r2
 8004e8c:	d302      	bcc.n	8004e94 <_malloc_r+0x1c0>
 8004e8e:	2a00      	cmp	r2, #0
 8004e90:	f040 80e2 	bne.w	8005058 <_malloc_r+0x384>
 8004e94:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8004e98:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004e9c:	f023 0903 	bic.w	r9, r3, #3
 8004ea0:	45b9      	cmp	r9, r7
 8004ea2:	d304      	bcc.n	8004eae <_malloc_r+0x1da>
 8004ea4:	eba9 0207 	sub.w	r2, r9, r7
 8004ea8:	2a0f      	cmp	r2, #15
 8004eaa:	f300 8140 	bgt.w	800512e <_malloc_r+0x45a>
 8004eae:	4b45      	ldr	r3, [pc, #276]	@ (8004fc4 <_malloc_r+0x2f0>)
 8004eb0:	2008      	movs	r0, #8
 8004eb2:	6819      	ldr	r1, [r3, #0]
 8004eb4:	eb0a 0b09 	add.w	fp, sl, r9
 8004eb8:	3110      	adds	r1, #16
 8004eba:	4439      	add	r1, r7
 8004ebc:	9101      	str	r1, [sp, #4]
 8004ebe:	f000 fc25 	bl	800570c <sysconf>
 8004ec2:	4a41      	ldr	r2, [pc, #260]	@ (8004fc8 <_malloc_r+0x2f4>)
 8004ec4:	9901      	ldr	r1, [sp, #4]
 8004ec6:	6813      	ldr	r3, [r2, #0]
 8004ec8:	4680      	mov	r8, r0
 8004eca:	3301      	adds	r3, #1
 8004ecc:	bf1f      	itttt	ne
 8004ece:	f101 31ff 	addne.w	r1, r1, #4294967295
 8004ed2:	1809      	addne	r1, r1, r0
 8004ed4:	4243      	negne	r3, r0
 8004ed6:	4019      	andne	r1, r3
 8004ed8:	4628      	mov	r0, r5
 8004eda:	9101      	str	r1, [sp, #4]
 8004edc:	f7fc fae4 	bl	80014a8 <_sbrk_r>
 8004ee0:	1c42      	adds	r2, r0, #1
 8004ee2:	4604      	mov	r4, r0
 8004ee4:	f000 80f6 	beq.w	80050d4 <_malloc_r+0x400>
 8004ee8:	4583      	cmp	fp, r0
 8004eea:	9901      	ldr	r1, [sp, #4]
 8004eec:	4a36      	ldr	r2, [pc, #216]	@ (8004fc8 <_malloc_r+0x2f4>)
 8004eee:	d902      	bls.n	8004ef6 <_malloc_r+0x222>
 8004ef0:	45b2      	cmp	sl, r6
 8004ef2:	f040 80ef 	bne.w	80050d4 <_malloc_r+0x400>
 8004ef6:	4b35      	ldr	r3, [pc, #212]	@ (8004fcc <_malloc_r+0x2f8>)
 8004ef8:	45a3      	cmp	fp, r4
 8004efa:	6818      	ldr	r0, [r3, #0]
 8004efc:	f108 3cff 	add.w	ip, r8, #4294967295
 8004f00:	4408      	add	r0, r1
 8004f02:	6018      	str	r0, [r3, #0]
 8004f04:	f040 80aa 	bne.w	800505c <_malloc_r+0x388>
 8004f08:	ea1b 0f0c 	tst.w	fp, ip
 8004f0c:	f040 80a6 	bne.w	800505c <_malloc_r+0x388>
 8004f10:	68b2      	ldr	r2, [r6, #8]
 8004f12:	4449      	add	r1, r9
 8004f14:	f041 0101 	orr.w	r1, r1, #1
 8004f18:	6051      	str	r1, [r2, #4]
 8004f1a:	4a2d      	ldr	r2, [pc, #180]	@ (8004fd0 <_malloc_r+0x2fc>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6811      	ldr	r1, [r2, #0]
 8004f20:	428b      	cmp	r3, r1
 8004f22:	bf88      	it	hi
 8004f24:	6013      	strhi	r3, [r2, #0]
 8004f26:	4a2b      	ldr	r2, [pc, #172]	@ (8004fd4 <_malloc_r+0x300>)
 8004f28:	6811      	ldr	r1, [r2, #0]
 8004f2a:	428b      	cmp	r3, r1
 8004f2c:	bf88      	it	hi
 8004f2e:	6013      	strhi	r3, [r2, #0]
 8004f30:	e0d0      	b.n	80050d4 <_malloc_r+0x400>
 8004f32:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8004f36:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8004f3a:	d218      	bcs.n	8004f6e <_malloc_r+0x29a>
 8004f3c:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004f40:	3238      	adds	r2, #56	@ 0x38
 8004f42:	f102 0e01 	add.w	lr, r2, #1
 8004f46:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8004f4a:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8004f4e:	45f0      	cmp	r8, lr
 8004f50:	d12b      	bne.n	8004faa <_malloc_r+0x2d6>
 8004f52:	f04f 0c01 	mov.w	ip, #1
 8004f56:	1092      	asrs	r2, r2, #2
 8004f58:	fa0c f202 	lsl.w	r2, ip, r2
 8004f5c:	4302      	orrs	r2, r0
 8004f5e:	6072      	str	r2, [r6, #4]
 8004f60:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004f64:	f8c8 4008 	str.w	r4, [r8, #8]
 8004f68:	f8ce 400c 	str.w	r4, [lr, #12]
 8004f6c:	e765      	b.n	8004e3a <_malloc_r+0x166>
 8004f6e:	2a14      	cmp	r2, #20
 8004f70:	d801      	bhi.n	8004f76 <_malloc_r+0x2a2>
 8004f72:	325b      	adds	r2, #91	@ 0x5b
 8004f74:	e7e5      	b.n	8004f42 <_malloc_r+0x26e>
 8004f76:	2a54      	cmp	r2, #84	@ 0x54
 8004f78:	d803      	bhi.n	8004f82 <_malloc_r+0x2ae>
 8004f7a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8004f7e:	326e      	adds	r2, #110	@ 0x6e
 8004f80:	e7df      	b.n	8004f42 <_malloc_r+0x26e>
 8004f82:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8004f86:	d803      	bhi.n	8004f90 <_malloc_r+0x2bc>
 8004f88:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8004f8c:	3277      	adds	r2, #119	@ 0x77
 8004f8e:	e7d8      	b.n	8004f42 <_malloc_r+0x26e>
 8004f90:	f240 5e54 	movw	lr, #1364	@ 0x554
 8004f94:	4572      	cmp	r2, lr
 8004f96:	bf96      	itet	ls
 8004f98:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8004f9c:	227e      	movhi	r2, #126	@ 0x7e
 8004f9e:	327c      	addls	r2, #124	@ 0x7c
 8004fa0:	e7cf      	b.n	8004f42 <_malloc_r+0x26e>
 8004fa2:	f8de e008 	ldr.w	lr, [lr, #8]
 8004fa6:	45f0      	cmp	r8, lr
 8004fa8:	d005      	beq.n	8004fb6 <_malloc_r+0x2e2>
 8004faa:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004fae:	f022 0203 	bic.w	r2, r2, #3
 8004fb2:	4562      	cmp	r2, ip
 8004fb4:	d8f5      	bhi.n	8004fa2 <_malloc_r+0x2ce>
 8004fb6:	f8de 800c 	ldr.w	r8, [lr, #12]
 8004fba:	e7d1      	b.n	8004f60 <_malloc_r+0x28c>
 8004fbc:	20000024 	.word	0x20000024
 8004fc0:	2000002c 	.word	0x2000002c
 8004fc4:	20000b98 	.word	0x20000b98
 8004fc8:	2000001c 	.word	0x2000001c
 8004fcc:	20000b68 	.word	0x20000b68
 8004fd0:	20000b94 	.word	0x20000b94
 8004fd4:	20000b90 	.word	0x20000b90
 8004fd8:	6860      	ldr	r0, [r4, #4]
 8004fda:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8004fde:	f020 0003 	bic.w	r0, r0, #3
 8004fe2:	eba0 0a07 	sub.w	sl, r0, r7
 8004fe6:	f1ba 0f0f 	cmp.w	sl, #15
 8004fea:	dd12      	ble.n	8005012 <_malloc_r+0x33e>
 8004fec:	68a3      	ldr	r3, [r4, #8]
 8004fee:	19e2      	adds	r2, r4, r7
 8004ff0:	f047 0701 	orr.w	r7, r7, #1
 8004ff4:	6067      	str	r7, [r4, #4]
 8004ff6:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004ffa:	f8cc 3008 	str.w	r3, [ip, #8]
 8004ffe:	f04a 0301 	orr.w	r3, sl, #1
 8005002:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005006:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800500a:	6053      	str	r3, [r2, #4]
 800500c:	f844 a000 	str.w	sl, [r4, r0]
 8005010:	e691      	b.n	8004d36 <_malloc_r+0x62>
 8005012:	f1ba 0f00 	cmp.w	sl, #0
 8005016:	db11      	blt.n	800503c <_malloc_r+0x368>
 8005018:	4420      	add	r0, r4
 800501a:	6843      	ldr	r3, [r0, #4]
 800501c:	f043 0301 	orr.w	r3, r3, #1
 8005020:	6043      	str	r3, [r0, #4]
 8005022:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005026:	4628      	mov	r0, r5
 8005028:	f8c3 c00c 	str.w	ip, [r3, #12]
 800502c:	f8cc 3008 	str.w	r3, [ip, #8]
 8005030:	f000 f890 	bl	8005154 <__malloc_unlock>
 8005034:	4620      	mov	r0, r4
 8005036:	b003      	add	sp, #12
 8005038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503c:	4664      	mov	r4, ip
 800503e:	e711      	b.n	8004e64 <_malloc_r+0x190>
 8005040:	f858 0908 	ldr.w	r0, [r8], #-8
 8005044:	3b01      	subs	r3, #1
 8005046:	4540      	cmp	r0, r8
 8005048:	f43f af16 	beq.w	8004e78 <_malloc_r+0x1a4>
 800504c:	e71b      	b.n	8004e86 <_malloc_r+0x1b2>
 800504e:	3304      	adds	r3, #4
 8005050:	0052      	lsls	r2, r2, #1
 8005052:	4210      	tst	r0, r2
 8005054:	d0fb      	beq.n	800504e <_malloc_r+0x37a>
 8005056:	e6ff      	b.n	8004e58 <_malloc_r+0x184>
 8005058:	4673      	mov	r3, lr
 800505a:	e7fa      	b.n	8005052 <_malloc_r+0x37e>
 800505c:	f8d2 e000 	ldr.w	lr, [r2]
 8005060:	f1be 3fff 	cmp.w	lr, #4294967295
 8005064:	bf1b      	ittet	ne
 8005066:	eba4 0b0b 	subne.w	fp, r4, fp
 800506a:	eb0b 0200 	addne.w	r2, fp, r0
 800506e:	6014      	streq	r4, [r2, #0]
 8005070:	601a      	strne	r2, [r3, #0]
 8005072:	f014 0b07 	ands.w	fp, r4, #7
 8005076:	bf0e      	itee	eq
 8005078:	4658      	moveq	r0, fp
 800507a:	f1cb 0008 	rsbne	r0, fp, #8
 800507e:	1824      	addne	r4, r4, r0
 8005080:	1862      	adds	r2, r4, r1
 8005082:	ea02 010c 	and.w	r1, r2, ip
 8005086:	4480      	add	r8, r0
 8005088:	eba8 0801 	sub.w	r8, r8, r1
 800508c:	ea08 080c 	and.w	r8, r8, ip
 8005090:	4641      	mov	r1, r8
 8005092:	4628      	mov	r0, r5
 8005094:	9201      	str	r2, [sp, #4]
 8005096:	f7fc fa07 	bl	80014a8 <_sbrk_r>
 800509a:	1c43      	adds	r3, r0, #1
 800509c:	9a01      	ldr	r2, [sp, #4]
 800509e:	4b29      	ldr	r3, [pc, #164]	@ (8005144 <_malloc_r+0x470>)
 80050a0:	d107      	bne.n	80050b2 <_malloc_r+0x3de>
 80050a2:	f1bb 0f00 	cmp.w	fp, #0
 80050a6:	d023      	beq.n	80050f0 <_malloc_r+0x41c>
 80050a8:	f04f 0800 	mov.w	r8, #0
 80050ac:	f1ab 0008 	sub.w	r0, fp, #8
 80050b0:	4410      	add	r0, r2
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	1b00      	subs	r0, r0, r4
 80050b6:	4440      	add	r0, r8
 80050b8:	4442      	add	r2, r8
 80050ba:	f040 0001 	orr.w	r0, r0, #1
 80050be:	45b2      	cmp	sl, r6
 80050c0:	60b4      	str	r4, [r6, #8]
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	6060      	str	r0, [r4, #4]
 80050c6:	f43f af28 	beq.w	8004f1a <_malloc_r+0x246>
 80050ca:	f1b9 0f0f 	cmp.w	r9, #15
 80050ce:	d812      	bhi.n	80050f6 <_malloc_r+0x422>
 80050d0:	2301      	movs	r3, #1
 80050d2:	6063      	str	r3, [r4, #4]
 80050d4:	68b3      	ldr	r3, [r6, #8]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f023 0303 	bic.w	r3, r3, #3
 80050dc:	42bb      	cmp	r3, r7
 80050de:	eba3 0207 	sub.w	r2, r3, r7
 80050e2:	d301      	bcc.n	80050e8 <_malloc_r+0x414>
 80050e4:	2a0f      	cmp	r2, #15
 80050e6:	dc22      	bgt.n	800512e <_malloc_r+0x45a>
 80050e8:	4628      	mov	r0, r5
 80050ea:	f000 f833 	bl	8005154 <__malloc_unlock>
 80050ee:	e5fd      	b.n	8004cec <_malloc_r+0x18>
 80050f0:	4610      	mov	r0, r2
 80050f2:	46d8      	mov	r8, fp
 80050f4:	e7dd      	b.n	80050b2 <_malloc_r+0x3de>
 80050f6:	2105      	movs	r1, #5
 80050f8:	f8da 2004 	ldr.w	r2, [sl, #4]
 80050fc:	f1a9 090c 	sub.w	r9, r9, #12
 8005100:	f029 0907 	bic.w	r9, r9, #7
 8005104:	f002 0201 	and.w	r2, r2, #1
 8005108:	ea42 0209 	orr.w	r2, r2, r9
 800510c:	f8ca 2004 	str.w	r2, [sl, #4]
 8005110:	f1b9 0f0f 	cmp.w	r9, #15
 8005114:	eb0a 0209 	add.w	r2, sl, r9
 8005118:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800511c:	f67f aefd 	bls.w	8004f1a <_malloc_r+0x246>
 8005120:	4628      	mov	r0, r5
 8005122:	f10a 0108 	add.w	r1, sl, #8
 8005126:	f000 fb63 	bl	80057f0 <_free_r>
 800512a:	4b06      	ldr	r3, [pc, #24]	@ (8005144 <_malloc_r+0x470>)
 800512c:	e6f5      	b.n	8004f1a <_malloc_r+0x246>
 800512e:	68b4      	ldr	r4, [r6, #8]
 8005130:	f047 0301 	orr.w	r3, r7, #1
 8005134:	f042 0201 	orr.w	r2, r2, #1
 8005138:	4427      	add	r7, r4
 800513a:	6063      	str	r3, [r4, #4]
 800513c:	60b7      	str	r7, [r6, #8]
 800513e:	607a      	str	r2, [r7, #4]
 8005140:	e5f9      	b.n	8004d36 <_malloc_r+0x62>
 8005142:	bf00      	nop
 8005144:	20000b68 	.word	0x20000b68

08005148 <__malloc_lock>:
 8005148:	4801      	ldr	r0, [pc, #4]	@ (8005150 <__malloc_lock+0x8>)
 800514a:	f000 badd 	b.w	8005708 <__retarget_lock_acquire_recursive>
 800514e:	bf00      	nop
 8005150:	20000cdc 	.word	0x20000cdc

08005154 <__malloc_unlock>:
 8005154:	4801      	ldr	r0, [pc, #4]	@ (800515c <__malloc_unlock+0x8>)
 8005156:	f000 bad8 	b.w	800570a <__retarget_lock_release_recursive>
 800515a:	bf00      	nop
 800515c:	20000cdc 	.word	0x20000cdc

08005160 <std>:
 8005160:	2300      	movs	r3, #0
 8005162:	b510      	push	{r4, lr}
 8005164:	4604      	mov	r4, r0
 8005166:	e9c0 3300 	strd	r3, r3, [r0]
 800516a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800516e:	6083      	str	r3, [r0, #8]
 8005170:	8181      	strh	r1, [r0, #12]
 8005172:	6643      	str	r3, [r0, #100]	@ 0x64
 8005174:	81c2      	strh	r2, [r0, #14]
 8005176:	6183      	str	r3, [r0, #24]
 8005178:	4619      	mov	r1, r3
 800517a:	2208      	movs	r2, #8
 800517c:	305c      	adds	r0, #92	@ 0x5c
 800517e:	f000 fa49 	bl	8005614 <memset>
 8005182:	4b0d      	ldr	r3, [pc, #52]	@ (80051b8 <std+0x58>)
 8005184:	61e4      	str	r4, [r4, #28]
 8005186:	6223      	str	r3, [r4, #32]
 8005188:	4b0c      	ldr	r3, [pc, #48]	@ (80051bc <std+0x5c>)
 800518a:	6263      	str	r3, [r4, #36]	@ 0x24
 800518c:	4b0c      	ldr	r3, [pc, #48]	@ (80051c0 <std+0x60>)
 800518e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005190:	4b0c      	ldr	r3, [pc, #48]	@ (80051c4 <std+0x64>)
 8005192:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005194:	4b0c      	ldr	r3, [pc, #48]	@ (80051c8 <std+0x68>)
 8005196:	429c      	cmp	r4, r3
 8005198:	d006      	beq.n	80051a8 <std+0x48>
 800519a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800519e:	4294      	cmp	r4, r2
 80051a0:	d002      	beq.n	80051a8 <std+0x48>
 80051a2:	33d0      	adds	r3, #208	@ 0xd0
 80051a4:	429c      	cmp	r4, r3
 80051a6:	d105      	bne.n	80051b4 <std+0x54>
 80051a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80051ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051b0:	f000 baa8 	b.w	8005704 <__retarget_lock_init_recursive>
 80051b4:	bd10      	pop	{r4, pc}
 80051b6:	bf00      	nop
 80051b8:	0800551d 	.word	0x0800551d
 80051bc:	0800553f 	.word	0x0800553f
 80051c0:	08005577 	.word	0x08005577
 80051c4:	0800559b 	.word	0x0800559b
 80051c8:	20000b9c 	.word	0x20000b9c

080051cc <stdio_exit_handler>:
 80051cc:	4a02      	ldr	r2, [pc, #8]	@ (80051d8 <stdio_exit_handler+0xc>)
 80051ce:	4903      	ldr	r1, [pc, #12]	@ (80051dc <stdio_exit_handler+0x10>)
 80051d0:	4803      	ldr	r0, [pc, #12]	@ (80051e0 <stdio_exit_handler+0x14>)
 80051d2:	f000 b869 	b.w	80052a8 <_fwalk_sglue>
 80051d6:	bf00      	nop
 80051d8:	2000042c 	.word	0x2000042c
 80051dc:	08008b79 	.word	0x08008b79
 80051e0:	20000440 	.word	0x20000440

080051e4 <cleanup_stdio>:
 80051e4:	6841      	ldr	r1, [r0, #4]
 80051e6:	4b0c      	ldr	r3, [pc, #48]	@ (8005218 <cleanup_stdio+0x34>)
 80051e8:	b510      	push	{r4, lr}
 80051ea:	4299      	cmp	r1, r3
 80051ec:	4604      	mov	r4, r0
 80051ee:	d001      	beq.n	80051f4 <cleanup_stdio+0x10>
 80051f0:	f003 fcc2 	bl	8008b78 <_fclose_r>
 80051f4:	68a1      	ldr	r1, [r4, #8]
 80051f6:	4b09      	ldr	r3, [pc, #36]	@ (800521c <cleanup_stdio+0x38>)
 80051f8:	4299      	cmp	r1, r3
 80051fa:	d002      	beq.n	8005202 <cleanup_stdio+0x1e>
 80051fc:	4620      	mov	r0, r4
 80051fe:	f003 fcbb 	bl	8008b78 <_fclose_r>
 8005202:	68e1      	ldr	r1, [r4, #12]
 8005204:	4b06      	ldr	r3, [pc, #24]	@ (8005220 <cleanup_stdio+0x3c>)
 8005206:	4299      	cmp	r1, r3
 8005208:	d004      	beq.n	8005214 <cleanup_stdio+0x30>
 800520a:	4620      	mov	r0, r4
 800520c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005210:	f003 bcb2 	b.w	8008b78 <_fclose_r>
 8005214:	bd10      	pop	{r4, pc}
 8005216:	bf00      	nop
 8005218:	20000b9c 	.word	0x20000b9c
 800521c:	20000c04 	.word	0x20000c04
 8005220:	20000c6c 	.word	0x20000c6c

08005224 <global_stdio_init.part.0>:
 8005224:	b510      	push	{r4, lr}
 8005226:	4b0b      	ldr	r3, [pc, #44]	@ (8005254 <global_stdio_init.part.0+0x30>)
 8005228:	4c0b      	ldr	r4, [pc, #44]	@ (8005258 <global_stdio_init.part.0+0x34>)
 800522a:	4a0c      	ldr	r2, [pc, #48]	@ (800525c <global_stdio_init.part.0+0x38>)
 800522c:	4620      	mov	r0, r4
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	2104      	movs	r1, #4
 8005232:	2200      	movs	r2, #0
 8005234:	f7ff ff94 	bl	8005160 <std>
 8005238:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800523c:	2201      	movs	r2, #1
 800523e:	2109      	movs	r1, #9
 8005240:	f7ff ff8e 	bl	8005160 <std>
 8005244:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005248:	2202      	movs	r2, #2
 800524a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800524e:	2112      	movs	r1, #18
 8005250:	f7ff bf86 	b.w	8005160 <std>
 8005254:	20000cd4 	.word	0x20000cd4
 8005258:	20000b9c 	.word	0x20000b9c
 800525c:	080051cd 	.word	0x080051cd

08005260 <__sfp_lock_acquire>:
 8005260:	4801      	ldr	r0, [pc, #4]	@ (8005268 <__sfp_lock_acquire+0x8>)
 8005262:	f000 ba51 	b.w	8005708 <__retarget_lock_acquire_recursive>
 8005266:	bf00      	nop
 8005268:	20000cde 	.word	0x20000cde

0800526c <__sfp_lock_release>:
 800526c:	4801      	ldr	r0, [pc, #4]	@ (8005274 <__sfp_lock_release+0x8>)
 800526e:	f000 ba4c 	b.w	800570a <__retarget_lock_release_recursive>
 8005272:	bf00      	nop
 8005274:	20000cde 	.word	0x20000cde

08005278 <__sinit>:
 8005278:	b510      	push	{r4, lr}
 800527a:	4604      	mov	r4, r0
 800527c:	f7ff fff0 	bl	8005260 <__sfp_lock_acquire>
 8005280:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005282:	b11b      	cbz	r3, 800528c <__sinit+0x14>
 8005284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005288:	f7ff bff0 	b.w	800526c <__sfp_lock_release>
 800528c:	4b04      	ldr	r3, [pc, #16]	@ (80052a0 <__sinit+0x28>)
 800528e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005290:	4b04      	ldr	r3, [pc, #16]	@ (80052a4 <__sinit+0x2c>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1f5      	bne.n	8005284 <__sinit+0xc>
 8005298:	f7ff ffc4 	bl	8005224 <global_stdio_init.part.0>
 800529c:	e7f2      	b.n	8005284 <__sinit+0xc>
 800529e:	bf00      	nop
 80052a0:	080051e5 	.word	0x080051e5
 80052a4:	20000cd4 	.word	0x20000cd4

080052a8 <_fwalk_sglue>:
 80052a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052ac:	4607      	mov	r7, r0
 80052ae:	4688      	mov	r8, r1
 80052b0:	4614      	mov	r4, r2
 80052b2:	2600      	movs	r6, #0
 80052b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052b8:	f1b9 0901 	subs.w	r9, r9, #1
 80052bc:	d505      	bpl.n	80052ca <_fwalk_sglue+0x22>
 80052be:	6824      	ldr	r4, [r4, #0]
 80052c0:	2c00      	cmp	r4, #0
 80052c2:	d1f7      	bne.n	80052b4 <_fwalk_sglue+0xc>
 80052c4:	4630      	mov	r0, r6
 80052c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ca:	89ab      	ldrh	r3, [r5, #12]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d907      	bls.n	80052e0 <_fwalk_sglue+0x38>
 80052d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052d4:	3301      	adds	r3, #1
 80052d6:	d003      	beq.n	80052e0 <_fwalk_sglue+0x38>
 80052d8:	4629      	mov	r1, r5
 80052da:	4638      	mov	r0, r7
 80052dc:	47c0      	blx	r8
 80052de:	4306      	orrs	r6, r0
 80052e0:	3568      	adds	r5, #104	@ 0x68
 80052e2:	e7e9      	b.n	80052b8 <_fwalk_sglue+0x10>

080052e4 <printf>:
 80052e4:	b40f      	push	{r0, r1, r2, r3}
 80052e6:	b507      	push	{r0, r1, r2, lr}
 80052e8:	4906      	ldr	r1, [pc, #24]	@ (8005304 <printf+0x20>)
 80052ea:	ab04      	add	r3, sp, #16
 80052ec:	6808      	ldr	r0, [r1, #0]
 80052ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80052f2:	6881      	ldr	r1, [r0, #8]
 80052f4:	9301      	str	r3, [sp, #4]
 80052f6:	f001 fcf7 	bl	8006ce8 <_vfprintf_r>
 80052fa:	b003      	add	sp, #12
 80052fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005300:	b004      	add	sp, #16
 8005302:	4770      	bx	lr
 8005304:	20000438 	.word	0x20000438

08005308 <_puts_r>:
 8005308:	b530      	push	{r4, r5, lr}
 800530a:	4605      	mov	r5, r0
 800530c:	b089      	sub	sp, #36	@ 0x24
 800530e:	4608      	mov	r0, r1
 8005310:	460c      	mov	r4, r1
 8005312:	f7fa ff1d 	bl	8000150 <strlen>
 8005316:	4b1e      	ldr	r3, [pc, #120]	@ (8005390 <_puts_r+0x88>)
 8005318:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800531c:	9306      	str	r3, [sp, #24]
 800531e:	2301      	movs	r3, #1
 8005320:	4418      	add	r0, r3
 8005322:	9307      	str	r3, [sp, #28]
 8005324:	ab04      	add	r3, sp, #16
 8005326:	9301      	str	r3, [sp, #4]
 8005328:	2302      	movs	r3, #2
 800532a:	9302      	str	r3, [sp, #8]
 800532c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800532e:	68ac      	ldr	r4, [r5, #8]
 8005330:	9003      	str	r0, [sp, #12]
 8005332:	b913      	cbnz	r3, 800533a <_puts_r+0x32>
 8005334:	4628      	mov	r0, r5
 8005336:	f7ff ff9f 	bl	8005278 <__sinit>
 800533a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800533c:	07db      	lsls	r3, r3, #31
 800533e:	d405      	bmi.n	800534c <_puts_r+0x44>
 8005340:	89a3      	ldrh	r3, [r4, #12]
 8005342:	0598      	lsls	r0, r3, #22
 8005344:	d402      	bmi.n	800534c <_puts_r+0x44>
 8005346:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005348:	f000 f9de 	bl	8005708 <__retarget_lock_acquire_recursive>
 800534c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005350:	0499      	lsls	r1, r3, #18
 8005352:	d406      	bmi.n	8005362 <_puts_r+0x5a>
 8005354:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005358:	81a3      	strh	r3, [r4, #12]
 800535a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800535c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005360:	6663      	str	r3, [r4, #100]	@ 0x64
 8005362:	4628      	mov	r0, r5
 8005364:	aa01      	add	r2, sp, #4
 8005366:	4621      	mov	r1, r4
 8005368:	f003 fd06 	bl	8008d78 <__sfvwrite_r>
 800536c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800536e:	2800      	cmp	r0, #0
 8005370:	bf0c      	ite	eq
 8005372:	250a      	moveq	r5, #10
 8005374:	f04f 35ff 	movne.w	r5, #4294967295
 8005378:	07da      	lsls	r2, r3, #31
 800537a:	d405      	bmi.n	8005388 <_puts_r+0x80>
 800537c:	89a3      	ldrh	r3, [r4, #12]
 800537e:	059b      	lsls	r3, r3, #22
 8005380:	d402      	bmi.n	8005388 <_puts_r+0x80>
 8005382:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005384:	f000 f9c1 	bl	800570a <__retarget_lock_release_recursive>
 8005388:	4628      	mov	r0, r5
 800538a:	b009      	add	sp, #36	@ 0x24
 800538c:	bd30      	pop	{r4, r5, pc}
 800538e:	bf00      	nop
 8005390:	0800b923 	.word	0x0800b923

08005394 <puts>:
 8005394:	4b02      	ldr	r3, [pc, #8]	@ (80053a0 <puts+0xc>)
 8005396:	4601      	mov	r1, r0
 8005398:	6818      	ldr	r0, [r3, #0]
 800539a:	f7ff bfb5 	b.w	8005308 <_puts_r>
 800539e:	bf00      	nop
 80053a0:	20000438 	.word	0x20000438

080053a4 <setvbuf>:
 80053a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80053a8:	461d      	mov	r5, r3
 80053aa:	4b5b      	ldr	r3, [pc, #364]	@ (8005518 <setvbuf+0x174>)
 80053ac:	4604      	mov	r4, r0
 80053ae:	681f      	ldr	r7, [r3, #0]
 80053b0:	460e      	mov	r6, r1
 80053b2:	4690      	mov	r8, r2
 80053b4:	b127      	cbz	r7, 80053c0 <setvbuf+0x1c>
 80053b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053b8:	b913      	cbnz	r3, 80053c0 <setvbuf+0x1c>
 80053ba:	4638      	mov	r0, r7
 80053bc:	f7ff ff5c 	bl	8005278 <__sinit>
 80053c0:	f1b8 0f02 	cmp.w	r8, #2
 80053c4:	d006      	beq.n	80053d4 <setvbuf+0x30>
 80053c6:	f1b8 0f01 	cmp.w	r8, #1
 80053ca:	f200 80a1 	bhi.w	8005510 <setvbuf+0x16c>
 80053ce:	2d00      	cmp	r5, #0
 80053d0:	f2c0 809e 	blt.w	8005510 <setvbuf+0x16c>
 80053d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053d6:	07d9      	lsls	r1, r3, #31
 80053d8:	d405      	bmi.n	80053e6 <setvbuf+0x42>
 80053da:	89a3      	ldrh	r3, [r4, #12]
 80053dc:	059a      	lsls	r2, r3, #22
 80053de:	d402      	bmi.n	80053e6 <setvbuf+0x42>
 80053e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053e2:	f000 f991 	bl	8005708 <__retarget_lock_acquire_recursive>
 80053e6:	4621      	mov	r1, r4
 80053e8:	4638      	mov	r0, r7
 80053ea:	f003 fc9f 	bl	8008d2c <_fflush_r>
 80053ee:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80053f0:	b141      	cbz	r1, 8005404 <setvbuf+0x60>
 80053f2:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80053f6:	4299      	cmp	r1, r3
 80053f8:	d002      	beq.n	8005400 <setvbuf+0x5c>
 80053fa:	4638      	mov	r0, r7
 80053fc:	f000 f9f8 	bl	80057f0 <_free_r>
 8005400:	2300      	movs	r3, #0
 8005402:	6323      	str	r3, [r4, #48]	@ 0x30
 8005404:	2300      	movs	r3, #0
 8005406:	61a3      	str	r3, [r4, #24]
 8005408:	6063      	str	r3, [r4, #4]
 800540a:	89a3      	ldrh	r3, [r4, #12]
 800540c:	061b      	lsls	r3, r3, #24
 800540e:	d503      	bpl.n	8005418 <setvbuf+0x74>
 8005410:	4638      	mov	r0, r7
 8005412:	6921      	ldr	r1, [r4, #16]
 8005414:	f000 f9ec 	bl	80057f0 <_free_r>
 8005418:	89a3      	ldrh	r3, [r4, #12]
 800541a:	f1b8 0f02 	cmp.w	r8, #2
 800541e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005422:	f023 0303 	bic.w	r3, r3, #3
 8005426:	81a3      	strh	r3, [r4, #12]
 8005428:	d068      	beq.n	80054fc <setvbuf+0x158>
 800542a:	ab01      	add	r3, sp, #4
 800542c:	466a      	mov	r2, sp
 800542e:	4621      	mov	r1, r4
 8005430:	4638      	mov	r0, r7
 8005432:	f003 fded 	bl	8009010 <__swhatbuf_r>
 8005436:	89a3      	ldrh	r3, [r4, #12]
 8005438:	4318      	orrs	r0, r3
 800543a:	81a0      	strh	r0, [r4, #12]
 800543c:	bb2d      	cbnz	r5, 800548a <setvbuf+0xe6>
 800543e:	9d00      	ldr	r5, [sp, #0]
 8005440:	4628      	mov	r0, r5
 8005442:	f7ff fc3f 	bl	8004cc4 <malloc>
 8005446:	4606      	mov	r6, r0
 8005448:	2800      	cmp	r0, #0
 800544a:	d159      	bne.n	8005500 <setvbuf+0x15c>
 800544c:	f8dd 9000 	ldr.w	r9, [sp]
 8005450:	45a9      	cmp	r9, r5
 8005452:	d147      	bne.n	80054e4 <setvbuf+0x140>
 8005454:	f04f 35ff 	mov.w	r5, #4294967295
 8005458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800545c:	f043 0202 	orr.w	r2, r3, #2
 8005460:	81a2      	strh	r2, [r4, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	60a2      	str	r2, [r4, #8]
 8005466:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800546a:	6022      	str	r2, [r4, #0]
 800546c:	6122      	str	r2, [r4, #16]
 800546e:	2201      	movs	r2, #1
 8005470:	6162      	str	r2, [r4, #20]
 8005472:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005474:	07d6      	lsls	r6, r2, #31
 8005476:	d404      	bmi.n	8005482 <setvbuf+0xde>
 8005478:	0598      	lsls	r0, r3, #22
 800547a:	d402      	bmi.n	8005482 <setvbuf+0xde>
 800547c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800547e:	f000 f944 	bl	800570a <__retarget_lock_release_recursive>
 8005482:	4628      	mov	r0, r5
 8005484:	b003      	add	sp, #12
 8005486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800548a:	2e00      	cmp	r6, #0
 800548c:	d0d8      	beq.n	8005440 <setvbuf+0x9c>
 800548e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005490:	b913      	cbnz	r3, 8005498 <setvbuf+0xf4>
 8005492:	4638      	mov	r0, r7
 8005494:	f7ff fef0 	bl	8005278 <__sinit>
 8005498:	9b00      	ldr	r3, [sp, #0]
 800549a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800549e:	42ab      	cmp	r3, r5
 80054a0:	bf18      	it	ne
 80054a2:	89a3      	ldrhne	r3, [r4, #12]
 80054a4:	6026      	str	r6, [r4, #0]
 80054a6:	bf1c      	itt	ne
 80054a8:	f443 6300 	orrne.w	r3, r3, #2048	@ 0x800
 80054ac:	81a3      	strhne	r3, [r4, #12]
 80054ae:	f1b8 0f01 	cmp.w	r8, #1
 80054b2:	bf02      	ittt	eq
 80054b4:	89a3      	ldrheq	r3, [r4, #12]
 80054b6:	f043 0301 	orreq.w	r3, r3, #1
 80054ba:	81a3      	strheq	r3, [r4, #12]
 80054bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054c0:	f013 0208 	ands.w	r2, r3, #8
 80054c4:	d01e      	beq.n	8005504 <setvbuf+0x160>
 80054c6:	07d9      	lsls	r1, r3, #31
 80054c8:	bf41      	itttt	mi
 80054ca:	2200      	movmi	r2, #0
 80054cc:	426d      	negmi	r5, r5
 80054ce:	60a2      	strmi	r2, [r4, #8]
 80054d0:	61a5      	strmi	r5, [r4, #24]
 80054d2:	bf58      	it	pl
 80054d4:	60a5      	strpl	r5, [r4, #8]
 80054d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80054d8:	07d2      	lsls	r2, r2, #31
 80054da:	d401      	bmi.n	80054e0 <setvbuf+0x13c>
 80054dc:	059b      	lsls	r3, r3, #22
 80054de:	d513      	bpl.n	8005508 <setvbuf+0x164>
 80054e0:	2500      	movs	r5, #0
 80054e2:	e7ce      	b.n	8005482 <setvbuf+0xde>
 80054e4:	4648      	mov	r0, r9
 80054e6:	f7ff fbed 	bl	8004cc4 <malloc>
 80054ea:	4606      	mov	r6, r0
 80054ec:	2800      	cmp	r0, #0
 80054ee:	d0b1      	beq.n	8005454 <setvbuf+0xb0>
 80054f0:	89a3      	ldrh	r3, [r4, #12]
 80054f2:	464d      	mov	r5, r9
 80054f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054f8:	81a3      	strh	r3, [r4, #12]
 80054fa:	e7c8      	b.n	800548e <setvbuf+0xea>
 80054fc:	2500      	movs	r5, #0
 80054fe:	e7ab      	b.n	8005458 <setvbuf+0xb4>
 8005500:	46a9      	mov	r9, r5
 8005502:	e7f5      	b.n	80054f0 <setvbuf+0x14c>
 8005504:	60a2      	str	r2, [r4, #8]
 8005506:	e7e6      	b.n	80054d6 <setvbuf+0x132>
 8005508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800550a:	f000 f8fe 	bl	800570a <__retarget_lock_release_recursive>
 800550e:	e7e7      	b.n	80054e0 <setvbuf+0x13c>
 8005510:	f04f 35ff 	mov.w	r5, #4294967295
 8005514:	e7b5      	b.n	8005482 <setvbuf+0xde>
 8005516:	bf00      	nop
 8005518:	20000438 	.word	0x20000438

0800551c <__sread>:
 800551c:	b510      	push	{r4, lr}
 800551e:	460c      	mov	r4, r1
 8005520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005524:	f000 f8a0 	bl	8005668 <_read_r>
 8005528:	2800      	cmp	r0, #0
 800552a:	bfab      	itete	ge
 800552c:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800552e:	89a3      	ldrhlt	r3, [r4, #12]
 8005530:	181b      	addge	r3, r3, r0
 8005532:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005536:	bfac      	ite	ge
 8005538:	6523      	strge	r3, [r4, #80]	@ 0x50
 800553a:	81a3      	strhlt	r3, [r4, #12]
 800553c:	bd10      	pop	{r4, pc}

0800553e <__swrite>:
 800553e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005542:	461f      	mov	r7, r3
 8005544:	898b      	ldrh	r3, [r1, #12]
 8005546:	4605      	mov	r5, r0
 8005548:	05db      	lsls	r3, r3, #23
 800554a:	460c      	mov	r4, r1
 800554c:	4616      	mov	r6, r2
 800554e:	d505      	bpl.n	800555c <__swrite+0x1e>
 8005550:	2302      	movs	r3, #2
 8005552:	2200      	movs	r2, #0
 8005554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005558:	f000 f874 	bl	8005644 <_lseek_r>
 800555c:	89a3      	ldrh	r3, [r4, #12]
 800555e:	4632      	mov	r2, r6
 8005560:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005564:	81a3      	strh	r3, [r4, #12]
 8005566:	4628      	mov	r0, r5
 8005568:	463b      	mov	r3, r7
 800556a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800556e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005572:	f000 b88b 	b.w	800568c <_write_r>

08005576 <__sseek>:
 8005576:	b510      	push	{r4, lr}
 8005578:	460c      	mov	r4, r1
 800557a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800557e:	f000 f861 	bl	8005644 <_lseek_r>
 8005582:	1c43      	adds	r3, r0, #1
 8005584:	89a3      	ldrh	r3, [r4, #12]
 8005586:	bf15      	itete	ne
 8005588:	6520      	strne	r0, [r4, #80]	@ 0x50
 800558a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800558e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005592:	81a3      	strheq	r3, [r4, #12]
 8005594:	bf18      	it	ne
 8005596:	81a3      	strhne	r3, [r4, #12]
 8005598:	bd10      	pop	{r4, pc}

0800559a <__sclose>:
 800559a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800559e:	f000 b841 	b.w	8005624 <_close_r>

080055a2 <_vsnprintf_r>:
 80055a2:	b530      	push	{r4, r5, lr}
 80055a4:	4614      	mov	r4, r2
 80055a6:	2c00      	cmp	r4, #0
 80055a8:	4605      	mov	r5, r0
 80055aa:	461a      	mov	r2, r3
 80055ac:	b09b      	sub	sp, #108	@ 0x6c
 80055ae:	da05      	bge.n	80055bc <_vsnprintf_r+0x1a>
 80055b0:	238b      	movs	r3, #139	@ 0x8b
 80055b2:	6003      	str	r3, [r0, #0]
 80055b4:	f04f 30ff 	mov.w	r0, #4294967295
 80055b8:	b01b      	add	sp, #108	@ 0x6c
 80055ba:	bd30      	pop	{r4, r5, pc}
 80055bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80055c0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80055c4:	bf0c      	ite	eq
 80055c6:	4623      	moveq	r3, r4
 80055c8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80055cc:	9302      	str	r3, [sp, #8]
 80055ce:	9305      	str	r3, [sp, #20]
 80055d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80055d4:	9100      	str	r1, [sp, #0]
 80055d6:	9104      	str	r1, [sp, #16]
 80055d8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80055dc:	4669      	mov	r1, sp
 80055de:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80055e0:	f000 f9c6 	bl	8005970 <_svfprintf_r>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	bfbc      	itt	lt
 80055e8:	238b      	movlt	r3, #139	@ 0x8b
 80055ea:	602b      	strlt	r3, [r5, #0]
 80055ec:	2c00      	cmp	r4, #0
 80055ee:	d0e3      	beq.n	80055b8 <_vsnprintf_r+0x16>
 80055f0:	2200      	movs	r2, #0
 80055f2:	9b00      	ldr	r3, [sp, #0]
 80055f4:	701a      	strb	r2, [r3, #0]
 80055f6:	e7df      	b.n	80055b8 <_vsnprintf_r+0x16>

080055f8 <vsnprintf>:
 80055f8:	b507      	push	{r0, r1, r2, lr}
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	4613      	mov	r3, r2
 80055fe:	460a      	mov	r2, r1
 8005600:	4601      	mov	r1, r0
 8005602:	4803      	ldr	r0, [pc, #12]	@ (8005610 <vsnprintf+0x18>)
 8005604:	6800      	ldr	r0, [r0, #0]
 8005606:	f7ff ffcc 	bl	80055a2 <_vsnprintf_r>
 800560a:	b003      	add	sp, #12
 800560c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005610:	20000438 	.word	0x20000438

08005614 <memset>:
 8005614:	4603      	mov	r3, r0
 8005616:	4402      	add	r2, r0
 8005618:	4293      	cmp	r3, r2
 800561a:	d100      	bne.n	800561e <memset+0xa>
 800561c:	4770      	bx	lr
 800561e:	f803 1b01 	strb.w	r1, [r3], #1
 8005622:	e7f9      	b.n	8005618 <memset+0x4>

08005624 <_close_r>:
 8005624:	b538      	push	{r3, r4, r5, lr}
 8005626:	2300      	movs	r3, #0
 8005628:	4d05      	ldr	r5, [pc, #20]	@ (8005640 <_close_r+0x1c>)
 800562a:	4604      	mov	r4, r0
 800562c:	4608      	mov	r0, r1
 800562e:	602b      	str	r3, [r5, #0]
 8005630:	f005 fc4a 	bl	800aec8 <_close>
 8005634:	1c43      	adds	r3, r0, #1
 8005636:	d102      	bne.n	800563e <_close_r+0x1a>
 8005638:	682b      	ldr	r3, [r5, #0]
 800563a:	b103      	cbz	r3, 800563e <_close_r+0x1a>
 800563c:	6023      	str	r3, [r4, #0]
 800563e:	bd38      	pop	{r3, r4, r5, pc}
 8005640:	20000cd8 	.word	0x20000cd8

08005644 <_lseek_r>:
 8005644:	b538      	push	{r3, r4, r5, lr}
 8005646:	4604      	mov	r4, r0
 8005648:	4608      	mov	r0, r1
 800564a:	4611      	mov	r1, r2
 800564c:	2200      	movs	r2, #0
 800564e:	4d05      	ldr	r5, [pc, #20]	@ (8005664 <_lseek_r+0x20>)
 8005650:	602a      	str	r2, [r5, #0]
 8005652:	461a      	mov	r2, r3
 8005654:	f005 fc29 	bl	800aeaa <_lseek>
 8005658:	1c43      	adds	r3, r0, #1
 800565a:	d102      	bne.n	8005662 <_lseek_r+0x1e>
 800565c:	682b      	ldr	r3, [r5, #0]
 800565e:	b103      	cbz	r3, 8005662 <_lseek_r+0x1e>
 8005660:	6023      	str	r3, [r4, #0]
 8005662:	bd38      	pop	{r3, r4, r5, pc}
 8005664:	20000cd8 	.word	0x20000cd8

08005668 <_read_r>:
 8005668:	b538      	push	{r3, r4, r5, lr}
 800566a:	4604      	mov	r4, r0
 800566c:	4608      	mov	r0, r1
 800566e:	4611      	mov	r1, r2
 8005670:	2200      	movs	r2, #0
 8005672:	4d05      	ldr	r5, [pc, #20]	@ (8005688 <_read_r+0x20>)
 8005674:	602a      	str	r2, [r5, #0]
 8005676:	461a      	mov	r2, r3
 8005678:	f7fb ff5e 	bl	8001538 <_read>
 800567c:	1c43      	adds	r3, r0, #1
 800567e:	d102      	bne.n	8005686 <_read_r+0x1e>
 8005680:	682b      	ldr	r3, [r5, #0]
 8005682:	b103      	cbz	r3, 8005686 <_read_r+0x1e>
 8005684:	6023      	str	r3, [r4, #0]
 8005686:	bd38      	pop	{r3, r4, r5, pc}
 8005688:	20000cd8 	.word	0x20000cd8

0800568c <_write_r>:
 800568c:	b538      	push	{r3, r4, r5, lr}
 800568e:	4604      	mov	r4, r0
 8005690:	4608      	mov	r0, r1
 8005692:	4611      	mov	r1, r2
 8005694:	2200      	movs	r2, #0
 8005696:	4d05      	ldr	r5, [pc, #20]	@ (80056ac <_write_r+0x20>)
 8005698:	602a      	str	r2, [r5, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	f7fb ff8a 	bl	80015b4 <_write>
 80056a0:	1c43      	adds	r3, r0, #1
 80056a2:	d102      	bne.n	80056aa <_write_r+0x1e>
 80056a4:	682b      	ldr	r3, [r5, #0]
 80056a6:	b103      	cbz	r3, 80056aa <_write_r+0x1e>
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	bd38      	pop	{r3, r4, r5, pc}
 80056ac:	20000cd8 	.word	0x20000cd8

080056b0 <__errno>:
 80056b0:	4b01      	ldr	r3, [pc, #4]	@ (80056b8 <__errno+0x8>)
 80056b2:	6818      	ldr	r0, [r3, #0]
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	20000438 	.word	0x20000438

080056bc <__libc_init_array>:
 80056bc:	b570      	push	{r4, r5, r6, lr}
 80056be:	2600      	movs	r6, #0
 80056c0:	4d0c      	ldr	r5, [pc, #48]	@ (80056f4 <__libc_init_array+0x38>)
 80056c2:	4c0d      	ldr	r4, [pc, #52]	@ (80056f8 <__libc_init_array+0x3c>)
 80056c4:	1b64      	subs	r4, r4, r5
 80056c6:	10a4      	asrs	r4, r4, #2
 80056c8:	42a6      	cmp	r6, r4
 80056ca:	d109      	bne.n	80056e0 <__libc_init_array+0x24>
 80056cc:	f005 fc3c 	bl	800af48 <_init>
 80056d0:	2600      	movs	r6, #0
 80056d2:	4d0a      	ldr	r5, [pc, #40]	@ (80056fc <__libc_init_array+0x40>)
 80056d4:	4c0a      	ldr	r4, [pc, #40]	@ (8005700 <__libc_init_array+0x44>)
 80056d6:	1b64      	subs	r4, r4, r5
 80056d8:	10a4      	asrs	r4, r4, #2
 80056da:	42a6      	cmp	r6, r4
 80056dc:	d105      	bne.n	80056ea <__libc_init_array+0x2e>
 80056de:	bd70      	pop	{r4, r5, r6, pc}
 80056e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80056e4:	4798      	blx	r3
 80056e6:	3601      	adds	r6, #1
 80056e8:	e7ee      	b.n	80056c8 <__libc_init_array+0xc>
 80056ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ee:	4798      	blx	r3
 80056f0:	3601      	adds	r6, #1
 80056f2:	e7f2      	b.n	80056da <__libc_init_array+0x1e>
 80056f4:	0800b930 	.word	0x0800b930
 80056f8:	0800b930 	.word	0x0800b930
 80056fc:	0800b930 	.word	0x0800b930
 8005700:	0800b938 	.word	0x0800b938

08005704 <__retarget_lock_init_recursive>:
 8005704:	4770      	bx	lr

08005706 <__retarget_lock_close_recursive>:
 8005706:	4770      	bx	lr

08005708 <__retarget_lock_acquire_recursive>:
 8005708:	4770      	bx	lr

0800570a <__retarget_lock_release_recursive>:
 800570a:	4770      	bx	lr

0800570c <sysconf>:
 800570c:	2808      	cmp	r0, #8
 800570e:	b508      	push	{r3, lr}
 8005710:	d006      	beq.n	8005720 <sysconf+0x14>
 8005712:	f7ff ffcd 	bl	80056b0 <__errno>
 8005716:	2316      	movs	r3, #22
 8005718:	6003      	str	r3, [r0, #0]
 800571a:	f04f 30ff 	mov.w	r0, #4294967295
 800571e:	bd08      	pop	{r3, pc}
 8005720:	2080      	movs	r0, #128	@ 0x80
 8005722:	e7fc      	b.n	800571e <sysconf+0x12>

08005724 <register_fini>:
 8005724:	4b02      	ldr	r3, [pc, #8]	@ (8005730 <register_fini+0xc>)
 8005726:	b113      	cbz	r3, 800572e <register_fini+0xa>
 8005728:	4802      	ldr	r0, [pc, #8]	@ (8005734 <register_fini+0x10>)
 800572a:	f000 b805 	b.w	8005738 <atexit>
 800572e:	4770      	bx	lr
 8005730:	00000000 	.word	0x00000000
 8005734:	080093a1 	.word	0x080093a1

08005738 <atexit>:
 8005738:	2300      	movs	r3, #0
 800573a:	4601      	mov	r1, r0
 800573c:	461a      	mov	r2, r3
 800573e:	4618      	mov	r0, r3
 8005740:	f003 be92 	b.w	8009468 <__register_exitproc>

08005744 <_malloc_trim_r>:
 8005744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005748:	4606      	mov	r6, r0
 800574a:	2008      	movs	r0, #8
 800574c:	4689      	mov	r9, r1
 800574e:	f7ff ffdd 	bl	800570c <sysconf>
 8005752:	4680      	mov	r8, r0
 8005754:	4f23      	ldr	r7, [pc, #140]	@ (80057e4 <_malloc_trim_r+0xa0>)
 8005756:	4630      	mov	r0, r6
 8005758:	f7ff fcf6 	bl	8005148 <__malloc_lock>
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	685d      	ldr	r5, [r3, #4]
 8005760:	f025 0503 	bic.w	r5, r5, #3
 8005764:	f1a5 0411 	sub.w	r4, r5, #17
 8005768:	eba4 0409 	sub.w	r4, r4, r9
 800576c:	4444      	add	r4, r8
 800576e:	fbb4 f4f8 	udiv	r4, r4, r8
 8005772:	3c01      	subs	r4, #1
 8005774:	fb08 f404 	mul.w	r4, r8, r4
 8005778:	45a0      	cmp	r8, r4
 800577a:	dd05      	ble.n	8005788 <_malloc_trim_r+0x44>
 800577c:	4630      	mov	r0, r6
 800577e:	f7ff fce9 	bl	8005154 <__malloc_unlock>
 8005782:	2000      	movs	r0, #0
 8005784:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005788:	2100      	movs	r1, #0
 800578a:	4630      	mov	r0, r6
 800578c:	f7fb fe8c 	bl	80014a8 <_sbrk_r>
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	442b      	add	r3, r5
 8005794:	4298      	cmp	r0, r3
 8005796:	d1f1      	bne.n	800577c <_malloc_trim_r+0x38>
 8005798:	4630      	mov	r0, r6
 800579a:	4261      	negs	r1, r4
 800579c:	f7fb fe84 	bl	80014a8 <_sbrk_r>
 80057a0:	3001      	adds	r0, #1
 80057a2:	d110      	bne.n	80057c6 <_malloc_trim_r+0x82>
 80057a4:	2100      	movs	r1, #0
 80057a6:	4630      	mov	r0, r6
 80057a8:	f7fb fe7e 	bl	80014a8 <_sbrk_r>
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	1a83      	subs	r3, r0, r2
 80057b0:	2b0f      	cmp	r3, #15
 80057b2:	dde3      	ble.n	800577c <_malloc_trim_r+0x38>
 80057b4:	490c      	ldr	r1, [pc, #48]	@ (80057e8 <_malloc_trim_r+0xa4>)
 80057b6:	f043 0301 	orr.w	r3, r3, #1
 80057ba:	6809      	ldr	r1, [r1, #0]
 80057bc:	6053      	str	r3, [r2, #4]
 80057be:	1a40      	subs	r0, r0, r1
 80057c0:	490a      	ldr	r1, [pc, #40]	@ (80057ec <_malloc_trim_r+0xa8>)
 80057c2:	6008      	str	r0, [r1, #0]
 80057c4:	e7da      	b.n	800577c <_malloc_trim_r+0x38>
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	4a08      	ldr	r2, [pc, #32]	@ (80057ec <_malloc_trim_r+0xa8>)
 80057ca:	1b2d      	subs	r5, r5, r4
 80057cc:	f045 0501 	orr.w	r5, r5, #1
 80057d0:	605d      	str	r5, [r3, #4]
 80057d2:	6813      	ldr	r3, [r2, #0]
 80057d4:	4630      	mov	r0, r6
 80057d6:	1b1b      	subs	r3, r3, r4
 80057d8:	6013      	str	r3, [r2, #0]
 80057da:	f7ff fcbb 	bl	8005154 <__malloc_unlock>
 80057de:	2001      	movs	r0, #1
 80057e0:	e7d0      	b.n	8005784 <_malloc_trim_r+0x40>
 80057e2:	bf00      	nop
 80057e4:	20000024 	.word	0x20000024
 80057e8:	2000001c 	.word	0x2000001c
 80057ec:	20000b68 	.word	0x20000b68

080057f0 <_free_r>:
 80057f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f2:	4604      	mov	r4, r0
 80057f4:	460f      	mov	r7, r1
 80057f6:	2900      	cmp	r1, #0
 80057f8:	f000 80b1 	beq.w	800595e <_free_r+0x16e>
 80057fc:	f7ff fca4 	bl	8005148 <__malloc_lock>
 8005800:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8005804:	4d56      	ldr	r5, [pc, #344]	@ (8005960 <_free_r+0x170>)
 8005806:	f022 0001 	bic.w	r0, r2, #1
 800580a:	f1a7 0308 	sub.w	r3, r7, #8
 800580e:	eb03 0c00 	add.w	ip, r3, r0
 8005812:	68a9      	ldr	r1, [r5, #8]
 8005814:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8005818:	4561      	cmp	r1, ip
 800581a:	f026 0603 	bic.w	r6, r6, #3
 800581e:	f002 0201 	and.w	r2, r2, #1
 8005822:	d11b      	bne.n	800585c <_free_r+0x6c>
 8005824:	4406      	add	r6, r0
 8005826:	b93a      	cbnz	r2, 8005838 <_free_r+0x48>
 8005828:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800582c:	1a9b      	subs	r3, r3, r2
 800582e:	4416      	add	r6, r2
 8005830:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8005834:	60ca      	str	r2, [r1, #12]
 8005836:	6091      	str	r1, [r2, #8]
 8005838:	f046 0201 	orr.w	r2, r6, #1
 800583c:	605a      	str	r2, [r3, #4]
 800583e:	60ab      	str	r3, [r5, #8]
 8005840:	4b48      	ldr	r3, [pc, #288]	@ (8005964 <_free_r+0x174>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	42b3      	cmp	r3, r6
 8005846:	d804      	bhi.n	8005852 <_free_r+0x62>
 8005848:	4b47      	ldr	r3, [pc, #284]	@ (8005968 <_free_r+0x178>)
 800584a:	4620      	mov	r0, r4
 800584c:	6819      	ldr	r1, [r3, #0]
 800584e:	f7ff ff79 	bl	8005744 <_malloc_trim_r>
 8005852:	4620      	mov	r0, r4
 8005854:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005858:	f7ff bc7c 	b.w	8005154 <__malloc_unlock>
 800585c:	f8cc 6004 	str.w	r6, [ip, #4]
 8005860:	2a00      	cmp	r2, #0
 8005862:	d138      	bne.n	80058d6 <_free_r+0xe6>
 8005864:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8005868:	f105 0708 	add.w	r7, r5, #8
 800586c:	1a5b      	subs	r3, r3, r1
 800586e:	4408      	add	r0, r1
 8005870:	6899      	ldr	r1, [r3, #8]
 8005872:	42b9      	cmp	r1, r7
 8005874:	d031      	beq.n	80058da <_free_r+0xea>
 8005876:	68df      	ldr	r7, [r3, #12]
 8005878:	60cf      	str	r7, [r1, #12]
 800587a:	60b9      	str	r1, [r7, #8]
 800587c:	eb0c 0106 	add.w	r1, ip, r6
 8005880:	6849      	ldr	r1, [r1, #4]
 8005882:	07c9      	lsls	r1, r1, #31
 8005884:	d40b      	bmi.n	800589e <_free_r+0xae>
 8005886:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800588a:	4430      	add	r0, r6
 800588c:	bb3a      	cbnz	r2, 80058de <_free_r+0xee>
 800588e:	4e37      	ldr	r6, [pc, #220]	@ (800596c <_free_r+0x17c>)
 8005890:	42b1      	cmp	r1, r6
 8005892:	d124      	bne.n	80058de <_free_r+0xee>
 8005894:	2201      	movs	r2, #1
 8005896:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800589a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800589e:	f040 0101 	orr.w	r1, r0, #1
 80058a2:	6059      	str	r1, [r3, #4]
 80058a4:	5018      	str	r0, [r3, r0]
 80058a6:	2a00      	cmp	r2, #0
 80058a8:	d1d3      	bne.n	8005852 <_free_r+0x62>
 80058aa:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80058ae:	d21b      	bcs.n	80058e8 <_free_r+0xf8>
 80058b0:	2101      	movs	r1, #1
 80058b2:	08c2      	lsrs	r2, r0, #3
 80058b4:	0940      	lsrs	r0, r0, #5
 80058b6:	4081      	lsls	r1, r0
 80058b8:	6868      	ldr	r0, [r5, #4]
 80058ba:	3201      	adds	r2, #1
 80058bc:	4301      	orrs	r1, r0
 80058be:	6069      	str	r1, [r5, #4]
 80058c0:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 80058c4:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 80058c8:	3908      	subs	r1, #8
 80058ca:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80058ce:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 80058d2:	60c3      	str	r3, [r0, #12]
 80058d4:	e7bd      	b.n	8005852 <_free_r+0x62>
 80058d6:	2200      	movs	r2, #0
 80058d8:	e7d0      	b.n	800587c <_free_r+0x8c>
 80058da:	2201      	movs	r2, #1
 80058dc:	e7ce      	b.n	800587c <_free_r+0x8c>
 80058de:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80058e2:	60ce      	str	r6, [r1, #12]
 80058e4:	60b1      	str	r1, [r6, #8]
 80058e6:	e7da      	b.n	800589e <_free_r+0xae>
 80058e8:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 80058ec:	ea4f 2250 	mov.w	r2, r0, lsr #9
 80058f0:	d214      	bcs.n	800591c <_free_r+0x12c>
 80058f2:	0982      	lsrs	r2, r0, #6
 80058f4:	3238      	adds	r2, #56	@ 0x38
 80058f6:	1c51      	adds	r1, r2, #1
 80058f8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80058fc:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005900:	428e      	cmp	r6, r1
 8005902:	d125      	bne.n	8005950 <_free_r+0x160>
 8005904:	2001      	movs	r0, #1
 8005906:	1092      	asrs	r2, r2, #2
 8005908:	fa00 f202 	lsl.w	r2, r0, r2
 800590c:	6868      	ldr	r0, [r5, #4]
 800590e:	4302      	orrs	r2, r0
 8005910:	606a      	str	r2, [r5, #4]
 8005912:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8005916:	60b3      	str	r3, [r6, #8]
 8005918:	60cb      	str	r3, [r1, #12]
 800591a:	e79a      	b.n	8005852 <_free_r+0x62>
 800591c:	2a14      	cmp	r2, #20
 800591e:	d801      	bhi.n	8005924 <_free_r+0x134>
 8005920:	325b      	adds	r2, #91	@ 0x5b
 8005922:	e7e8      	b.n	80058f6 <_free_r+0x106>
 8005924:	2a54      	cmp	r2, #84	@ 0x54
 8005926:	d802      	bhi.n	800592e <_free_r+0x13e>
 8005928:	0b02      	lsrs	r2, r0, #12
 800592a:	326e      	adds	r2, #110	@ 0x6e
 800592c:	e7e3      	b.n	80058f6 <_free_r+0x106>
 800592e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8005932:	d802      	bhi.n	800593a <_free_r+0x14a>
 8005934:	0bc2      	lsrs	r2, r0, #15
 8005936:	3277      	adds	r2, #119	@ 0x77
 8005938:	e7dd      	b.n	80058f6 <_free_r+0x106>
 800593a:	f240 5154 	movw	r1, #1364	@ 0x554
 800593e:	428a      	cmp	r2, r1
 8005940:	bf96      	itet	ls
 8005942:	0c82      	lsrls	r2, r0, #18
 8005944:	227e      	movhi	r2, #126	@ 0x7e
 8005946:	327c      	addls	r2, #124	@ 0x7c
 8005948:	e7d5      	b.n	80058f6 <_free_r+0x106>
 800594a:	6889      	ldr	r1, [r1, #8]
 800594c:	428e      	cmp	r6, r1
 800594e:	d004      	beq.n	800595a <_free_r+0x16a>
 8005950:	684a      	ldr	r2, [r1, #4]
 8005952:	f022 0203 	bic.w	r2, r2, #3
 8005956:	4282      	cmp	r2, r0
 8005958:	d8f7      	bhi.n	800594a <_free_r+0x15a>
 800595a:	68ce      	ldr	r6, [r1, #12]
 800595c:	e7d9      	b.n	8005912 <_free_r+0x122>
 800595e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005960:	20000024 	.word	0x20000024
 8005964:	20000020 	.word	0x20000020
 8005968:	20000b98 	.word	0x20000b98
 800596c:	2000002c 	.word	0x2000002c

08005970 <_svfprintf_r>:
 8005970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005974:	b0d7      	sub	sp, #348	@ 0x15c
 8005976:	4688      	mov	r8, r1
 8005978:	4691      	mov	r9, r2
 800597a:	461e      	mov	r6, r3
 800597c:	9007      	str	r0, [sp, #28]
 800597e:	f003 fce9 	bl	8009354 <_localeconv_r>
 8005982:	6803      	ldr	r3, [r0, #0]
 8005984:	4618      	mov	r0, r3
 8005986:	931a      	str	r3, [sp, #104]	@ 0x68
 8005988:	f7fa fbe2 	bl	8000150 <strlen>
 800598c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005990:	9011      	str	r0, [sp, #68]	@ 0x44
 8005992:	0619      	lsls	r1, r3, #24
 8005994:	d515      	bpl.n	80059c2 <_svfprintf_r+0x52>
 8005996:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800599a:	b993      	cbnz	r3, 80059c2 <_svfprintf_r+0x52>
 800599c:	2140      	movs	r1, #64	@ 0x40
 800599e:	9807      	ldr	r0, [sp, #28]
 80059a0:	f7ff f998 	bl	8004cd4 <_malloc_r>
 80059a4:	f8c8 0000 	str.w	r0, [r8]
 80059a8:	f8c8 0010 	str.w	r0, [r8, #16]
 80059ac:	b930      	cbnz	r0, 80059bc <_svfprintf_r+0x4c>
 80059ae:	230c      	movs	r3, #12
 80059b0:	9a07      	ldr	r2, [sp, #28]
 80059b2:	6013      	str	r3, [r2, #0]
 80059b4:	f04f 33ff 	mov.w	r3, #4294967295
 80059b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80059ba:	e1ef      	b.n	8005d9c <_svfprintf_r+0x42c>
 80059bc:	2340      	movs	r3, #64	@ 0x40
 80059be:	f8c8 3014 	str.w	r3, [r8, #20]
 80059c2:	2300      	movs	r3, #0
 80059c4:	2200      	movs	r2, #0
 80059c6:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 80059ca:	9308      	str	r3, [sp, #32]
 80059cc:	2300      	movs	r3, #0
 80059ce:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 80059d2:	2300      	movs	r3, #0
 80059d4:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 80059d8:	ac2d      	add	r4, sp, #180	@ 0xb4
 80059da:	942a      	str	r4, [sp, #168]	@ 0xa8
 80059dc:	930d      	str	r3, [sp, #52]	@ 0x34
 80059de:	9316      	str	r3, [sp, #88]	@ 0x58
 80059e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80059e2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80059e4:	464b      	mov	r3, r9
 80059e6:	461d      	mov	r5, r3
 80059e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059ec:	b10a      	cbz	r2, 80059f2 <_svfprintf_r+0x82>
 80059ee:	2a25      	cmp	r2, #37	@ 0x25
 80059f0:	d1f9      	bne.n	80059e6 <_svfprintf_r+0x76>
 80059f2:	ebb5 0709 	subs.w	r7, r5, r9
 80059f6:	d00d      	beq.n	8005a14 <_svfprintf_r+0xa4>
 80059f8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80059fa:	e9c4 9700 	strd	r9, r7, [r4]
 80059fe:	443b      	add	r3, r7
 8005a00:	932c      	str	r3, [sp, #176]	@ 0xb0
 8005a02:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8005a04:	3301      	adds	r3, #1
 8005a06:	2b07      	cmp	r3, #7
 8005a08:	932b      	str	r3, [sp, #172]	@ 0xac
 8005a0a:	dc75      	bgt.n	8005af8 <_svfprintf_r+0x188>
 8005a0c:	3408      	adds	r4, #8
 8005a0e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005a10:	443b      	add	r3, r7
 8005a12:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005a14:	782b      	ldrb	r3, [r5, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f001 8124 	beq.w	8006c64 <_svfprintf_r+0x12f4>
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	1c6b      	adds	r3, r5, #1
 8005a20:	4693      	mov	fp, r2
 8005a22:	f04f 35ff 	mov.w	r5, #4294967295
 8005a26:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8005a2a:	9212      	str	r2, [sp, #72]	@ 0x48
 8005a2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a30:	920a      	str	r2, [sp, #40]	@ 0x28
 8005a32:	9310      	str	r3, [sp, #64]	@ 0x40
 8005a34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a36:	3b20      	subs	r3, #32
 8005a38:	2b5a      	cmp	r3, #90	@ 0x5a
 8005a3a:	f200 8596 	bhi.w	800656a <_svfprintf_r+0xbfa>
 8005a3e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005a42:	009e      	.short	0x009e
 8005a44:	05940594 	.word	0x05940594
 8005a48:	059400a6 	.word	0x059400a6
 8005a4c:	05940594 	.word	0x05940594
 8005a50:	05940086 	.word	0x05940086
 8005a54:	00a90594 	.word	0x00a90594
 8005a58:	059400b3 	.word	0x059400b3
 8005a5c:	00b500b0 	.word	0x00b500b0
 8005a60:	00ce0594 	.word	0x00ce0594
 8005a64:	00d100d1 	.word	0x00d100d1
 8005a68:	00d100d1 	.word	0x00d100d1
 8005a6c:	00d100d1 	.word	0x00d100d1
 8005a70:	00d100d1 	.word	0x00d100d1
 8005a74:	059400d1 	.word	0x059400d1
 8005a78:	05940594 	.word	0x05940594
 8005a7c:	05940594 	.word	0x05940594
 8005a80:	05940594 	.word	0x05940594
 8005a84:	05940140 	.word	0x05940140
 8005a88:	011100ff 	.word	0x011100ff
 8005a8c:	01400140 	.word	0x01400140
 8005a90:	05940140 	.word	0x05940140
 8005a94:	05940594 	.word	0x05940594
 8005a98:	00e20594 	.word	0x00e20594
 8005a9c:	05940594 	.word	0x05940594
 8005aa0:	0594048f 	.word	0x0594048f
 8005aa4:	05940594 	.word	0x05940594
 8005aa8:	059404d7 	.word	0x059404d7
 8005aac:	059404f6 	.word	0x059404f6
 8005ab0:	05180594 	.word	0x05180594
 8005ab4:	05940594 	.word	0x05940594
 8005ab8:	05940594 	.word	0x05940594
 8005abc:	05940594 	.word	0x05940594
 8005ac0:	05940594 	.word	0x05940594
 8005ac4:	05940140 	.word	0x05940140
 8005ac8:	011300ff 	.word	0x011300ff
 8005acc:	01400140 	.word	0x01400140
 8005ad0:	00e50140 	.word	0x00e50140
 8005ad4:	00f90113 	.word	0x00f90113
 8005ad8:	00f20594 	.word	0x00f20594
 8005adc:	046c0594 	.word	0x046c0594
 8005ae0:	04c60491 	.word	0x04c60491
 8005ae4:	059400f9 	.word	0x059400f9
 8005ae8:	009c04d7 	.word	0x009c04d7
 8005aec:	059404f8 	.word	0x059404f8
 8005af0:	00650594 	.word	0x00650594
 8005af4:	009c0594 	.word	0x009c0594
 8005af8:	4641      	mov	r1, r8
 8005afa:	9807      	ldr	r0, [sp, #28]
 8005afc:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005afe:	f005 f83b 	bl	800ab78 <__ssprint_r>
 8005b02:	2800      	cmp	r0, #0
 8005b04:	f040 8145 	bne.w	8005d92 <_svfprintf_r+0x422>
 8005b08:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005b0a:	e780      	b.n	8005a0e <_svfprintf_r+0x9e>
 8005b0c:	4ba6      	ldr	r3, [pc, #664]	@ (8005da8 <_svfprintf_r+0x438>)
 8005b0e:	931d      	str	r3, [sp, #116]	@ 0x74
 8005b10:	f01b 0320 	ands.w	r3, fp, #32
 8005b14:	f000 84b0 	beq.w	8006478 <_svfprintf_r+0xb08>
 8005b18:	3607      	adds	r6, #7
 8005b1a:	f026 0307 	bic.w	r3, r6, #7
 8005b1e:	461a      	mov	r2, r3
 8005b20:	f852 6b08 	ldr.w	r6, [r2], #8
 8005b24:	685f      	ldr	r7, [r3, #4]
 8005b26:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005b28:	f01b 0f01 	tst.w	fp, #1
 8005b2c:	d00a      	beq.n	8005b44 <_svfprintf_r+0x1d4>
 8005b2e:	ea56 0307 	orrs.w	r3, r6, r7
 8005b32:	d007      	beq.n	8005b44 <_svfprintf_r+0x1d4>
 8005b34:	2330      	movs	r3, #48	@ 0x30
 8005b36:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8005b3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b3c:	f04b 0b02 	orr.w	fp, fp, #2
 8005b40:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8005b44:	2302      	movs	r3, #2
 8005b46:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8005b4a:	f000 bc19 	b.w	8006380 <_svfprintf_r+0xa10>
 8005b4e:	9807      	ldr	r0, [sp, #28]
 8005b50:	f003 fc00 	bl	8009354 <_localeconv_r>
 8005b54:	6843      	ldr	r3, [r0, #4]
 8005b56:	4618      	mov	r0, r3
 8005b58:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005b5a:	f7fa faf9 	bl	8000150 <strlen>
 8005b5e:	9016      	str	r0, [sp, #88]	@ 0x58
 8005b60:	9807      	ldr	r0, [sp, #28]
 8005b62:	f003 fbf7 	bl	8009354 <_localeconv_r>
 8005b66:	6883      	ldr	r3, [r0, #8]
 8005b68:	930d      	str	r3, [sp, #52]	@ 0x34
 8005b6a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005b6c:	b12b      	cbz	r3, 8005b7a <_svfprintf_r+0x20a>
 8005b6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b70:	b11b      	cbz	r3, 8005b7a <_svfprintf_r+0x20a>
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	b10b      	cbz	r3, 8005b7a <_svfprintf_r+0x20a>
 8005b76:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 8005b7a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b7c:	e756      	b.n	8005a2c <_svfprintf_r+0xbc>
 8005b7e:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1f9      	bne.n	8005b7a <_svfprintf_r+0x20a>
 8005b86:	2320      	movs	r3, #32
 8005b88:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005b8c:	e7f5      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005b8e:	f04b 0b01 	orr.w	fp, fp, #1
 8005b92:	e7f2      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005b94:	f856 3b04 	ldr.w	r3, [r6], #4
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	9312      	str	r3, [sp, #72]	@ 0x48
 8005b9c:	daed      	bge.n	8005b7a <_svfprintf_r+0x20a>
 8005b9e:	425b      	negs	r3, r3
 8005ba0:	9312      	str	r3, [sp, #72]	@ 0x48
 8005ba2:	f04b 0b04 	orr.w	fp, fp, #4
 8005ba6:	e7e8      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005ba8:	232b      	movs	r3, #43	@ 0x2b
 8005baa:	e7ed      	b.n	8005b88 <_svfprintf_r+0x218>
 8005bac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005bae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bb2:	2a2a      	cmp	r2, #42	@ 0x2a
 8005bb4:	920a      	str	r2, [sp, #40]	@ 0x28
 8005bb6:	d10f      	bne.n	8005bd8 <_svfprintf_r+0x268>
 8005bb8:	f856 5b04 	ldr.w	r5, [r6], #4
 8005bbc:	9310      	str	r3, [sp, #64]	@ 0x40
 8005bbe:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8005bc2:	e7da      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005bc4:	fb01 2505 	mla	r5, r1, r5, r2
 8005bc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bcc:	920a      	str	r2, [sp, #40]	@ 0x28
 8005bce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bd0:	3a30      	subs	r2, #48	@ 0x30
 8005bd2:	2a09      	cmp	r2, #9
 8005bd4:	d9f6      	bls.n	8005bc4 <_svfprintf_r+0x254>
 8005bd6:	e72c      	b.n	8005a32 <_svfprintf_r+0xc2>
 8005bd8:	2500      	movs	r5, #0
 8005bda:	210a      	movs	r1, #10
 8005bdc:	e7f7      	b.n	8005bce <_svfprintf_r+0x25e>
 8005bde:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8005be2:	e7ca      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005be4:	2200      	movs	r2, #0
 8005be6:	210a      	movs	r1, #10
 8005be8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005bea:	9212      	str	r2, [sp, #72]	@ 0x48
 8005bec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bee:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8005bf0:	3a30      	subs	r2, #48	@ 0x30
 8005bf2:	fb01 2200 	mla	r2, r1, r0, r2
 8005bf6:	9212      	str	r2, [sp, #72]	@ 0x48
 8005bf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bfc:	920a      	str	r2, [sp, #40]	@ 0x28
 8005bfe:	3a30      	subs	r2, #48	@ 0x30
 8005c00:	2a09      	cmp	r2, #9
 8005c02:	d9f3      	bls.n	8005bec <_svfprintf_r+0x27c>
 8005c04:	e715      	b.n	8005a32 <_svfprintf_r+0xc2>
 8005c06:	f04b 0b08 	orr.w	fp, fp, #8
 8005c0a:	e7b6      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005c0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	2b68      	cmp	r3, #104	@ 0x68
 8005c12:	bf01      	itttt	eq
 8005c14:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8005c16:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8005c1a:	3301      	addeq	r3, #1
 8005c1c:	9310      	streq	r3, [sp, #64]	@ 0x40
 8005c1e:	bf18      	it	ne
 8005c20:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8005c24:	e7a9      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005c26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	2b6c      	cmp	r3, #108	@ 0x6c
 8005c2c:	d105      	bne.n	8005c3a <_svfprintf_r+0x2ca>
 8005c2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c30:	3301      	adds	r3, #1
 8005c32:	9310      	str	r3, [sp, #64]	@ 0x40
 8005c34:	f04b 0b20 	orr.w	fp, fp, #32
 8005c38:	e79f      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005c3a:	f04b 0b10 	orr.w	fp, fp, #16
 8005c3e:	e79c      	b.n	8005b7a <_svfprintf_r+0x20a>
 8005c40:	4632      	mov	r2, r6
 8005c42:	f852 3b04 	ldr.w	r3, [r2], #4
 8005c46:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005c4e:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005c52:	469a      	mov	sl, r3
 8005c54:	2501      	movs	r5, #1
 8005c56:	461f      	mov	r7, r3
 8005c58:	461e      	mov	r6, r3
 8005c5a:	9314      	str	r3, [sp, #80]	@ 0x50
 8005c5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8005c5e:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 8005c62:	e1cd      	b.n	8006000 <_svfprintf_r+0x690>
 8005c64:	f04b 0b10 	orr.w	fp, fp, #16
 8005c68:	f01b 0f20 	tst.w	fp, #32
 8005c6c:	d011      	beq.n	8005c92 <_svfprintf_r+0x322>
 8005c6e:	3607      	adds	r6, #7
 8005c70:	f026 0307 	bic.w	r3, r6, #7
 8005c74:	461a      	mov	r2, r3
 8005c76:	f852 6b08 	ldr.w	r6, [r2], #8
 8005c7a:	685f      	ldr	r7, [r3, #4]
 8005c7c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005c7e:	2f00      	cmp	r7, #0
 8005c80:	da05      	bge.n	8005c8e <_svfprintf_r+0x31e>
 8005c82:	232d      	movs	r3, #45	@ 0x2d
 8005c84:	4276      	negs	r6, r6
 8005c86:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005c8a:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e379      	b.n	8006386 <_svfprintf_r+0xa16>
 8005c92:	4633      	mov	r3, r6
 8005c94:	f853 7b04 	ldr.w	r7, [r3], #4
 8005c98:	f01b 0f10 	tst.w	fp, #16
 8005c9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c9e:	d002      	beq.n	8005ca6 <_svfprintf_r+0x336>
 8005ca0:	463e      	mov	r6, r7
 8005ca2:	17ff      	asrs	r7, r7, #31
 8005ca4:	e7eb      	b.n	8005c7e <_svfprintf_r+0x30e>
 8005ca6:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8005caa:	d003      	beq.n	8005cb4 <_svfprintf_r+0x344>
 8005cac:	b23e      	sxth	r6, r7
 8005cae:	f347 37c0 	sbfx	r7, r7, #15, #1
 8005cb2:	e7e4      	b.n	8005c7e <_svfprintf_r+0x30e>
 8005cb4:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8005cb8:	d0f2      	beq.n	8005ca0 <_svfprintf_r+0x330>
 8005cba:	b27e      	sxtb	r6, r7
 8005cbc:	f347 17c0 	sbfx	r7, r7, #7, #1
 8005cc0:	e7dd      	b.n	8005c7e <_svfprintf_r+0x30e>
 8005cc2:	3607      	adds	r6, #7
 8005cc4:	f026 0307 	bic.w	r3, r6, #7
 8005cc8:	4619      	mov	r1, r3
 8005cca:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005cce:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8005cd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cd4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005cd6:	931e      	str	r3, [sp, #120]	@ 0x78
 8005cd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005cda:	f04f 32ff 	mov.w	r2, #4294967295
 8005cde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ce2:	931f      	str	r3, [sp, #124]	@ 0x7c
 8005ce4:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8005ce8:	4b30      	ldr	r3, [pc, #192]	@ (8005dac <_svfprintf_r+0x43c>)
 8005cea:	f7fa fe8f 	bl	8000a0c <__aeabi_dcmpun>
 8005cee:	bb08      	cbnz	r0, 8005d34 <_svfprintf_r+0x3c4>
 8005cf0:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8005cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8005cf8:	4b2c      	ldr	r3, [pc, #176]	@ (8005dac <_svfprintf_r+0x43c>)
 8005cfa:	f7fa fe69 	bl	80009d0 <__aeabi_dcmple>
 8005cfe:	b9c8      	cbnz	r0, 8005d34 <_svfprintf_r+0x3c4>
 8005d00:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005d04:	2200      	movs	r2, #0
 8005d06:	2300      	movs	r3, #0
 8005d08:	f7fa fe58 	bl	80009bc <__aeabi_dcmplt>
 8005d0c:	b110      	cbz	r0, 8005d14 <_svfprintf_r+0x3a4>
 8005d0e:	232d      	movs	r3, #45	@ 0x2d
 8005d10:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005d14:	4a26      	ldr	r2, [pc, #152]	@ (8005db0 <_svfprintf_r+0x440>)
 8005d16:	4b27      	ldr	r3, [pc, #156]	@ (8005db4 <_svfprintf_r+0x444>)
 8005d18:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d1a:	f04f 0a00 	mov.w	sl, #0
 8005d1e:	2947      	cmp	r1, #71	@ 0x47
 8005d20:	bfd4      	ite	le
 8005d22:	4691      	movle	r9, r2
 8005d24:	4699      	movgt	r9, r3
 8005d26:	2503      	movs	r5, #3
 8005d28:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 8005d2c:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 8005d30:	f000 bfd0 	b.w	8006cd4 <_svfprintf_r+0x1364>
 8005d34:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005d38:	4610      	mov	r0, r2
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	f7fa fe66 	bl	8000a0c <__aeabi_dcmpun>
 8005d40:	4682      	mov	sl, r0
 8005d42:	b140      	cbz	r0, 8005d56 <_svfprintf_r+0x3e6>
 8005d44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d46:	4a1c      	ldr	r2, [pc, #112]	@ (8005db8 <_svfprintf_r+0x448>)
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	bfbc      	itt	lt
 8005d4c:	232d      	movlt	r3, #45	@ 0x2d
 8005d4e:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 8005d52:	4b1a      	ldr	r3, [pc, #104]	@ (8005dbc <_svfprintf_r+0x44c>)
 8005d54:	e7e0      	b.n	8005d18 <_svfprintf_r+0x3a8>
 8005d56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d58:	2b61      	cmp	r3, #97	@ 0x61
 8005d5a:	d023      	beq.n	8005da4 <_svfprintf_r+0x434>
 8005d5c:	2b41      	cmp	r3, #65	@ 0x41
 8005d5e:	d12f      	bne.n	8005dc0 <_svfprintf_r+0x450>
 8005d60:	2358      	movs	r3, #88	@ 0x58
 8005d62:	2230      	movs	r2, #48	@ 0x30
 8005d64:	2d63      	cmp	r5, #99	@ 0x63
 8005d66:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 8005d6a:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8005d6e:	f04b 0b02 	orr.w	fp, fp, #2
 8005d72:	f340 80a8 	ble.w	8005ec6 <_svfprintf_r+0x556>
 8005d76:	9807      	ldr	r0, [sp, #28]
 8005d78:	1c69      	adds	r1, r5, #1
 8005d7a:	f7fe ffab 	bl	8004cd4 <_malloc_r>
 8005d7e:	4681      	mov	r9, r0
 8005d80:	2800      	cmp	r0, #0
 8005d82:	f040 80a5 	bne.w	8005ed0 <_svfprintf_r+0x560>
 8005d86:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d8e:	f8a8 300c 	strh.w	r3, [r8, #12]
 8005d92:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d96:	065b      	lsls	r3, r3, #25
 8005d98:	f53f ae0c 	bmi.w	80059b4 <_svfprintf_r+0x44>
 8005d9c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8005d9e:	b057      	add	sp, #348	@ 0x15c
 8005da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005da4:	2378      	movs	r3, #120	@ 0x78
 8005da6:	e7dc      	b.n	8005d62 <_svfprintf_r+0x3f2>
 8005da8:	0800b58c 	.word	0x0800b58c
 8005dac:	7fefffff 	.word	0x7fefffff
 8005db0:	0800b57c 	.word	0x0800b57c
 8005db4:	0800b580 	.word	0x0800b580
 8005db8:	0800b584 	.word	0x0800b584
 8005dbc:	0800b588 	.word	0x0800b588
 8005dc0:	1c6a      	adds	r2, r5, #1
 8005dc2:	f000 8087 	beq.w	8005ed4 <_svfprintf_r+0x564>
 8005dc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dc8:	f023 0320 	bic.w	r3, r3, #32
 8005dcc:	2b47      	cmp	r3, #71	@ 0x47
 8005dce:	d102      	bne.n	8005dd6 <_svfprintf_r+0x466>
 8005dd0:	b90d      	cbnz	r5, 8005dd6 <_svfprintf_r+0x466>
 8005dd2:	46aa      	mov	sl, r5
 8005dd4:	2501      	movs	r5, #1
 8005dd6:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 8005dda:	9315      	str	r3, [sp, #84]	@ 0x54
 8005ddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	da7a      	bge.n	8005ed8 <_svfprintf_r+0x568>
 8005de2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005de4:	9318      	str	r3, [sp, #96]	@ 0x60
 8005de6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005de8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005dec:	9319      	str	r3, [sp, #100]	@ 0x64
 8005dee:	232d      	movs	r3, #45	@ 0x2d
 8005df0:	9320      	str	r3, [sp, #128]	@ 0x80
 8005df2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005df4:	f023 0320 	bic.w	r3, r3, #32
 8005df8:	2b41      	cmp	r3, #65	@ 0x41
 8005dfa:	930c      	str	r3, [sp, #48]	@ 0x30
 8005dfc:	f040 81d6 	bne.w	80061ac <_svfprintf_r+0x83c>
 8005e00:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8005e04:	aa24      	add	r2, sp, #144	@ 0x90
 8005e06:	f003 fafb 	bl	8009400 <frexp>
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8005e10:	f7fa fb62 	bl	80004d8 <__aeabi_dmul>
 8005e14:	4602      	mov	r2, r0
 8005e16:	460b      	mov	r3, r1
 8005e18:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	2300      	movs	r3, #0
 8005e20:	f7fa fdc2 	bl	80009a8 <__aeabi_dcmpeq>
 8005e24:	b108      	cbz	r0, 8005e2a <_svfprintf_r+0x4ba>
 8005e26:	2301      	movs	r3, #1
 8005e28:	9324      	str	r3, [sp, #144]	@ 0x90
 8005e2a:	4a2f      	ldr	r2, [pc, #188]	@ (8005ee8 <_svfprintf_r+0x578>)
 8005e2c:	4b2f      	ldr	r3, [pc, #188]	@ (8005eec <_svfprintf_r+0x57c>)
 8005e2e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e30:	464e      	mov	r6, r9
 8005e32:	2961      	cmp	r1, #97	@ 0x61
 8005e34:	bf18      	it	ne
 8005e36:	461a      	movne	r2, r3
 8005e38:	1e6f      	subs	r7, r5, #1
 8005e3a:	9214      	str	r2, [sp, #80]	@ 0x50
 8005e3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e40:	2200      	movs	r2, #0
 8005e42:	4b2b      	ldr	r3, [pc, #172]	@ (8005ef0 <_svfprintf_r+0x580>)
 8005e44:	f7fa fb48 	bl	80004d8 <__aeabi_dmul>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005e50:	f7fa fdf2 	bl	8000a38 <__aeabi_d2iz>
 8005e54:	9017      	str	r0, [sp, #92]	@ 0x5c
 8005e56:	f7fa fad5 	bl	8000404 <__aeabi_i2d>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e62:	f7fa f981 	bl	8000168 <__aeabi_dsub>
 8005e66:	4602      	mov	r2, r0
 8005e68:	460b      	mov	r3, r1
 8005e6a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005e6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e70:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005e72:	5c9b      	ldrb	r3, [r3, r2]
 8005e74:	f806 3b01 	strb.w	r3, [r6], #1
 8005e78:	1c7b      	adds	r3, r7, #1
 8005e7a:	d006      	beq.n	8005e8a <_svfprintf_r+0x51a>
 8005e7c:	1e7b      	subs	r3, r7, #1
 8005e7e:	9321      	str	r3, [sp, #132]	@ 0x84
 8005e80:	2200      	movs	r2, #0
 8005e82:	2300      	movs	r3, #0
 8005e84:	f7fa fd90 	bl	80009a8 <__aeabi_dcmpeq>
 8005e88:	b360      	cbz	r0, 8005ee4 <_svfprintf_r+0x574>
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e90:	4b18      	ldr	r3, [pc, #96]	@ (8005ef4 <_svfprintf_r+0x584>)
 8005e92:	f7fa fdb1 	bl	80009f8 <__aeabi_dcmpgt>
 8005e96:	bb78      	cbnz	r0, 8005ef8 <_svfprintf_r+0x588>
 8005e98:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	4b15      	ldr	r3, [pc, #84]	@ (8005ef4 <_svfprintf_r+0x584>)
 8005ea0:	f7fa fd82 	bl	80009a8 <__aeabi_dcmpeq>
 8005ea4:	b110      	cbz	r0, 8005eac <_svfprintf_r+0x53c>
 8005ea6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005ea8:	07da      	lsls	r2, r3, #31
 8005eaa:	d425      	bmi.n	8005ef8 <_svfprintf_r+0x588>
 8005eac:	4633      	mov	r3, r6
 8005eae:	2030      	movs	r0, #48	@ 0x30
 8005eb0:	19f1      	adds	r1, r6, r7
 8005eb2:	1aca      	subs	r2, r1, r3
 8005eb4:	2a00      	cmp	r2, #0
 8005eb6:	f280 8176 	bge.w	80061a6 <_svfprintf_r+0x836>
 8005eba:	1c7b      	adds	r3, r7, #1
 8005ebc:	3701      	adds	r7, #1
 8005ebe:	bfb8      	it	lt
 8005ec0:	2300      	movlt	r3, #0
 8005ec2:	441e      	add	r6, r3
 8005ec4:	e02c      	b.n	8005f20 <_svfprintf_r+0x5b0>
 8005ec6:	f04f 0a00 	mov.w	sl, #0
 8005eca:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 8005ece:	e782      	b.n	8005dd6 <_svfprintf_r+0x466>
 8005ed0:	4682      	mov	sl, r0
 8005ed2:	e780      	b.n	8005dd6 <_svfprintf_r+0x466>
 8005ed4:	2506      	movs	r5, #6
 8005ed6:	e77e      	b.n	8005dd6 <_svfprintf_r+0x466>
 8005ed8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005edc:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	e785      	b.n	8005df0 <_svfprintf_r+0x480>
 8005ee4:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8005ee6:	e7a9      	b.n	8005e3c <_svfprintf_r+0x4cc>
 8005ee8:	0800b58c 	.word	0x0800b58c
 8005eec:	0800b59d 	.word	0x0800b59d
 8005ef0:	40300000 	.word	0x40300000
 8005ef4:	3fe00000 	.word	0x3fe00000
 8005ef8:	2030      	movs	r0, #48	@ 0x30
 8005efa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005efc:	9628      	str	r6, [sp, #160]	@ 0xa0
 8005efe:	7bd9      	ldrb	r1, [r3, #15]
 8005f00:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8005f02:	1e53      	subs	r3, r2, #1
 8005f04:	9328      	str	r3, [sp, #160]	@ 0xa0
 8005f06:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005f0a:	428b      	cmp	r3, r1
 8005f0c:	f000 8148 	beq.w	80061a0 <_svfprintf_r+0x830>
 8005f10:	2b39      	cmp	r3, #57	@ 0x39
 8005f12:	bf0b      	itete	eq
 8005f14:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8005f16:	3301      	addne	r3, #1
 8005f18:	7a9b      	ldrbeq	r3, [r3, #10]
 8005f1a:	b2db      	uxtbne	r3, r3
 8005f1c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005f20:	eba6 0309 	sub.w	r3, r6, r9
 8005f24:	9308      	str	r3, [sp, #32]
 8005f26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f28:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8005f2a:	2b47      	cmp	r3, #71	@ 0x47
 8005f2c:	f040 8187 	bne.w	800623e <_svfprintf_r+0x8ce>
 8005f30:	1cf3      	adds	r3, r6, #3
 8005f32:	db02      	blt.n	8005f3a <_svfprintf_r+0x5ca>
 8005f34:	42ae      	cmp	r6, r5
 8005f36:	f340 81a5 	ble.w	8006284 <_svfprintf_r+0x914>
 8005f3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f3c:	3b02      	subs	r3, #2
 8005f3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f40:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f42:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8005f46:	f021 0120 	bic.w	r1, r1, #32
 8005f4a:	2941      	cmp	r1, #65	@ 0x41
 8005f4c:	bf08      	it	eq
 8005f4e:	320f      	addeq	r2, #15
 8005f50:	f106 33ff 	add.w	r3, r6, #4294967295
 8005f54:	bf06      	itte	eq
 8005f56:	b2d2      	uxtbeq	r2, r2
 8005f58:	2101      	moveq	r1, #1
 8005f5a:	2100      	movne	r1, #0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8005f62:	bfb4      	ite	lt
 8005f64:	222d      	movlt	r2, #45	@ 0x2d
 8005f66:	222b      	movge	r2, #43	@ 0x2b
 8005f68:	9324      	str	r3, [sp, #144]	@ 0x90
 8005f6a:	bfb8      	it	lt
 8005f6c:	f1c6 0301 	rsblt	r3, r6, #1
 8005f70:	2b09      	cmp	r3, #9
 8005f72:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 8005f76:	f340 8178 	ble.w	800626a <_svfprintf_r+0x8fa>
 8005f7a:	260a      	movs	r6, #10
 8005f7c:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8005f80:	fbb3 f5f6 	udiv	r5, r3, r6
 8005f84:	4602      	mov	r2, r0
 8005f86:	fb06 3115 	mls	r1, r6, r5, r3
 8005f8a:	3130      	adds	r1, #48	@ 0x30
 8005f8c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005f90:	4619      	mov	r1, r3
 8005f92:	2963      	cmp	r1, #99	@ 0x63
 8005f94:	462b      	mov	r3, r5
 8005f96:	f100 30ff 	add.w	r0, r0, #4294967295
 8005f9a:	dcf1      	bgt.n	8005f80 <_svfprintf_r+0x610>
 8005f9c:	3330      	adds	r3, #48	@ 0x30
 8005f9e:	1e91      	subs	r1, r2, #2
 8005fa0:	f800 3c01 	strb.w	r3, [r0, #-1]
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 8005faa:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8005fae:	4283      	cmp	r3, r0
 8005fb0:	f0c0 8156 	bcc.w	8006260 <_svfprintf_r+0x8f0>
 8005fb4:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 8005fb8:	1a9b      	subs	r3, r3, r2
 8005fba:	4281      	cmp	r1, r0
 8005fbc:	bf88      	it	hi
 8005fbe:	2300      	movhi	r3, #0
 8005fc0:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8005fc4:	441a      	add	r2, r3
 8005fc6:	ab26      	add	r3, sp, #152	@ 0x98
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	9a08      	ldr	r2, [sp, #32]
 8005fcc:	931c      	str	r3, [sp, #112]	@ 0x70
 8005fce:	2a01      	cmp	r2, #1
 8005fd0:	eb03 0502 	add.w	r5, r3, r2
 8005fd4:	dc02      	bgt.n	8005fdc <_svfprintf_r+0x66c>
 8005fd6:	f01b 0f01 	tst.w	fp, #1
 8005fda:	d001      	beq.n	8005fe0 <_svfprintf_r+0x670>
 8005fdc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005fde:	441d      	add	r5, r3
 8005fe0:	2700      	movs	r7, #0
 8005fe2:	463e      	mov	r6, r7
 8005fe4:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8005fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fec:	9315      	str	r3, [sp, #84]	@ 0x54
 8005fee:	970c      	str	r7, [sp, #48]	@ 0x30
 8005ff0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f040 818d 	bne.w	8006312 <_svfprintf_r+0x9a2>
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8005ffe:	9314      	str	r3, [sp, #80]	@ 0x50
 8006000:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006002:	42ab      	cmp	r3, r5
 8006004:	bfb8      	it	lt
 8006006:	462b      	movlt	r3, r5
 8006008:	9315      	str	r3, [sp, #84]	@ 0x54
 800600a:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 800600e:	b113      	cbz	r3, 8006016 <_svfprintf_r+0x6a6>
 8006010:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006012:	3301      	adds	r3, #1
 8006014:	9315      	str	r3, [sp, #84]	@ 0x54
 8006016:	f01b 0302 	ands.w	r3, fp, #2
 800601a:	9320      	str	r3, [sp, #128]	@ 0x80
 800601c:	bf1e      	ittt	ne
 800601e:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8006020:	3302      	addne	r3, #2
 8006022:	9315      	strne	r3, [sp, #84]	@ 0x54
 8006024:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8006028:	9321      	str	r3, [sp, #132]	@ 0x84
 800602a:	d121      	bne.n	8006070 <_svfprintf_r+0x700>
 800602c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800602e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006030:	1a9b      	subs	r3, r3, r2
 8006032:	2b00      	cmp	r3, #0
 8006034:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006036:	dd1b      	ble.n	8006070 <_svfprintf_r+0x700>
 8006038:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800603c:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800603e:	3201      	adds	r2, #1
 8006040:	2810      	cmp	r0, #16
 8006042:	489d      	ldr	r0, [pc, #628]	@ (80062b8 <_svfprintf_r+0x948>)
 8006044:	f104 0108 	add.w	r1, r4, #8
 8006048:	6020      	str	r0, [r4, #0]
 800604a:	f300 829a 	bgt.w	8006582 <_svfprintf_r+0xc12>
 800604e:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8006050:	2a07      	cmp	r2, #7
 8006052:	4403      	add	r3, r0
 8006054:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006058:	6060      	str	r0, [r4, #4]
 800605a:	f340 82a7 	ble.w	80065ac <_svfprintf_r+0xc3c>
 800605e:	4641      	mov	r1, r8
 8006060:	9807      	ldr	r0, [sp, #28]
 8006062:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006064:	f004 fd88 	bl	800ab78 <__ssprint_r>
 8006068:	2800      	cmp	r0, #0
 800606a:	f040 85d9 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 800606e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006070:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 8006074:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006076:	b16a      	cbz	r2, 8006094 <_svfprintf_r+0x724>
 8006078:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 800607c:	6022      	str	r2, [r4, #0]
 800607e:	2201      	movs	r2, #1
 8006080:	4413      	add	r3, r2
 8006082:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006084:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006086:	6062      	str	r2, [r4, #4]
 8006088:	4413      	add	r3, r2
 800608a:	2b07      	cmp	r3, #7
 800608c:	932b      	str	r3, [sp, #172]	@ 0xac
 800608e:	f300 828f 	bgt.w	80065b0 <_svfprintf_r+0xc40>
 8006092:	3408      	adds	r4, #8
 8006094:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006096:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006098:	b162      	cbz	r2, 80060b4 <_svfprintf_r+0x744>
 800609a:	aa23      	add	r2, sp, #140	@ 0x8c
 800609c:	6022      	str	r2, [r4, #0]
 800609e:	2202      	movs	r2, #2
 80060a0:	4413      	add	r3, r2
 80060a2:	932c      	str	r3, [sp, #176]	@ 0xb0
 80060a4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80060a6:	6062      	str	r2, [r4, #4]
 80060a8:	3301      	adds	r3, #1
 80060aa:	2b07      	cmp	r3, #7
 80060ac:	932b      	str	r3, [sp, #172]	@ 0xac
 80060ae:	f300 8289 	bgt.w	80065c4 <_svfprintf_r+0xc54>
 80060b2:	3408      	adds	r4, #8
 80060b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060b6:	2b80      	cmp	r3, #128	@ 0x80
 80060b8:	d121      	bne.n	80060fe <_svfprintf_r+0x78e>
 80060ba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80060bc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80060be:	1a9b      	subs	r3, r3, r2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	9317      	str	r3, [sp, #92]	@ 0x5c
 80060c4:	dd1b      	ble.n	80060fe <_svfprintf_r+0x78e>
 80060c6:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 80060ca:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80060cc:	3201      	adds	r2, #1
 80060ce:	2810      	cmp	r0, #16
 80060d0:	487a      	ldr	r0, [pc, #488]	@ (80062bc <_svfprintf_r+0x94c>)
 80060d2:	f104 0108 	add.w	r1, r4, #8
 80060d6:	6020      	str	r0, [r4, #0]
 80060d8:	f300 827e 	bgt.w	80065d8 <_svfprintf_r+0xc68>
 80060dc:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80060de:	2a07      	cmp	r2, #7
 80060e0:	4403      	add	r3, r0
 80060e2:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80060e6:	6060      	str	r0, [r4, #4]
 80060e8:	f340 828b 	ble.w	8006602 <_svfprintf_r+0xc92>
 80060ec:	4641      	mov	r1, r8
 80060ee:	9807      	ldr	r0, [sp, #28]
 80060f0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80060f2:	f004 fd41 	bl	800ab78 <__ssprint_r>
 80060f6:	2800      	cmp	r0, #0
 80060f8:	f040 8592 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80060fc:	ac2d      	add	r4, sp, #180	@ 0xb4
 80060fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006100:	1b5b      	subs	r3, r3, r5
 8006102:	2b00      	cmp	r3, #0
 8006104:	9314      	str	r3, [sp, #80]	@ 0x50
 8006106:	dd1b      	ble.n	8006140 <_svfprintf_r+0x7d0>
 8006108:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800610c:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800610e:	3201      	adds	r2, #1
 8006110:	2810      	cmp	r0, #16
 8006112:	486a      	ldr	r0, [pc, #424]	@ (80062bc <_svfprintf_r+0x94c>)
 8006114:	f104 0108 	add.w	r1, r4, #8
 8006118:	6020      	str	r0, [r4, #0]
 800611a:	f300 8274 	bgt.w	8006606 <_svfprintf_r+0xc96>
 800611e:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8006120:	2a07      	cmp	r2, #7
 8006122:	4403      	add	r3, r0
 8006124:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006128:	6060      	str	r0, [r4, #4]
 800612a:	f340 8281 	ble.w	8006630 <_svfprintf_r+0xcc0>
 800612e:	4641      	mov	r1, r8
 8006130:	9807      	ldr	r0, [sp, #28]
 8006132:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006134:	f004 fd20 	bl	800ab78 <__ssprint_r>
 8006138:	2800      	cmp	r0, #0
 800613a:	f040 8571 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 800613e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006140:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006142:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 8006146:	9314      	str	r3, [sp, #80]	@ 0x50
 8006148:	f040 8278 	bne.w	800663c <_svfprintf_r+0xccc>
 800614c:	e9c4 9500 	strd	r9, r5, [r4]
 8006150:	441d      	add	r5, r3
 8006152:	952c      	str	r5, [sp, #176]	@ 0xb0
 8006154:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006156:	3301      	adds	r3, #1
 8006158:	2b07      	cmp	r3, #7
 800615a:	932b      	str	r3, [sp, #172]	@ 0xac
 800615c:	f300 82b4 	bgt.w	80066c8 <_svfprintf_r+0xd58>
 8006160:	3408      	adds	r4, #8
 8006162:	f01b 0f04 	tst.w	fp, #4
 8006166:	f040 853d 	bne.w	8006be4 <_svfprintf_r+0x1274>
 800616a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 800616e:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8006170:	428a      	cmp	r2, r1
 8006172:	bfac      	ite	ge
 8006174:	189b      	addge	r3, r3, r2
 8006176:	185b      	addlt	r3, r3, r1
 8006178:	9313      	str	r3, [sp, #76]	@ 0x4c
 800617a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800617c:	b13b      	cbz	r3, 800618e <_svfprintf_r+0x81e>
 800617e:	4641      	mov	r1, r8
 8006180:	9807      	ldr	r0, [sp, #28]
 8006182:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006184:	f004 fcf8 	bl	800ab78 <__ssprint_r>
 8006188:	2800      	cmp	r0, #0
 800618a:	f040 8549 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 800618e:	2300      	movs	r3, #0
 8006190:	932b      	str	r3, [sp, #172]	@ 0xac
 8006192:	f1ba 0f00 	cmp.w	sl, #0
 8006196:	f040 855f 	bne.w	8006c58 <_svfprintf_r+0x12e8>
 800619a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800619c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800619e:	e0c6      	b.n	800632e <_svfprintf_r+0x9be>
 80061a0:	f802 0c01 	strb.w	r0, [r2, #-1]
 80061a4:	e6ac      	b.n	8005f00 <_svfprintf_r+0x590>
 80061a6:	f803 0b01 	strb.w	r0, [r3], #1
 80061aa:	e682      	b.n	8005eb2 <_svfprintf_r+0x542>
 80061ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061ae:	2b46      	cmp	r3, #70	@ 0x46
 80061b0:	d004      	beq.n	80061bc <_svfprintf_r+0x84c>
 80061b2:	2b45      	cmp	r3, #69	@ 0x45
 80061b4:	d11c      	bne.n	80061f0 <_svfprintf_r+0x880>
 80061b6:	1c6e      	adds	r6, r5, #1
 80061b8:	2302      	movs	r3, #2
 80061ba:	e001      	b.n	80061c0 <_svfprintf_r+0x850>
 80061bc:	462e      	mov	r6, r5
 80061be:	2303      	movs	r3, #3
 80061c0:	aa28      	add	r2, sp, #160	@ 0xa0
 80061c2:	9204      	str	r2, [sp, #16]
 80061c4:	aa25      	add	r2, sp, #148	@ 0x94
 80061c6:	9203      	str	r2, [sp, #12]
 80061c8:	aa24      	add	r2, sp, #144	@ 0x90
 80061ca:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80061ce:	9300      	str	r3, [sp, #0]
 80061d0:	9807      	ldr	r0, [sp, #28]
 80061d2:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 80061d6:	f003 fa0f 	bl	80095f8 <_dtoa_r>
 80061da:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061dc:	4681      	mov	r9, r0
 80061de:	2b47      	cmp	r3, #71	@ 0x47
 80061e0:	d119      	bne.n	8006216 <_svfprintf_r+0x8a6>
 80061e2:	f01b 0f01 	tst.w	fp, #1
 80061e6:	d105      	bne.n	80061f4 <_svfprintf_r+0x884>
 80061e8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80061ea:	eba3 0309 	sub.w	r3, r3, r9
 80061ee:	e699      	b.n	8005f24 <_svfprintf_r+0x5b4>
 80061f0:	462e      	mov	r6, r5
 80061f2:	e7e1      	b.n	80061b8 <_svfprintf_r+0x848>
 80061f4:	1987      	adds	r7, r0, r6
 80061f6:	2200      	movs	r2, #0
 80061f8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 80061fc:	2300      	movs	r3, #0
 80061fe:	f7fa fbd3 	bl	80009a8 <__aeabi_dcmpeq>
 8006202:	b100      	cbz	r0, 8006206 <_svfprintf_r+0x896>
 8006204:	9728      	str	r7, [sp, #160]	@ 0xa0
 8006206:	2230      	movs	r2, #48	@ 0x30
 8006208:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800620a:	429f      	cmp	r7, r3
 800620c:	d9ec      	bls.n	80061e8 <_svfprintf_r+0x878>
 800620e:	1c59      	adds	r1, r3, #1
 8006210:	9128      	str	r1, [sp, #160]	@ 0xa0
 8006212:	701a      	strb	r2, [r3, #0]
 8006214:	e7f8      	b.n	8006208 <_svfprintf_r+0x898>
 8006216:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006218:	1987      	adds	r7, r0, r6
 800621a:	2b46      	cmp	r3, #70	@ 0x46
 800621c:	d1eb      	bne.n	80061f6 <_svfprintf_r+0x886>
 800621e:	7803      	ldrb	r3, [r0, #0]
 8006220:	2b30      	cmp	r3, #48	@ 0x30
 8006222:	d109      	bne.n	8006238 <_svfprintf_r+0x8c8>
 8006224:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8006228:	2200      	movs	r2, #0
 800622a:	2300      	movs	r3, #0
 800622c:	f7fa fbbc 	bl	80009a8 <__aeabi_dcmpeq>
 8006230:	b910      	cbnz	r0, 8006238 <_svfprintf_r+0x8c8>
 8006232:	f1c6 0601 	rsb	r6, r6, #1
 8006236:	9624      	str	r6, [sp, #144]	@ 0x90
 8006238:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800623a:	441f      	add	r7, r3
 800623c:	e7db      	b.n	80061f6 <_svfprintf_r+0x886>
 800623e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006240:	2b46      	cmp	r3, #70	@ 0x46
 8006242:	f47f ae7d 	bne.w	8005f40 <_svfprintf_r+0x5d0>
 8006246:	f00b 0301 	and.w	r3, fp, #1
 800624a:	2e00      	cmp	r6, #0
 800624c:	ea43 0305 	orr.w	r3, r3, r5
 8006250:	dd25      	ble.n	800629e <_svfprintf_r+0x92e>
 8006252:	b37b      	cbz	r3, 80062b4 <_svfprintf_r+0x944>
 8006254:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006256:	18f3      	adds	r3, r6, r3
 8006258:	441d      	add	r5, r3
 800625a:	2366      	movs	r3, #102	@ 0x66
 800625c:	930a      	str	r3, [sp, #40]	@ 0x28
 800625e:	e032      	b.n	80062c6 <_svfprintf_r+0x956>
 8006260:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006264:	f805 6f01 	strb.w	r6, [r5, #1]!
 8006268:	e6a1      	b.n	8005fae <_svfprintf_r+0x63e>
 800626a:	b941      	cbnz	r1, 800627e <_svfprintf_r+0x90e>
 800626c:	2230      	movs	r2, #48	@ 0x30
 800626e:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 8006272:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 8006276:	3330      	adds	r3, #48	@ 0x30
 8006278:	f802 3b01 	strb.w	r3, [r2], #1
 800627c:	e6a3      	b.n	8005fc6 <_svfprintf_r+0x656>
 800627e:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8006282:	e7f8      	b.n	8006276 <_svfprintf_r+0x906>
 8006284:	9b08      	ldr	r3, [sp, #32]
 8006286:	429e      	cmp	r6, r3
 8006288:	da0d      	bge.n	80062a6 <_svfprintf_r+0x936>
 800628a:	9b08      	ldr	r3, [sp, #32]
 800628c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800628e:	2e00      	cmp	r6, #0
 8006290:	eb03 0502 	add.w	r5, r3, r2
 8006294:	dc0c      	bgt.n	80062b0 <_svfprintf_r+0x940>
 8006296:	f1c6 0301 	rsb	r3, r6, #1
 800629a:	441d      	add	r5, r3
 800629c:	e008      	b.n	80062b0 <_svfprintf_r+0x940>
 800629e:	b17b      	cbz	r3, 80062c0 <_svfprintf_r+0x950>
 80062a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80062a2:	3301      	adds	r3, #1
 80062a4:	e7d8      	b.n	8006258 <_svfprintf_r+0x8e8>
 80062a6:	f01b 0f01 	tst.w	fp, #1
 80062aa:	d01f      	beq.n	80062ec <_svfprintf_r+0x97c>
 80062ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80062ae:	18f5      	adds	r5, r6, r3
 80062b0:	2367      	movs	r3, #103	@ 0x67
 80062b2:	e7d3      	b.n	800625c <_svfprintf_r+0x8ec>
 80062b4:	4635      	mov	r5, r6
 80062b6:	e7d0      	b.n	800625a <_svfprintf_r+0x8ea>
 80062b8:	0800b5c0 	.word	0x0800b5c0
 80062bc:	0800b5b0 	.word	0x0800b5b0
 80062c0:	2366      	movs	r3, #102	@ 0x66
 80062c2:	2501      	movs	r5, #1
 80062c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80062c6:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 80062ca:	930c      	str	r3, [sp, #48]	@ 0x30
 80062cc:	d01f      	beq.n	800630e <_svfprintf_r+0x99e>
 80062ce:	2700      	movs	r7, #0
 80062d0:	2e00      	cmp	r6, #0
 80062d2:	970c      	str	r7, [sp, #48]	@ 0x30
 80062d4:	f77f ae8c 	ble.w	8005ff0 <_svfprintf_r+0x680>
 80062d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	2bff      	cmp	r3, #255	@ 0xff
 80062de:	d107      	bne.n	80062f0 <_svfprintf_r+0x980>
 80062e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062e2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80062e4:	443b      	add	r3, r7
 80062e6:	fb02 5503 	mla	r5, r2, r3, r5
 80062ea:	e681      	b.n	8005ff0 <_svfprintf_r+0x680>
 80062ec:	4635      	mov	r5, r6
 80062ee:	e7df      	b.n	80062b0 <_svfprintf_r+0x940>
 80062f0:	42b3      	cmp	r3, r6
 80062f2:	daf5      	bge.n	80062e0 <_svfprintf_r+0x970>
 80062f4:	1af6      	subs	r6, r6, r3
 80062f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062f8:	785b      	ldrb	r3, [r3, #1]
 80062fa:	b133      	cbz	r3, 800630a <_svfprintf_r+0x99a>
 80062fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062fe:	3301      	adds	r3, #1
 8006300:	930c      	str	r3, [sp, #48]	@ 0x30
 8006302:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006304:	3301      	adds	r3, #1
 8006306:	930d      	str	r3, [sp, #52]	@ 0x34
 8006308:	e7e6      	b.n	80062d8 <_svfprintf_r+0x968>
 800630a:	3701      	adds	r7, #1
 800630c:	e7e4      	b.n	80062d8 <_svfprintf_r+0x968>
 800630e:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8006310:	e66e      	b.n	8005ff0 <_svfprintf_r+0x680>
 8006312:	232d      	movs	r3, #45	@ 0x2d
 8006314:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8006318:	e66e      	b.n	8005ff8 <_svfprintf_r+0x688>
 800631a:	f01b 0f20 	tst.w	fp, #32
 800631e:	d00a      	beq.n	8006336 <_svfprintf_r+0x9c6>
 8006320:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006322:	6833      	ldr	r3, [r6, #0]
 8006324:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006326:	17d2      	asrs	r2, r2, #31
 8006328:	e9c3 1200 	strd	r1, r2, [r3]
 800632c:	3604      	adds	r6, #4
 800632e:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 8006332:	f7ff bb57 	b.w	80059e4 <_svfprintf_r+0x74>
 8006336:	f01b 0f10 	tst.w	fp, #16
 800633a:	d003      	beq.n	8006344 <_svfprintf_r+0x9d4>
 800633c:	6833      	ldr	r3, [r6, #0]
 800633e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006340:	601a      	str	r2, [r3, #0]
 8006342:	e7f3      	b.n	800632c <_svfprintf_r+0x9bc>
 8006344:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8006348:	d003      	beq.n	8006352 <_svfprintf_r+0x9e2>
 800634a:	6833      	ldr	r3, [r6, #0]
 800634c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800634e:	801a      	strh	r2, [r3, #0]
 8006350:	e7ec      	b.n	800632c <_svfprintf_r+0x9bc>
 8006352:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8006356:	d0f1      	beq.n	800633c <_svfprintf_r+0x9cc>
 8006358:	6833      	ldr	r3, [r6, #0]
 800635a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800635c:	701a      	strb	r2, [r3, #0]
 800635e:	e7e5      	b.n	800632c <_svfprintf_r+0x9bc>
 8006360:	f04b 0b10 	orr.w	fp, fp, #16
 8006364:	f01b 0320 	ands.w	r3, fp, #32
 8006368:	d01e      	beq.n	80063a8 <_svfprintf_r+0xa38>
 800636a:	3607      	adds	r6, #7
 800636c:	f026 0307 	bic.w	r3, r6, #7
 8006370:	461a      	mov	r2, r3
 8006372:	f852 6b08 	ldr.w	r6, [r2], #8
 8006376:	685f      	ldr	r7, [r3, #4]
 8006378:	920b      	str	r2, [sp, #44]	@ 0x2c
 800637a:	2300      	movs	r3, #0
 800637c:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8006380:	2200      	movs	r2, #0
 8006382:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8006386:	1c68      	adds	r0, r5, #1
 8006388:	f000 8477 	beq.w	8006c7a <_svfprintf_r+0x130a>
 800638c:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8006390:	920c      	str	r2, [sp, #48]	@ 0x30
 8006392:	ea56 0207 	orrs.w	r2, r6, r7
 8006396:	f040 8476 	bne.w	8006c86 <_svfprintf_r+0x1316>
 800639a:	2d00      	cmp	r5, #0
 800639c:	f000 80dc 	beq.w	8006558 <_svfprintf_r+0xbe8>
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	f040 8473 	bne.w	8006c8c <_svfprintf_r+0x131c>
 80063a6:	e081      	b.n	80064ac <_svfprintf_r+0xb3c>
 80063a8:	4632      	mov	r2, r6
 80063aa:	f852 6b04 	ldr.w	r6, [r2], #4
 80063ae:	f01b 0710 	ands.w	r7, fp, #16
 80063b2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80063b4:	d001      	beq.n	80063ba <_svfprintf_r+0xa4a>
 80063b6:	461f      	mov	r7, r3
 80063b8:	e7df      	b.n	800637a <_svfprintf_r+0xa0a>
 80063ba:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80063be:	d001      	beq.n	80063c4 <_svfprintf_r+0xa54>
 80063c0:	b2b6      	uxth	r6, r6
 80063c2:	e7da      	b.n	800637a <_svfprintf_r+0xa0a>
 80063c4:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80063c8:	d0d7      	beq.n	800637a <_svfprintf_r+0xa0a>
 80063ca:	b2f6      	uxtb	r6, r6
 80063cc:	e7f3      	b.n	80063b6 <_svfprintf_r+0xa46>
 80063ce:	4633      	mov	r3, r6
 80063d0:	f853 6b04 	ldr.w	r6, [r3], #4
 80063d4:	2278      	movs	r2, #120	@ 0x78
 80063d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063d8:	f647 0330 	movw	r3, #30768	@ 0x7830
 80063dc:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 80063e0:	4b94      	ldr	r3, [pc, #592]	@ (8006634 <_svfprintf_r+0xcc4>)
 80063e2:	2700      	movs	r7, #0
 80063e4:	931d      	str	r3, [sp, #116]	@ 0x74
 80063e6:	f04b 0b02 	orr.w	fp, fp, #2
 80063ea:	2302      	movs	r3, #2
 80063ec:	920a      	str	r2, [sp, #40]	@ 0x28
 80063ee:	e7c7      	b.n	8006380 <_svfprintf_r+0xa10>
 80063f0:	4633      	mov	r3, r6
 80063f2:	2600      	movs	r6, #0
 80063f4:	f853 9b04 	ldr.w	r9, [r3], #4
 80063f8:	1c6f      	adds	r7, r5, #1
 80063fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063fc:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8006400:	d00f      	beq.n	8006422 <_svfprintf_r+0xab2>
 8006402:	462a      	mov	r2, r5
 8006404:	4631      	mov	r1, r6
 8006406:	4648      	mov	r0, r9
 8006408:	f002 ffde 	bl	80093c8 <memchr>
 800640c:	4682      	mov	sl, r0
 800640e:	2800      	cmp	r0, #0
 8006410:	f43f ac8c 	beq.w	8005d2c <_svfprintf_r+0x3bc>
 8006414:	46b2      	mov	sl, r6
 8006416:	4637      	mov	r7, r6
 8006418:	eba0 0509 	sub.w	r5, r0, r9
 800641c:	9614      	str	r6, [sp, #80]	@ 0x50
 800641e:	960c      	str	r6, [sp, #48]	@ 0x30
 8006420:	e5ee      	b.n	8006000 <_svfprintf_r+0x690>
 8006422:	4648      	mov	r0, r9
 8006424:	f7f9 fe94 	bl	8000150 <strlen>
 8006428:	46b2      	mov	sl, r6
 800642a:	4605      	mov	r5, r0
 800642c:	e47e      	b.n	8005d2c <_svfprintf_r+0x3bc>
 800642e:	f04b 0b10 	orr.w	fp, fp, #16
 8006432:	f01b 0320 	ands.w	r3, fp, #32
 8006436:	d009      	beq.n	800644c <_svfprintf_r+0xadc>
 8006438:	3607      	adds	r6, #7
 800643a:	f026 0307 	bic.w	r3, r6, #7
 800643e:	461a      	mov	r2, r3
 8006440:	f852 6b08 	ldr.w	r6, [r2], #8
 8006444:	685f      	ldr	r7, [r3, #4]
 8006446:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006448:	2301      	movs	r3, #1
 800644a:	e799      	b.n	8006380 <_svfprintf_r+0xa10>
 800644c:	4632      	mov	r2, r6
 800644e:	f852 6b04 	ldr.w	r6, [r2], #4
 8006452:	f01b 0710 	ands.w	r7, fp, #16
 8006456:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006458:	d001      	beq.n	800645e <_svfprintf_r+0xaee>
 800645a:	461f      	mov	r7, r3
 800645c:	e7f4      	b.n	8006448 <_svfprintf_r+0xad8>
 800645e:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8006462:	d001      	beq.n	8006468 <_svfprintf_r+0xaf8>
 8006464:	b2b6      	uxth	r6, r6
 8006466:	e7ef      	b.n	8006448 <_svfprintf_r+0xad8>
 8006468:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800646c:	d0ec      	beq.n	8006448 <_svfprintf_r+0xad8>
 800646e:	b2f6      	uxtb	r6, r6
 8006470:	e7f3      	b.n	800645a <_svfprintf_r+0xaea>
 8006472:	4b71      	ldr	r3, [pc, #452]	@ (8006638 <_svfprintf_r+0xcc8>)
 8006474:	f7ff bb4b 	b.w	8005b0e <_svfprintf_r+0x19e>
 8006478:	4632      	mov	r2, r6
 800647a:	f852 6b04 	ldr.w	r6, [r2], #4
 800647e:	f01b 0710 	ands.w	r7, fp, #16
 8006482:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006484:	d002      	beq.n	800648c <_svfprintf_r+0xb1c>
 8006486:	461f      	mov	r7, r3
 8006488:	f7ff bb4e 	b.w	8005b28 <_svfprintf_r+0x1b8>
 800648c:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8006490:	d002      	beq.n	8006498 <_svfprintf_r+0xb28>
 8006492:	b2b6      	uxth	r6, r6
 8006494:	f7ff bb48 	b.w	8005b28 <_svfprintf_r+0x1b8>
 8006498:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800649c:	f43f ab44 	beq.w	8005b28 <_svfprintf_r+0x1b8>
 80064a0:	b2f6      	uxtb	r6, r6
 80064a2:	e7f0      	b.n	8006486 <_svfprintf_r+0xb16>
 80064a4:	2e0a      	cmp	r6, #10
 80064a6:	f177 0300 	sbcs.w	r3, r7, #0
 80064aa:	d207      	bcs.n	80064bc <_svfprintf_r+0xb4c>
 80064ac:	3630      	adds	r6, #48	@ 0x30
 80064ae:	b2f6      	uxtb	r6, r6
 80064b0:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 80064b4:	f20d 1957 	addw	r9, sp, #343	@ 0x157
 80064b8:	f000 bc04 	b.w	8006cc4 <_svfprintf_r+0x1354>
 80064bc:	2300      	movs	r3, #0
 80064be:	9308      	str	r3, [sp, #32]
 80064c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80064c2:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 80064c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064ca:	9314      	str	r3, [sp, #80]	@ 0x50
 80064cc:	220a      	movs	r2, #10
 80064ce:	2300      	movs	r3, #0
 80064d0:	4630      	mov	r0, r6
 80064d2:	4639      	mov	r1, r7
 80064d4:	f7fa fad8 	bl	8000a88 <__aeabi_uldivmod>
 80064d8:	3230      	adds	r2, #48	@ 0x30
 80064da:	f80a 2c01 	strb.w	r2, [sl, #-1]
 80064de:	9a08      	ldr	r2, [sp, #32]
 80064e0:	4683      	mov	fp, r0
 80064e2:	3201      	adds	r2, #1
 80064e4:	9208      	str	r2, [sp, #32]
 80064e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80064e8:	460b      	mov	r3, r1
 80064ea:	f10a 39ff 	add.w	r9, sl, #4294967295
 80064ee:	b1e2      	cbz	r2, 800652a <_svfprintf_r+0xbba>
 80064f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80064f2:	9908      	ldr	r1, [sp, #32]
 80064f4:	7812      	ldrb	r2, [r2, #0]
 80064f6:	4291      	cmp	r1, r2
 80064f8:	d117      	bne.n	800652a <_svfprintf_r+0xbba>
 80064fa:	29ff      	cmp	r1, #255	@ 0xff
 80064fc:	d015      	beq.n	800652a <_svfprintf_r+0xbba>
 80064fe:	2e0a      	cmp	r6, #10
 8006500:	f177 0200 	sbcs.w	r2, r7, #0
 8006504:	d311      	bcc.n	800652a <_svfprintf_r+0xbba>
 8006506:	9308      	str	r3, [sp, #32]
 8006508:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800650a:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800650c:	eba9 0903 	sub.w	r9, r9, r3
 8006510:	461a      	mov	r2, r3
 8006512:	4648      	mov	r0, r9
 8006514:	f002 ff04 	bl	8009320 <strncpy>
 8006518:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800651a:	785a      	ldrb	r2, [r3, #1]
 800651c:	9b08      	ldr	r3, [sp, #32]
 800651e:	b11a      	cbz	r2, 8006528 <_svfprintf_r+0xbb8>
 8006520:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006522:	3201      	adds	r2, #1
 8006524:	920d      	str	r2, [sp, #52]	@ 0x34
 8006526:	2200      	movs	r2, #0
 8006528:	9208      	str	r2, [sp, #32]
 800652a:	2e0a      	cmp	r6, #10
 800652c:	f177 0700 	sbcs.w	r7, r7, #0
 8006530:	f0c0 83c8 	bcc.w	8006cc4 <_svfprintf_r+0x1354>
 8006534:	465e      	mov	r6, fp
 8006536:	461f      	mov	r7, r3
 8006538:	46ca      	mov	sl, r9
 800653a:	e7c7      	b.n	80064cc <_svfprintf_r+0xb5c>
 800653c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800653e:	f006 030f 	and.w	r3, r6, #15
 8006542:	5cd3      	ldrb	r3, [r2, r3]
 8006544:	0936      	lsrs	r6, r6, #4
 8006546:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800654a:	093f      	lsrs	r7, r7, #4
 800654c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006550:	ea56 0307 	orrs.w	r3, r6, r7
 8006554:	d1f2      	bne.n	800653c <_svfprintf_r+0xbcc>
 8006556:	e3b5      	b.n	8006cc4 <_svfprintf_r+0x1354>
 8006558:	b923      	cbnz	r3, 8006564 <_svfprintf_r+0xbf4>
 800655a:	f01b 0f01 	tst.w	fp, #1
 800655e:	d001      	beq.n	8006564 <_svfprintf_r+0xbf4>
 8006560:	2630      	movs	r6, #48	@ 0x30
 8006562:	e7a5      	b.n	80064b0 <_svfprintf_r+0xb40>
 8006564:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8006568:	e3ac      	b.n	8006cc4 <_svfprintf_r+0x1354>
 800656a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 8379 	beq.w	8006c64 <_svfprintf_r+0x12f4>
 8006572:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8006576:	2300      	movs	r3, #0
 8006578:	960b      	str	r6, [sp, #44]	@ 0x2c
 800657a:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800657e:	f7ff bb68 	b.w	8005c52 <_svfprintf_r+0x2e2>
 8006582:	2010      	movs	r0, #16
 8006584:	2a07      	cmp	r2, #7
 8006586:	4403      	add	r3, r0
 8006588:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800658c:	6060      	str	r0, [r4, #4]
 800658e:	dd08      	ble.n	80065a2 <_svfprintf_r+0xc32>
 8006590:	4641      	mov	r1, r8
 8006592:	9807      	ldr	r0, [sp, #28]
 8006594:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006596:	f004 faef 	bl	800ab78 <__ssprint_r>
 800659a:	2800      	cmp	r0, #0
 800659c:	f040 8340 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80065a0:	a92d      	add	r1, sp, #180	@ 0xb4
 80065a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80065a4:	460c      	mov	r4, r1
 80065a6:	3b10      	subs	r3, #16
 80065a8:	9317      	str	r3, [sp, #92]	@ 0x5c
 80065aa:	e545      	b.n	8006038 <_svfprintf_r+0x6c8>
 80065ac:	460c      	mov	r4, r1
 80065ae:	e55f      	b.n	8006070 <_svfprintf_r+0x700>
 80065b0:	4641      	mov	r1, r8
 80065b2:	9807      	ldr	r0, [sp, #28]
 80065b4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80065b6:	f004 fadf 	bl	800ab78 <__ssprint_r>
 80065ba:	2800      	cmp	r0, #0
 80065bc:	f040 8330 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80065c0:	ac2d      	add	r4, sp, #180	@ 0xb4
 80065c2:	e567      	b.n	8006094 <_svfprintf_r+0x724>
 80065c4:	4641      	mov	r1, r8
 80065c6:	9807      	ldr	r0, [sp, #28]
 80065c8:	aa2a      	add	r2, sp, #168	@ 0xa8
 80065ca:	f004 fad5 	bl	800ab78 <__ssprint_r>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	f040 8326 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80065d4:	ac2d      	add	r4, sp, #180	@ 0xb4
 80065d6:	e56d      	b.n	80060b4 <_svfprintf_r+0x744>
 80065d8:	2010      	movs	r0, #16
 80065da:	2a07      	cmp	r2, #7
 80065dc:	4403      	add	r3, r0
 80065de:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80065e2:	6060      	str	r0, [r4, #4]
 80065e4:	dd08      	ble.n	80065f8 <_svfprintf_r+0xc88>
 80065e6:	4641      	mov	r1, r8
 80065e8:	9807      	ldr	r0, [sp, #28]
 80065ea:	aa2a      	add	r2, sp, #168	@ 0xa8
 80065ec:	f004 fac4 	bl	800ab78 <__ssprint_r>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	f040 8315 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80065f6:	a92d      	add	r1, sp, #180	@ 0xb4
 80065f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80065fa:	460c      	mov	r4, r1
 80065fc:	3b10      	subs	r3, #16
 80065fe:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006600:	e561      	b.n	80060c6 <_svfprintf_r+0x756>
 8006602:	460c      	mov	r4, r1
 8006604:	e57b      	b.n	80060fe <_svfprintf_r+0x78e>
 8006606:	2010      	movs	r0, #16
 8006608:	2a07      	cmp	r2, #7
 800660a:	4403      	add	r3, r0
 800660c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006610:	6060      	str	r0, [r4, #4]
 8006612:	dd08      	ble.n	8006626 <_svfprintf_r+0xcb6>
 8006614:	4641      	mov	r1, r8
 8006616:	9807      	ldr	r0, [sp, #28]
 8006618:	aa2a      	add	r2, sp, #168	@ 0xa8
 800661a:	f004 faad 	bl	800ab78 <__ssprint_r>
 800661e:	2800      	cmp	r0, #0
 8006620:	f040 82fe 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006624:	a92d      	add	r1, sp, #180	@ 0xb4
 8006626:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006628:	460c      	mov	r4, r1
 800662a:	3b10      	subs	r3, #16
 800662c:	9314      	str	r3, [sp, #80]	@ 0x50
 800662e:	e56b      	b.n	8006108 <_svfprintf_r+0x798>
 8006630:	460c      	mov	r4, r1
 8006632:	e585      	b.n	8006140 <_svfprintf_r+0x7d0>
 8006634:	0800b58c 	.word	0x0800b58c
 8006638:	0800b59d 	.word	0x0800b59d
 800663c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800663e:	2b65      	cmp	r3, #101	@ 0x65
 8006640:	f340 8234 	ble.w	8006aac <_svfprintf_r+0x113c>
 8006644:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006648:	2200      	movs	r2, #0
 800664a:	2300      	movs	r3, #0
 800664c:	f7fa f9ac 	bl	80009a8 <__aeabi_dcmpeq>
 8006650:	2800      	cmp	r0, #0
 8006652:	d069      	beq.n	8006728 <_svfprintf_r+0xdb8>
 8006654:	4b6e      	ldr	r3, [pc, #440]	@ (8006810 <_svfprintf_r+0xea0>)
 8006656:	6023      	str	r3, [r4, #0]
 8006658:	2301      	movs	r3, #1
 800665a:	6063      	str	r3, [r4, #4]
 800665c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800665e:	3301      	adds	r3, #1
 8006660:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006662:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006664:	3301      	adds	r3, #1
 8006666:	2b07      	cmp	r3, #7
 8006668:	932b      	str	r3, [sp, #172]	@ 0xac
 800666a:	dc37      	bgt.n	80066dc <_svfprintf_r+0xd6c>
 800666c:	3408      	adds	r4, #8
 800666e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006670:	9a08      	ldr	r2, [sp, #32]
 8006672:	4293      	cmp	r3, r2
 8006674:	db03      	blt.n	800667e <_svfprintf_r+0xd0e>
 8006676:	f01b 0f01 	tst.w	fp, #1
 800667a:	f43f ad72 	beq.w	8006162 <_svfprintf_r+0x7f2>
 800667e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006680:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006682:	6023      	str	r3, [r4, #0]
 8006684:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006686:	6063      	str	r3, [r4, #4]
 8006688:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800668a:	4413      	add	r3, r2
 800668c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800668e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006690:	3301      	adds	r3, #1
 8006692:	2b07      	cmp	r3, #7
 8006694:	932b      	str	r3, [sp, #172]	@ 0xac
 8006696:	dc2b      	bgt.n	80066f0 <_svfprintf_r+0xd80>
 8006698:	3408      	adds	r4, #8
 800669a:	9b08      	ldr	r3, [sp, #32]
 800669c:	1e5d      	subs	r5, r3, #1
 800669e:	2d00      	cmp	r5, #0
 80066a0:	f77f ad5f 	ble.w	8006162 <_svfprintf_r+0x7f2>
 80066a4:	2710      	movs	r7, #16
 80066a6:	4e5b      	ldr	r6, [pc, #364]	@ (8006814 <_svfprintf_r+0xea4>)
 80066a8:	2d10      	cmp	r5, #16
 80066aa:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80066ae:	f104 0108 	add.w	r1, r4, #8
 80066b2:	f103 0301 	add.w	r3, r3, #1
 80066b6:	6026      	str	r6, [r4, #0]
 80066b8:	dc24      	bgt.n	8006704 <_svfprintf_r+0xd94>
 80066ba:	6065      	str	r5, [r4, #4]
 80066bc:	2b07      	cmp	r3, #7
 80066be:	4415      	add	r5, r2
 80066c0:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 80066c4:	f340 828b 	ble.w	8006bde <_svfprintf_r+0x126e>
 80066c8:	4641      	mov	r1, r8
 80066ca:	9807      	ldr	r0, [sp, #28]
 80066cc:	aa2a      	add	r2, sp, #168	@ 0xa8
 80066ce:	f004 fa53 	bl	800ab78 <__ssprint_r>
 80066d2:	2800      	cmp	r0, #0
 80066d4:	f040 82a4 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80066d8:	ac2d      	add	r4, sp, #180	@ 0xb4
 80066da:	e542      	b.n	8006162 <_svfprintf_r+0x7f2>
 80066dc:	4641      	mov	r1, r8
 80066de:	9807      	ldr	r0, [sp, #28]
 80066e0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80066e2:	f004 fa49 	bl	800ab78 <__ssprint_r>
 80066e6:	2800      	cmp	r0, #0
 80066e8:	f040 829a 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80066ec:	ac2d      	add	r4, sp, #180	@ 0xb4
 80066ee:	e7be      	b.n	800666e <_svfprintf_r+0xcfe>
 80066f0:	4641      	mov	r1, r8
 80066f2:	9807      	ldr	r0, [sp, #28]
 80066f4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80066f6:	f004 fa3f 	bl	800ab78 <__ssprint_r>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	f040 8290 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006700:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006702:	e7ca      	b.n	800669a <_svfprintf_r+0xd2a>
 8006704:	3210      	adds	r2, #16
 8006706:	2b07      	cmp	r3, #7
 8006708:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800670c:	6067      	str	r7, [r4, #4]
 800670e:	dd08      	ble.n	8006722 <_svfprintf_r+0xdb2>
 8006710:	4641      	mov	r1, r8
 8006712:	9807      	ldr	r0, [sp, #28]
 8006714:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006716:	f004 fa2f 	bl	800ab78 <__ssprint_r>
 800671a:	2800      	cmp	r0, #0
 800671c:	f040 8280 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006720:	a92d      	add	r1, sp, #180	@ 0xb4
 8006722:	460c      	mov	r4, r1
 8006724:	3d10      	subs	r5, #16
 8006726:	e7bf      	b.n	80066a8 <_svfprintf_r+0xd38>
 8006728:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800672a:	2b00      	cmp	r3, #0
 800672c:	dc74      	bgt.n	8006818 <_svfprintf_r+0xea8>
 800672e:	4b38      	ldr	r3, [pc, #224]	@ (8006810 <_svfprintf_r+0xea0>)
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	2301      	movs	r3, #1
 8006734:	6063      	str	r3, [r4, #4]
 8006736:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006738:	3301      	adds	r3, #1
 800673a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800673c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800673e:	3301      	adds	r3, #1
 8006740:	2b07      	cmp	r3, #7
 8006742:	932b      	str	r3, [sp, #172]	@ 0xac
 8006744:	dc3d      	bgt.n	80067c2 <_svfprintf_r+0xe52>
 8006746:	3408      	adds	r4, #8
 8006748:	9908      	ldr	r1, [sp, #32]
 800674a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800674c:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 800674e:	430b      	orrs	r3, r1
 8006750:	f00b 0101 	and.w	r1, fp, #1
 8006754:	430b      	orrs	r3, r1
 8006756:	f43f ad04 	beq.w	8006162 <_svfprintf_r+0x7f2>
 800675a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006760:	441a      	add	r2, r3
 8006762:	6063      	str	r3, [r4, #4]
 8006764:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006766:	922c      	str	r2, [sp, #176]	@ 0xb0
 8006768:	3301      	adds	r3, #1
 800676a:	2b07      	cmp	r3, #7
 800676c:	932b      	str	r3, [sp, #172]	@ 0xac
 800676e:	dc32      	bgt.n	80067d6 <_svfprintf_r+0xe66>
 8006770:	3408      	adds	r4, #8
 8006772:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8006774:	2d00      	cmp	r5, #0
 8006776:	da1b      	bge.n	80067b0 <_svfprintf_r+0xe40>
 8006778:	4623      	mov	r3, r4
 800677a:	2710      	movs	r7, #16
 800677c:	4e25      	ldr	r6, [pc, #148]	@ (8006814 <_svfprintf_r+0xea4>)
 800677e:	426d      	negs	r5, r5
 8006780:	2d10      	cmp	r5, #16
 8006782:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 8006786:	f104 0408 	add.w	r4, r4, #8
 800678a:	f102 0201 	add.w	r2, r2, #1
 800678e:	601e      	str	r6, [r3, #0]
 8006790:	dc2b      	bgt.n	80067ea <_svfprintf_r+0xe7a>
 8006792:	605d      	str	r5, [r3, #4]
 8006794:	2a07      	cmp	r2, #7
 8006796:	440d      	add	r5, r1
 8006798:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 800679c:	dd08      	ble.n	80067b0 <_svfprintf_r+0xe40>
 800679e:	4641      	mov	r1, r8
 80067a0:	9807      	ldr	r0, [sp, #28]
 80067a2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80067a4:	f004 f9e8 	bl	800ab78 <__ssprint_r>
 80067a8:	2800      	cmp	r0, #0
 80067aa:	f040 8239 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80067ae:	ac2d      	add	r4, sp, #180	@ 0xb4
 80067b0:	9b08      	ldr	r3, [sp, #32]
 80067b2:	9a08      	ldr	r2, [sp, #32]
 80067b4:	6063      	str	r3, [r4, #4]
 80067b6:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80067b8:	f8c4 9000 	str.w	r9, [r4]
 80067bc:	4413      	add	r3, r2
 80067be:	932c      	str	r3, [sp, #176]	@ 0xb0
 80067c0:	e4c8      	b.n	8006154 <_svfprintf_r+0x7e4>
 80067c2:	4641      	mov	r1, r8
 80067c4:	9807      	ldr	r0, [sp, #28]
 80067c6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80067c8:	f004 f9d6 	bl	800ab78 <__ssprint_r>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	f040 8227 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80067d2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80067d4:	e7b8      	b.n	8006748 <_svfprintf_r+0xdd8>
 80067d6:	4641      	mov	r1, r8
 80067d8:	9807      	ldr	r0, [sp, #28]
 80067da:	aa2a      	add	r2, sp, #168	@ 0xa8
 80067dc:	f004 f9cc 	bl	800ab78 <__ssprint_r>
 80067e0:	2800      	cmp	r0, #0
 80067e2:	f040 821d 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 80067e6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80067e8:	e7c3      	b.n	8006772 <_svfprintf_r+0xe02>
 80067ea:	3110      	adds	r1, #16
 80067ec:	2a07      	cmp	r2, #7
 80067ee:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 80067f2:	605f      	str	r7, [r3, #4]
 80067f4:	dd08      	ble.n	8006808 <_svfprintf_r+0xe98>
 80067f6:	4641      	mov	r1, r8
 80067f8:	9807      	ldr	r0, [sp, #28]
 80067fa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80067fc:	f004 f9bc 	bl	800ab78 <__ssprint_r>
 8006800:	2800      	cmp	r0, #0
 8006802:	f040 820d 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006806:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006808:	4623      	mov	r3, r4
 800680a:	3d10      	subs	r5, #16
 800680c:	e7b8      	b.n	8006780 <_svfprintf_r+0xe10>
 800680e:	bf00      	nop
 8006810:	0800b5ae 	.word	0x0800b5ae
 8006814:	0800b5b0 	.word	0x0800b5b0
 8006818:	9b08      	ldr	r3, [sp, #32]
 800681a:	444b      	add	r3, r9
 800681c:	930a      	str	r3, [sp, #40]	@ 0x28
 800681e:	9b08      	ldr	r3, [sp, #32]
 8006820:	42b3      	cmp	r3, r6
 8006822:	bfa8      	it	ge
 8006824:	4633      	movge	r3, r6
 8006826:	2b00      	cmp	r3, #0
 8006828:	461d      	mov	r5, r3
 800682a:	dd0b      	ble.n	8006844 <_svfprintf_r+0xed4>
 800682c:	e9c4 9300 	strd	r9, r3, [r4]
 8006830:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006832:	442b      	add	r3, r5
 8006834:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006836:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006838:	3301      	adds	r3, #1
 800683a:	2b07      	cmp	r3, #7
 800683c:	932b      	str	r3, [sp, #172]	@ 0xac
 800683e:	f300 8082 	bgt.w	8006946 <_svfprintf_r+0xfd6>
 8006842:	3408      	adds	r4, #8
 8006844:	2d00      	cmp	r5, #0
 8006846:	bfb4      	ite	lt
 8006848:	4635      	movlt	r5, r6
 800684a:	1b75      	subge	r5, r6, r5
 800684c:	2d00      	cmp	r5, #0
 800684e:	dd19      	ble.n	8006884 <_svfprintf_r+0xf14>
 8006850:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006854:	4894      	ldr	r0, [pc, #592]	@ (8006aa8 <_svfprintf_r+0x1138>)
 8006856:	2d10      	cmp	r5, #16
 8006858:	f103 0301 	add.w	r3, r3, #1
 800685c:	f104 0108 	add.w	r1, r4, #8
 8006860:	6020      	str	r0, [r4, #0]
 8006862:	dc7a      	bgt.n	800695a <_svfprintf_r+0xfea>
 8006864:	6065      	str	r5, [r4, #4]
 8006866:	2b07      	cmp	r3, #7
 8006868:	4415      	add	r5, r2
 800686a:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800686e:	f340 8087 	ble.w	8006980 <_svfprintf_r+0x1010>
 8006872:	4641      	mov	r1, r8
 8006874:	9807      	ldr	r0, [sp, #28]
 8006876:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006878:	f004 f97e 	bl	800ab78 <__ssprint_r>
 800687c:	2800      	cmp	r0, #0
 800687e:	f040 81cf 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006882:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006884:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 8006888:	444e      	add	r6, r9
 800688a:	d008      	beq.n	800689e <_svfprintf_r+0xf2e>
 800688c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800688e:	2b00      	cmp	r3, #0
 8006890:	d178      	bne.n	8006984 <_svfprintf_r+0x1014>
 8006892:	2f00      	cmp	r7, #0
 8006894:	d178      	bne.n	8006988 <_svfprintf_r+0x1018>
 8006896:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006898:	429e      	cmp	r6, r3
 800689a:	bf28      	it	cs
 800689c:	461e      	movcs	r6, r3
 800689e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80068a0:	9a08      	ldr	r2, [sp, #32]
 80068a2:	4293      	cmp	r3, r2
 80068a4:	db02      	blt.n	80068ac <_svfprintf_r+0xf3c>
 80068a6:	f01b 0f01 	tst.w	fp, #1
 80068aa:	d00e      	beq.n	80068ca <_svfprintf_r+0xf5a>
 80068ac:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80068ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068b0:	6023      	str	r3, [r4, #0]
 80068b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80068b4:	6063      	str	r3, [r4, #4]
 80068b6:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80068b8:	4413      	add	r3, r2
 80068ba:	932c      	str	r3, [sp, #176]	@ 0xb0
 80068bc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80068be:	3301      	adds	r3, #1
 80068c0:	2b07      	cmp	r3, #7
 80068c2:	932b      	str	r3, [sp, #172]	@ 0xac
 80068c4:	f300 80db 	bgt.w	8006a7e <_svfprintf_r+0x110e>
 80068c8:	3408      	adds	r4, #8
 80068ca:	9b08      	ldr	r3, [sp, #32]
 80068cc:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 80068ce:	1bdf      	subs	r7, r3, r7
 80068d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068d2:	1b9b      	subs	r3, r3, r6
 80068d4:	429f      	cmp	r7, r3
 80068d6:	bfa8      	it	ge
 80068d8:	461f      	movge	r7, r3
 80068da:	2f00      	cmp	r7, #0
 80068dc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80068de:	dd0a      	ble.n	80068f6 <_svfprintf_r+0xf86>
 80068e0:	443b      	add	r3, r7
 80068e2:	932c      	str	r3, [sp, #176]	@ 0xb0
 80068e4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80068e6:	e9c4 6700 	strd	r6, r7, [r4]
 80068ea:	3301      	adds	r3, #1
 80068ec:	2b07      	cmp	r3, #7
 80068ee:	932b      	str	r3, [sp, #172]	@ 0xac
 80068f0:	f300 80cf 	bgt.w	8006a92 <_svfprintf_r+0x1122>
 80068f4:	3408      	adds	r4, #8
 80068f6:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 80068f8:	9b08      	ldr	r3, [sp, #32]
 80068fa:	2f00      	cmp	r7, #0
 80068fc:	eba3 0505 	sub.w	r5, r3, r5
 8006900:	bfa8      	it	ge
 8006902:	1bed      	subge	r5, r5, r7
 8006904:	2d00      	cmp	r5, #0
 8006906:	f77f ac2c 	ble.w	8006162 <_svfprintf_r+0x7f2>
 800690a:	2710      	movs	r7, #16
 800690c:	4e66      	ldr	r6, [pc, #408]	@ (8006aa8 <_svfprintf_r+0x1138>)
 800690e:	2d10      	cmp	r5, #16
 8006910:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006914:	f104 0108 	add.w	r1, r4, #8
 8006918:	f103 0301 	add.w	r3, r3, #1
 800691c:	6026      	str	r6, [r4, #0]
 800691e:	f77f aecc 	ble.w	80066ba <_svfprintf_r+0xd4a>
 8006922:	3210      	adds	r2, #16
 8006924:	2b07      	cmp	r3, #7
 8006926:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800692a:	6067      	str	r7, [r4, #4]
 800692c:	dd08      	ble.n	8006940 <_svfprintf_r+0xfd0>
 800692e:	4641      	mov	r1, r8
 8006930:	9807      	ldr	r0, [sp, #28]
 8006932:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006934:	f004 f920 	bl	800ab78 <__ssprint_r>
 8006938:	2800      	cmp	r0, #0
 800693a:	f040 8171 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 800693e:	a92d      	add	r1, sp, #180	@ 0xb4
 8006940:	460c      	mov	r4, r1
 8006942:	3d10      	subs	r5, #16
 8006944:	e7e3      	b.n	800690e <_svfprintf_r+0xf9e>
 8006946:	4641      	mov	r1, r8
 8006948:	9807      	ldr	r0, [sp, #28]
 800694a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800694c:	f004 f914 	bl	800ab78 <__ssprint_r>
 8006950:	2800      	cmp	r0, #0
 8006952:	f040 8165 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006956:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006958:	e774      	b.n	8006844 <_svfprintf_r+0xed4>
 800695a:	2010      	movs	r0, #16
 800695c:	2b07      	cmp	r3, #7
 800695e:	4402      	add	r2, r0
 8006960:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006964:	6060      	str	r0, [r4, #4]
 8006966:	dd08      	ble.n	800697a <_svfprintf_r+0x100a>
 8006968:	4641      	mov	r1, r8
 800696a:	9807      	ldr	r0, [sp, #28]
 800696c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800696e:	f004 f903 	bl	800ab78 <__ssprint_r>
 8006972:	2800      	cmp	r0, #0
 8006974:	f040 8154 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006978:	a92d      	add	r1, sp, #180	@ 0xb4
 800697a:	460c      	mov	r4, r1
 800697c:	3d10      	subs	r5, #16
 800697e:	e767      	b.n	8006850 <_svfprintf_r+0xee0>
 8006980:	460c      	mov	r4, r1
 8006982:	e77f      	b.n	8006884 <_svfprintf_r+0xf14>
 8006984:	2f00      	cmp	r7, #0
 8006986:	d04a      	beq.n	8006a1e <_svfprintf_r+0x10ae>
 8006988:	3f01      	subs	r7, #1
 800698a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800698c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800698e:	6023      	str	r3, [r4, #0]
 8006990:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006992:	6063      	str	r3, [r4, #4]
 8006994:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006996:	4413      	add	r3, r2
 8006998:	932c      	str	r3, [sp, #176]	@ 0xb0
 800699a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800699c:	3301      	adds	r3, #1
 800699e:	2b07      	cmp	r3, #7
 80069a0:	932b      	str	r3, [sp, #172]	@ 0xac
 80069a2:	dc43      	bgt.n	8006a2c <_svfprintf_r+0x10bc>
 80069a4:	3408      	adds	r4, #8
 80069a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069a8:	f893 9000 	ldrb.w	r9, [r3]
 80069ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069ae:	1b9b      	subs	r3, r3, r6
 80069b0:	4599      	cmp	r9, r3
 80069b2:	bfa8      	it	ge
 80069b4:	4699      	movge	r9, r3
 80069b6:	f1b9 0f00 	cmp.w	r9, #0
 80069ba:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80069bc:	dd09      	ble.n	80069d2 <_svfprintf_r+0x1062>
 80069be:	444b      	add	r3, r9
 80069c0:	932c      	str	r3, [sp, #176]	@ 0xb0
 80069c2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80069c4:	e9c4 6900 	strd	r6, r9, [r4]
 80069c8:	3301      	adds	r3, #1
 80069ca:	2b07      	cmp	r3, #7
 80069cc:	932b      	str	r3, [sp, #172]	@ 0xac
 80069ce:	dc37      	bgt.n	8006a40 <_svfprintf_r+0x10d0>
 80069d0:	3408      	adds	r4, #8
 80069d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069d4:	f1b9 0f00 	cmp.w	r9, #0
 80069d8:	781d      	ldrb	r5, [r3, #0]
 80069da:	bfa8      	it	ge
 80069dc:	eba5 0509 	subge.w	r5, r5, r9
 80069e0:	2d00      	cmp	r5, #0
 80069e2:	dd18      	ble.n	8006a16 <_svfprintf_r+0x10a6>
 80069e4:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80069e8:	482f      	ldr	r0, [pc, #188]	@ (8006aa8 <_svfprintf_r+0x1138>)
 80069ea:	2d10      	cmp	r5, #16
 80069ec:	f103 0301 	add.w	r3, r3, #1
 80069f0:	f104 0108 	add.w	r1, r4, #8
 80069f4:	6020      	str	r0, [r4, #0]
 80069f6:	dc2d      	bgt.n	8006a54 <_svfprintf_r+0x10e4>
 80069f8:	6065      	str	r5, [r4, #4]
 80069fa:	2b07      	cmp	r3, #7
 80069fc:	4415      	add	r5, r2
 80069fe:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8006a02:	dd3a      	ble.n	8006a7a <_svfprintf_r+0x110a>
 8006a04:	4641      	mov	r1, r8
 8006a06:	9807      	ldr	r0, [sp, #28]
 8006a08:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a0a:	f004 f8b5 	bl	800ab78 <__ssprint_r>
 8006a0e:	2800      	cmp	r0, #0
 8006a10:	f040 8106 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006a14:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006a16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	441e      	add	r6, r3
 8006a1c:	e736      	b.n	800688c <_svfprintf_r+0xf1c>
 8006a1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a20:	3b01      	subs	r3, #1
 8006a22:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a26:	3b01      	subs	r3, #1
 8006a28:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a2a:	e7ae      	b.n	800698a <_svfprintf_r+0x101a>
 8006a2c:	4641      	mov	r1, r8
 8006a2e:	9807      	ldr	r0, [sp, #28]
 8006a30:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a32:	f004 f8a1 	bl	800ab78 <__ssprint_r>
 8006a36:	2800      	cmp	r0, #0
 8006a38:	f040 80f2 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006a3c:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006a3e:	e7b2      	b.n	80069a6 <_svfprintf_r+0x1036>
 8006a40:	4641      	mov	r1, r8
 8006a42:	9807      	ldr	r0, [sp, #28]
 8006a44:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a46:	f004 f897 	bl	800ab78 <__ssprint_r>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	f040 80e8 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006a50:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006a52:	e7be      	b.n	80069d2 <_svfprintf_r+0x1062>
 8006a54:	2010      	movs	r0, #16
 8006a56:	2b07      	cmp	r3, #7
 8006a58:	4402      	add	r2, r0
 8006a5a:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006a5e:	6060      	str	r0, [r4, #4]
 8006a60:	dd08      	ble.n	8006a74 <_svfprintf_r+0x1104>
 8006a62:	4641      	mov	r1, r8
 8006a64:	9807      	ldr	r0, [sp, #28]
 8006a66:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a68:	f004 f886 	bl	800ab78 <__ssprint_r>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	f040 80d7 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006a72:	a92d      	add	r1, sp, #180	@ 0xb4
 8006a74:	460c      	mov	r4, r1
 8006a76:	3d10      	subs	r5, #16
 8006a78:	e7b4      	b.n	80069e4 <_svfprintf_r+0x1074>
 8006a7a:	460c      	mov	r4, r1
 8006a7c:	e7cb      	b.n	8006a16 <_svfprintf_r+0x10a6>
 8006a7e:	4641      	mov	r1, r8
 8006a80:	9807      	ldr	r0, [sp, #28]
 8006a82:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a84:	f004 f878 	bl	800ab78 <__ssprint_r>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	f040 80c9 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006a8e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006a90:	e71b      	b.n	80068ca <_svfprintf_r+0xf5a>
 8006a92:	4641      	mov	r1, r8
 8006a94:	9807      	ldr	r0, [sp, #28]
 8006a96:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a98:	f004 f86e 	bl	800ab78 <__ssprint_r>
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	f040 80bf 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006aa2:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006aa4:	e727      	b.n	80068f6 <_svfprintf_r+0xf86>
 8006aa6:	bf00      	nop
 8006aa8:	0800b5b0 	.word	0x0800b5b0
 8006aac:	9908      	ldr	r1, [sp, #32]
 8006aae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ab0:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8006ab2:	2901      	cmp	r1, #1
 8006ab4:	f103 0301 	add.w	r3, r3, #1
 8006ab8:	f102 0201 	add.w	r2, r2, #1
 8006abc:	f104 0508 	add.w	r5, r4, #8
 8006ac0:	dc02      	bgt.n	8006ac8 <_svfprintf_r+0x1158>
 8006ac2:	f01b 0f01 	tst.w	fp, #1
 8006ac6:	d07f      	beq.n	8006bc8 <_svfprintf_r+0x1258>
 8006ac8:	2101      	movs	r1, #1
 8006aca:	2a07      	cmp	r2, #7
 8006acc:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006ad0:	f8c4 9000 	str.w	r9, [r4]
 8006ad4:	6061      	str	r1, [r4, #4]
 8006ad6:	dd08      	ble.n	8006aea <_svfprintf_r+0x117a>
 8006ad8:	4641      	mov	r1, r8
 8006ada:	9807      	ldr	r0, [sp, #28]
 8006adc:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006ade:	f004 f84b 	bl	800ab78 <__ssprint_r>
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	f040 809c 	bne.w	8006c20 <_svfprintf_r+0x12b0>
 8006ae8:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006aea:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006aec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006aee:	602b      	str	r3, [r5, #0]
 8006af0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006af2:	606b      	str	r3, [r5, #4]
 8006af4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006af6:	4413      	add	r3, r2
 8006af8:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006afa:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006afc:	3301      	adds	r3, #1
 8006afe:	2b07      	cmp	r3, #7
 8006b00:	932b      	str	r3, [sp, #172]	@ 0xac
 8006b02:	dc32      	bgt.n	8006b6a <_svfprintf_r+0x11fa>
 8006b04:	3508      	adds	r5, #8
 8006b06:	9b08      	ldr	r3, [sp, #32]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b0e:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 8006b12:	1e5c      	subs	r4, r3, #1
 8006b14:	2300      	movs	r3, #0
 8006b16:	f7f9 ff47 	bl	80009a8 <__aeabi_dcmpeq>
 8006b1a:	2800      	cmp	r0, #0
 8006b1c:	d12e      	bne.n	8006b7c <_svfprintf_r+0x120c>
 8006b1e:	f109 0301 	add.w	r3, r9, #1
 8006b22:	e9c5 3400 	strd	r3, r4, [r5]
 8006b26:	9b08      	ldr	r3, [sp, #32]
 8006b28:	3701      	adds	r7, #1
 8006b2a:	3e01      	subs	r6, #1
 8006b2c:	441e      	add	r6, r3
 8006b2e:	2f07      	cmp	r7, #7
 8006b30:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 8006b34:	dd51      	ble.n	8006bda <_svfprintf_r+0x126a>
 8006b36:	4641      	mov	r1, r8
 8006b38:	9807      	ldr	r0, [sp, #28]
 8006b3a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006b3c:	f004 f81c 	bl	800ab78 <__ssprint_r>
 8006b40:	2800      	cmp	r0, #0
 8006b42:	d16d      	bne.n	8006c20 <_svfprintf_r+0x12b0>
 8006b44:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006b46:	ab26      	add	r3, sp, #152	@ 0x98
 8006b48:	602b      	str	r3, [r5, #0]
 8006b4a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8006b4c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006b4e:	606b      	str	r3, [r5, #4]
 8006b50:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006b52:	4413      	add	r3, r2
 8006b54:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006b56:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006b58:	3301      	adds	r3, #1
 8006b5a:	2b07      	cmp	r3, #7
 8006b5c:	932b      	str	r3, [sp, #172]	@ 0xac
 8006b5e:	f73f adb3 	bgt.w	80066c8 <_svfprintf_r+0xd58>
 8006b62:	f105 0408 	add.w	r4, r5, #8
 8006b66:	f7ff bafc 	b.w	8006162 <_svfprintf_r+0x7f2>
 8006b6a:	4641      	mov	r1, r8
 8006b6c:	9807      	ldr	r0, [sp, #28]
 8006b6e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006b70:	f004 f802 	bl	800ab78 <__ssprint_r>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d153      	bne.n	8006c20 <_svfprintf_r+0x12b0>
 8006b78:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006b7a:	e7c4      	b.n	8006b06 <_svfprintf_r+0x1196>
 8006b7c:	9b08      	ldr	r3, [sp, #32]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	dde1      	ble.n	8006b46 <_svfprintf_r+0x11d6>
 8006b82:	2710      	movs	r7, #16
 8006b84:	4e56      	ldr	r6, [pc, #344]	@ (8006ce0 <_svfprintf_r+0x1370>)
 8006b86:	2c10      	cmp	r4, #16
 8006b88:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006b8c:	f105 0108 	add.w	r1, r5, #8
 8006b90:	f103 0301 	add.w	r3, r3, #1
 8006b94:	602e      	str	r6, [r5, #0]
 8006b96:	dc07      	bgt.n	8006ba8 <_svfprintf_r+0x1238>
 8006b98:	606c      	str	r4, [r5, #4]
 8006b9a:	2b07      	cmp	r3, #7
 8006b9c:	4414      	add	r4, r2
 8006b9e:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 8006ba2:	dcc8      	bgt.n	8006b36 <_svfprintf_r+0x11c6>
 8006ba4:	460d      	mov	r5, r1
 8006ba6:	e7ce      	b.n	8006b46 <_svfprintf_r+0x11d6>
 8006ba8:	3210      	adds	r2, #16
 8006baa:	2b07      	cmp	r3, #7
 8006bac:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006bb0:	606f      	str	r7, [r5, #4]
 8006bb2:	dd06      	ble.n	8006bc2 <_svfprintf_r+0x1252>
 8006bb4:	4641      	mov	r1, r8
 8006bb6:	9807      	ldr	r0, [sp, #28]
 8006bb8:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006bba:	f003 ffdd 	bl	800ab78 <__ssprint_r>
 8006bbe:	bb78      	cbnz	r0, 8006c20 <_svfprintf_r+0x12b0>
 8006bc0:	a92d      	add	r1, sp, #180	@ 0xb4
 8006bc2:	460d      	mov	r5, r1
 8006bc4:	3c10      	subs	r4, #16
 8006bc6:	e7de      	b.n	8006b86 <_svfprintf_r+0x1216>
 8006bc8:	2101      	movs	r1, #1
 8006bca:	2a07      	cmp	r2, #7
 8006bcc:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006bd0:	f8c4 9000 	str.w	r9, [r4]
 8006bd4:	6061      	str	r1, [r4, #4]
 8006bd6:	ddb6      	ble.n	8006b46 <_svfprintf_r+0x11d6>
 8006bd8:	e7ad      	b.n	8006b36 <_svfprintf_r+0x11c6>
 8006bda:	3508      	adds	r5, #8
 8006bdc:	e7b3      	b.n	8006b46 <_svfprintf_r+0x11d6>
 8006bde:	460c      	mov	r4, r1
 8006be0:	f7ff babf 	b.w	8006162 <_svfprintf_r+0x7f2>
 8006be4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006be6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006be8:	1a9d      	subs	r5, r3, r2
 8006bea:	2d00      	cmp	r5, #0
 8006bec:	f77f aabd 	ble.w	800616a <_svfprintf_r+0x7fa>
 8006bf0:	2710      	movs	r7, #16
 8006bf2:	4e3c      	ldr	r6, [pc, #240]	@ (8006ce4 <_svfprintf_r+0x1374>)
 8006bf4:	2d10      	cmp	r5, #16
 8006bf6:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006bfa:	6026      	str	r6, [r4, #0]
 8006bfc:	f103 0301 	add.w	r3, r3, #1
 8006c00:	dc18      	bgt.n	8006c34 <_svfprintf_r+0x12c4>
 8006c02:	442a      	add	r2, r5
 8006c04:	2b07      	cmp	r3, #7
 8006c06:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006c0a:	6065      	str	r5, [r4, #4]
 8006c0c:	f77f aaad 	ble.w	800616a <_svfprintf_r+0x7fa>
 8006c10:	4641      	mov	r1, r8
 8006c12:	9807      	ldr	r0, [sp, #28]
 8006c14:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006c16:	f003 ffaf 	bl	800ab78 <__ssprint_r>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	f43f aaa5 	beq.w	800616a <_svfprintf_r+0x7fa>
 8006c20:	f1ba 0f00 	cmp.w	sl, #0
 8006c24:	f43f a8b5 	beq.w	8005d92 <_svfprintf_r+0x422>
 8006c28:	4651      	mov	r1, sl
 8006c2a:	9807      	ldr	r0, [sp, #28]
 8006c2c:	f7fe fde0 	bl	80057f0 <_free_r>
 8006c30:	f7ff b8af 	b.w	8005d92 <_svfprintf_r+0x422>
 8006c34:	3210      	adds	r2, #16
 8006c36:	2b07      	cmp	r3, #7
 8006c38:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006c3c:	6067      	str	r7, [r4, #4]
 8006c3e:	dc02      	bgt.n	8006c46 <_svfprintf_r+0x12d6>
 8006c40:	3408      	adds	r4, #8
 8006c42:	3d10      	subs	r5, #16
 8006c44:	e7d6      	b.n	8006bf4 <_svfprintf_r+0x1284>
 8006c46:	4641      	mov	r1, r8
 8006c48:	9807      	ldr	r0, [sp, #28]
 8006c4a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006c4c:	f003 ff94 	bl	800ab78 <__ssprint_r>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d1e5      	bne.n	8006c20 <_svfprintf_r+0x12b0>
 8006c54:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006c56:	e7f4      	b.n	8006c42 <_svfprintf_r+0x12d2>
 8006c58:	4651      	mov	r1, sl
 8006c5a:	9807      	ldr	r0, [sp, #28]
 8006c5c:	f7fe fdc8 	bl	80057f0 <_free_r>
 8006c60:	f7ff ba9b 	b.w	800619a <_svfprintf_r+0x82a>
 8006c64:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	f43f a893 	beq.w	8005d92 <_svfprintf_r+0x422>
 8006c6c:	4641      	mov	r1, r8
 8006c6e:	9807      	ldr	r0, [sp, #28]
 8006c70:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006c72:	f003 ff81 	bl	800ab78 <__ssprint_r>
 8006c76:	f7ff b88c 	b.w	8005d92 <_svfprintf_r+0x422>
 8006c7a:	ea56 0207 	orrs.w	r2, r6, r7
 8006c7e:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006c82:	f43f ab8d 	beq.w	80063a0 <_svfprintf_r+0xa30>
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	f43f ac0c 	beq.w	80064a4 <_svfprintf_r+0xb34>
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8006c92:	f43f ac53 	beq.w	800653c <_svfprintf_r+0xbcc>
 8006c96:	f006 0307 	and.w	r3, r6, #7
 8006c9a:	08f6      	lsrs	r6, r6, #3
 8006c9c:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8006ca0:	08ff      	lsrs	r7, r7, #3
 8006ca2:	3330      	adds	r3, #48	@ 0x30
 8006ca4:	ea56 0107 	orrs.w	r1, r6, r7
 8006ca8:	464a      	mov	r2, r9
 8006caa:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006cae:	d1f2      	bne.n	8006c96 <_svfprintf_r+0x1326>
 8006cb0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006cb2:	07c9      	lsls	r1, r1, #31
 8006cb4:	d506      	bpl.n	8006cc4 <_svfprintf_r+0x1354>
 8006cb6:	2b30      	cmp	r3, #48	@ 0x30
 8006cb8:	d004      	beq.n	8006cc4 <_svfprintf_r+0x1354>
 8006cba:	2330      	movs	r3, #48	@ 0x30
 8006cbc:	f809 3c01 	strb.w	r3, [r9, #-1]
 8006cc0:	f1a2 0902 	sub.w	r9, r2, #2
 8006cc4:	f04f 0a00 	mov.w	sl, #0
 8006cc8:	ab56      	add	r3, sp, #344	@ 0x158
 8006cca:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8006cce:	9514      	str	r5, [sp, #80]	@ 0x50
 8006cd0:	eba3 0509 	sub.w	r5, r3, r9
 8006cd4:	4657      	mov	r7, sl
 8006cd6:	4656      	mov	r6, sl
 8006cd8:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8006cdc:	f7ff b990 	b.w	8006000 <_svfprintf_r+0x690>
 8006ce0:	0800b5b0 	.word	0x0800b5b0
 8006ce4:	0800b5c0 	.word	0x0800b5c0

08006ce8 <_vfprintf_r>:
 8006ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cec:	b0d7      	sub	sp, #348	@ 0x15c
 8006cee:	4688      	mov	r8, r1
 8006cf0:	4692      	mov	sl, r2
 8006cf2:	461c      	mov	r4, r3
 8006cf4:	461e      	mov	r6, r3
 8006cf6:	9007      	str	r0, [sp, #28]
 8006cf8:	f002 fb2c 	bl	8009354 <_localeconv_r>
 8006cfc:	6803      	ldr	r3, [r0, #0]
 8006cfe:	4618      	mov	r0, r3
 8006d00:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d02:	f7f9 fa25 	bl	8000150 <strlen>
 8006d06:	9b07      	ldr	r3, [sp, #28]
 8006d08:	9011      	str	r0, [sp, #68]	@ 0x44
 8006d0a:	b123      	cbz	r3, 8006d16 <_vfprintf_r+0x2e>
 8006d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d0e:	b913      	cbnz	r3, 8006d16 <_vfprintf_r+0x2e>
 8006d10:	9807      	ldr	r0, [sp, #28]
 8006d12:	f7fe fab1 	bl	8005278 <__sinit>
 8006d16:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8006d1a:	07d8      	lsls	r0, r3, #31
 8006d1c:	d407      	bmi.n	8006d2e <_vfprintf_r+0x46>
 8006d1e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006d22:	0599      	lsls	r1, r3, #22
 8006d24:	d403      	bmi.n	8006d2e <_vfprintf_r+0x46>
 8006d26:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8006d2a:	f7fe fced 	bl	8005708 <__retarget_lock_acquire_recursive>
 8006d2e:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8006d32:	049a      	lsls	r2, r3, #18
 8006d34:	d409      	bmi.n	8006d4a <_vfprintf_r+0x62>
 8006d36:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006d3a:	f8a8 300c 	strh.w	r3, [r8, #12]
 8006d3e:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8006d42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d46:	f8c8 3064 	str.w	r3, [r8, #100]	@ 0x64
 8006d4a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006d4e:	071b      	lsls	r3, r3, #28
 8006d50:	d502      	bpl.n	8006d58 <_vfprintf_r+0x70>
 8006d52:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006d56:	b9c3      	cbnz	r3, 8006d8a <_vfprintf_r+0xa2>
 8006d58:	4641      	mov	r1, r8
 8006d5a:	9807      	ldr	r0, [sp, #28]
 8006d5c:	f002 fa06 	bl	800916c <__swsetup_r>
 8006d60:	b198      	cbz	r0, 8006d8a <_vfprintf_r+0xa2>
 8006d62:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8006d66:	07df      	lsls	r7, r3, #31
 8006d68:	d506      	bpl.n	8006d78 <_vfprintf_r+0x90>
 8006d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d6e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d70:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8006d72:	b057      	add	sp, #348	@ 0x15c
 8006d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d78:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006d7c:	059e      	lsls	r6, r3, #22
 8006d7e:	d4f4      	bmi.n	8006d6a <_vfprintf_r+0x82>
 8006d80:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8006d84:	f7fe fcc1 	bl	800570a <__retarget_lock_release_recursive>
 8006d88:	e7ef      	b.n	8006d6a <_vfprintf_r+0x82>
 8006d8a:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8006d8e:	f003 021a 	and.w	r2, r3, #26
 8006d92:	2a0a      	cmp	r2, #10
 8006d94:	d116      	bne.n	8006dc4 <_vfprintf_r+0xdc>
 8006d96:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8006d9a:	2a00      	cmp	r2, #0
 8006d9c:	db12      	blt.n	8006dc4 <_vfprintf_r+0xdc>
 8006d9e:	f8d8 2064 	ldr.w	r2, [r8, #100]	@ 0x64
 8006da2:	07d5      	lsls	r5, r2, #31
 8006da4:	d405      	bmi.n	8006db2 <_vfprintf_r+0xca>
 8006da6:	0598      	lsls	r0, r3, #22
 8006da8:	d403      	bmi.n	8006db2 <_vfprintf_r+0xca>
 8006daa:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8006dae:	f7fe fcac 	bl	800570a <__retarget_lock_release_recursive>
 8006db2:	4623      	mov	r3, r4
 8006db4:	4652      	mov	r2, sl
 8006db6:	4641      	mov	r1, r8
 8006db8:	9807      	ldr	r0, [sp, #28]
 8006dba:	b057      	add	sp, #348	@ 0x15c
 8006dbc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc0:	f001 b99e 	b.w	8008100 <__sbprintf>
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 8006dcc:	9308      	str	r3, [sp, #32]
 8006dce:	2300      	movs	r3, #0
 8006dd0:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8006dda:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006ddc:	942a      	str	r4, [sp, #168]	@ 0xa8
 8006dde:	930d      	str	r3, [sp, #52]	@ 0x34
 8006de0:	9316      	str	r3, [sp, #88]	@ 0x58
 8006de2:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006de4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006de6:	4653      	mov	r3, sl
 8006de8:	461d      	mov	r5, r3
 8006dea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dee:	b10a      	cbz	r2, 8006df4 <_vfprintf_r+0x10c>
 8006df0:	2a25      	cmp	r2, #37	@ 0x25
 8006df2:	d1f9      	bne.n	8006de8 <_vfprintf_r+0x100>
 8006df4:	ebb5 070a 	subs.w	r7, r5, sl
 8006df8:	d00d      	beq.n	8006e16 <_vfprintf_r+0x12e>
 8006dfa:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006dfc:	e9c4 a700 	strd	sl, r7, [r4]
 8006e00:	443b      	add	r3, r7
 8006e02:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006e04:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006e06:	3301      	adds	r3, #1
 8006e08:	2b07      	cmp	r3, #7
 8006e0a:	932b      	str	r3, [sp, #172]	@ 0xac
 8006e0c:	dc75      	bgt.n	8006efa <_vfprintf_r+0x212>
 8006e0e:	3408      	adds	r4, #8
 8006e10:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e12:	443b      	add	r3, r7
 8006e14:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e16:	782b      	ldrb	r3, [r5, #0]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f001 812b 	beq.w	8008074 <_vfprintf_r+0x138c>
 8006e1e:	2200      	movs	r2, #0
 8006e20:	1c6b      	adds	r3, r5, #1
 8006e22:	4693      	mov	fp, r2
 8006e24:	f04f 35ff 	mov.w	r5, #4294967295
 8006e28:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8006e2c:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e32:	920a      	str	r2, [sp, #40]	@ 0x28
 8006e34:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e38:	3b20      	subs	r3, #32
 8006e3a:	2b5a      	cmp	r3, #90	@ 0x5a
 8006e3c:	f200 859e 	bhi.w	800797c <_vfprintf_r+0xc94>
 8006e40:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006e44:	059c009e 	.word	0x059c009e
 8006e48:	00a6059c 	.word	0x00a6059c
 8006e4c:	059c059c 	.word	0x059c059c
 8006e50:	0086059c 	.word	0x0086059c
 8006e54:	059c059c 	.word	0x059c059c
 8006e58:	00b300a9 	.word	0x00b300a9
 8006e5c:	00b0059c 	.word	0x00b0059c
 8006e60:	059c00b5 	.word	0x059c00b5
 8006e64:	00d100ce 	.word	0x00d100ce
 8006e68:	00d100d1 	.word	0x00d100d1
 8006e6c:	00d100d1 	.word	0x00d100d1
 8006e70:	00d100d1 	.word	0x00d100d1
 8006e74:	00d100d1 	.word	0x00d100d1
 8006e78:	059c059c 	.word	0x059c059c
 8006e7c:	059c059c 	.word	0x059c059c
 8006e80:	059c059c 	.word	0x059c059c
 8006e84:	0140059c 	.word	0x0140059c
 8006e88:	00ff059c 	.word	0x00ff059c
 8006e8c:	01400111 	.word	0x01400111
 8006e90:	01400140 	.word	0x01400140
 8006e94:	059c059c 	.word	0x059c059c
 8006e98:	059c059c 	.word	0x059c059c
 8006e9c:	059c00e2 	.word	0x059c00e2
 8006ea0:	0497059c 	.word	0x0497059c
 8006ea4:	059c059c 	.word	0x059c059c
 8006ea8:	04df059c 	.word	0x04df059c
 8006eac:	04fe059c 	.word	0x04fe059c
 8006eb0:	059c059c 	.word	0x059c059c
 8006eb4:	059c0520 	.word	0x059c0520
 8006eb8:	059c059c 	.word	0x059c059c
 8006ebc:	059c059c 	.word	0x059c059c
 8006ec0:	059c059c 	.word	0x059c059c
 8006ec4:	0140059c 	.word	0x0140059c
 8006ec8:	00ff059c 	.word	0x00ff059c
 8006ecc:	01400113 	.word	0x01400113
 8006ed0:	01400140 	.word	0x01400140
 8006ed4:	011300e5 	.word	0x011300e5
 8006ed8:	059c00f9 	.word	0x059c00f9
 8006edc:	059c00f2 	.word	0x059c00f2
 8006ee0:	04990477 	.word	0x04990477
 8006ee4:	00f904ce 	.word	0x00f904ce
 8006ee8:	04df059c 	.word	0x04df059c
 8006eec:	0500009c 	.word	0x0500009c
 8006ef0:	059c059c 	.word	0x059c059c
 8006ef4:	059c0065 	.word	0x059c0065
 8006ef8:	009c      	.short	0x009c
 8006efa:	4641      	mov	r1, r8
 8006efc:	9807      	ldr	r0, [sp, #28]
 8006efe:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006f00:	f001 f93e 	bl	8008180 <__sprint_r>
 8006f04:	2800      	cmp	r0, #0
 8006f06:	f040 8145 	bne.w	8007194 <_vfprintf_r+0x4ac>
 8006f0a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006f0c:	e780      	b.n	8006e10 <_vfprintf_r+0x128>
 8006f0e:	4bab      	ldr	r3, [pc, #684]	@ (80071bc <_vfprintf_r+0x4d4>)
 8006f10:	931d      	str	r3, [sp, #116]	@ 0x74
 8006f12:	f01b 0320 	ands.w	r3, fp, #32
 8006f16:	f000 84b8 	beq.w	800788a <_vfprintf_r+0xba2>
 8006f1a:	3607      	adds	r6, #7
 8006f1c:	f026 0307 	bic.w	r3, r6, #7
 8006f20:	461a      	mov	r2, r3
 8006f22:	f852 6b08 	ldr.w	r6, [r2], #8
 8006f26:	685f      	ldr	r7, [r3, #4]
 8006f28:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006f2a:	f01b 0f01 	tst.w	fp, #1
 8006f2e:	d00a      	beq.n	8006f46 <_vfprintf_r+0x25e>
 8006f30:	ea56 0307 	orrs.w	r3, r6, r7
 8006f34:	d007      	beq.n	8006f46 <_vfprintf_r+0x25e>
 8006f36:	2330      	movs	r3, #48	@ 0x30
 8006f38:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8006f3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f3e:	f04b 0b02 	orr.w	fp, fp, #2
 8006f42:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8006f46:	2302      	movs	r3, #2
 8006f48:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8006f4c:	f000 bc21 	b.w	8007792 <_vfprintf_r+0xaaa>
 8006f50:	9807      	ldr	r0, [sp, #28]
 8006f52:	f002 f9ff 	bl	8009354 <_localeconv_r>
 8006f56:	6843      	ldr	r3, [r0, #4]
 8006f58:	4618      	mov	r0, r3
 8006f5a:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f5c:	f7f9 f8f8 	bl	8000150 <strlen>
 8006f60:	9016      	str	r0, [sp, #88]	@ 0x58
 8006f62:	9807      	ldr	r0, [sp, #28]
 8006f64:	f002 f9f6 	bl	8009354 <_localeconv_r>
 8006f68:	6883      	ldr	r3, [r0, #8]
 8006f6a:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006f6e:	b12b      	cbz	r3, 8006f7c <_vfprintf_r+0x294>
 8006f70:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f72:	b11b      	cbz	r3, 8006f7c <_vfprintf_r+0x294>
 8006f74:	781b      	ldrb	r3, [r3, #0]
 8006f76:	b10b      	cbz	r3, 8006f7c <_vfprintf_r+0x294>
 8006f78:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 8006f7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f7e:	e756      	b.n	8006e2e <_vfprintf_r+0x146>
 8006f80:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d1f9      	bne.n	8006f7c <_vfprintf_r+0x294>
 8006f88:	2320      	movs	r3, #32
 8006f8a:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8006f8e:	e7f5      	b.n	8006f7c <_vfprintf_r+0x294>
 8006f90:	f04b 0b01 	orr.w	fp, fp, #1
 8006f94:	e7f2      	b.n	8006f7c <_vfprintf_r+0x294>
 8006f96:	f856 3b04 	ldr.w	r3, [r6], #4
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	9312      	str	r3, [sp, #72]	@ 0x48
 8006f9e:	daed      	bge.n	8006f7c <_vfprintf_r+0x294>
 8006fa0:	425b      	negs	r3, r3
 8006fa2:	9312      	str	r3, [sp, #72]	@ 0x48
 8006fa4:	f04b 0b04 	orr.w	fp, fp, #4
 8006fa8:	e7e8      	b.n	8006f7c <_vfprintf_r+0x294>
 8006faa:	232b      	movs	r3, #43	@ 0x2b
 8006fac:	e7ed      	b.n	8006f8a <_vfprintf_r+0x2a2>
 8006fae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fb4:	2a2a      	cmp	r2, #42	@ 0x2a
 8006fb6:	920a      	str	r2, [sp, #40]	@ 0x28
 8006fb8:	d10f      	bne.n	8006fda <_vfprintf_r+0x2f2>
 8006fba:	f856 5b04 	ldr.w	r5, [r6], #4
 8006fbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8006fc0:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8006fc4:	e7da      	b.n	8006f7c <_vfprintf_r+0x294>
 8006fc6:	fb01 2505 	mla	r5, r1, r5, r2
 8006fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fce:	920a      	str	r2, [sp, #40]	@ 0x28
 8006fd0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006fd2:	3a30      	subs	r2, #48	@ 0x30
 8006fd4:	2a09      	cmp	r2, #9
 8006fd6:	d9f6      	bls.n	8006fc6 <_vfprintf_r+0x2de>
 8006fd8:	e72c      	b.n	8006e34 <_vfprintf_r+0x14c>
 8006fda:	2500      	movs	r5, #0
 8006fdc:	210a      	movs	r1, #10
 8006fde:	e7f7      	b.n	8006fd0 <_vfprintf_r+0x2e8>
 8006fe0:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8006fe4:	e7ca      	b.n	8006f7c <_vfprintf_r+0x294>
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	210a      	movs	r1, #10
 8006fea:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fec:	9212      	str	r2, [sp, #72]	@ 0x48
 8006fee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ff0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006ff2:	3a30      	subs	r2, #48	@ 0x30
 8006ff4:	fb01 2200 	mla	r2, r1, r0, r2
 8006ff8:	9212      	str	r2, [sp, #72]	@ 0x48
 8006ffa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ffe:	920a      	str	r2, [sp, #40]	@ 0x28
 8007000:	3a30      	subs	r2, #48	@ 0x30
 8007002:	2a09      	cmp	r2, #9
 8007004:	d9f3      	bls.n	8006fee <_vfprintf_r+0x306>
 8007006:	e715      	b.n	8006e34 <_vfprintf_r+0x14c>
 8007008:	f04b 0b08 	orr.w	fp, fp, #8
 800700c:	e7b6      	b.n	8006f7c <_vfprintf_r+0x294>
 800700e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007010:	781b      	ldrb	r3, [r3, #0]
 8007012:	2b68      	cmp	r3, #104	@ 0x68
 8007014:	bf01      	itttt	eq
 8007016:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8007018:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 800701c:	3301      	addeq	r3, #1
 800701e:	9310      	streq	r3, [sp, #64]	@ 0x40
 8007020:	bf18      	it	ne
 8007022:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8007026:	e7a9      	b.n	8006f7c <_vfprintf_r+0x294>
 8007028:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	2b6c      	cmp	r3, #108	@ 0x6c
 800702e:	d105      	bne.n	800703c <_vfprintf_r+0x354>
 8007030:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007032:	3301      	adds	r3, #1
 8007034:	9310      	str	r3, [sp, #64]	@ 0x40
 8007036:	f04b 0b20 	orr.w	fp, fp, #32
 800703a:	e79f      	b.n	8006f7c <_vfprintf_r+0x294>
 800703c:	f04b 0b10 	orr.w	fp, fp, #16
 8007040:	e79c      	b.n	8006f7c <_vfprintf_r+0x294>
 8007042:	4632      	mov	r2, r6
 8007044:	f852 3b04 	ldr.w	r3, [r2], #4
 8007048:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 800704c:	2300      	movs	r3, #0
 800704e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007050:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007054:	4699      	mov	r9, r3
 8007056:	2501      	movs	r5, #1
 8007058:	461f      	mov	r7, r3
 800705a:	461e      	mov	r6, r3
 800705c:	9314      	str	r3, [sp, #80]	@ 0x50
 800705e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007060:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8007064:	e1d6      	b.n	8007414 <_vfprintf_r+0x72c>
 8007066:	f04b 0b10 	orr.w	fp, fp, #16
 800706a:	f01b 0f20 	tst.w	fp, #32
 800706e:	d011      	beq.n	8007094 <_vfprintf_r+0x3ac>
 8007070:	3607      	adds	r6, #7
 8007072:	f026 0307 	bic.w	r3, r6, #7
 8007076:	461a      	mov	r2, r3
 8007078:	f852 6b08 	ldr.w	r6, [r2], #8
 800707c:	685f      	ldr	r7, [r3, #4]
 800707e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007080:	2f00      	cmp	r7, #0
 8007082:	da05      	bge.n	8007090 <_vfprintf_r+0x3a8>
 8007084:	232d      	movs	r3, #45	@ 0x2d
 8007086:	4276      	negs	r6, r6
 8007088:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800708c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007090:	2301      	movs	r3, #1
 8007092:	e381      	b.n	8007798 <_vfprintf_r+0xab0>
 8007094:	4633      	mov	r3, r6
 8007096:	f853 7b04 	ldr.w	r7, [r3], #4
 800709a:	f01b 0f10 	tst.w	fp, #16
 800709e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070a0:	d002      	beq.n	80070a8 <_vfprintf_r+0x3c0>
 80070a2:	463e      	mov	r6, r7
 80070a4:	17ff      	asrs	r7, r7, #31
 80070a6:	e7eb      	b.n	8007080 <_vfprintf_r+0x398>
 80070a8:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80070ac:	d003      	beq.n	80070b6 <_vfprintf_r+0x3ce>
 80070ae:	b23e      	sxth	r6, r7
 80070b0:	f347 37c0 	sbfx	r7, r7, #15, #1
 80070b4:	e7e4      	b.n	8007080 <_vfprintf_r+0x398>
 80070b6:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80070ba:	d0f2      	beq.n	80070a2 <_vfprintf_r+0x3ba>
 80070bc:	b27e      	sxtb	r6, r7
 80070be:	f347 17c0 	sbfx	r7, r7, #7, #1
 80070c2:	e7dd      	b.n	8007080 <_vfprintf_r+0x398>
 80070c4:	3607      	adds	r6, #7
 80070c6:	f026 0307 	bic.w	r3, r6, #7
 80070ca:	4619      	mov	r1, r3
 80070cc:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80070d0:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 80070d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070d6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80070d8:	931e      	str	r3, [sp, #120]	@ 0x78
 80070da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070dc:	f04f 32ff 	mov.w	r2, #4294967295
 80070e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070e4:	931f      	str	r3, [sp, #124]	@ 0x7c
 80070e6:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 80070ea:	4b35      	ldr	r3, [pc, #212]	@ (80071c0 <_vfprintf_r+0x4d8>)
 80070ec:	f7f9 fc8e 	bl	8000a0c <__aeabi_dcmpun>
 80070f0:	bb08      	cbnz	r0, 8007136 <_vfprintf_r+0x44e>
 80070f2:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 80070f6:	f04f 32ff 	mov.w	r2, #4294967295
 80070fa:	4b31      	ldr	r3, [pc, #196]	@ (80071c0 <_vfprintf_r+0x4d8>)
 80070fc:	f7f9 fc68 	bl	80009d0 <__aeabi_dcmple>
 8007100:	b9c8      	cbnz	r0, 8007136 <_vfprintf_r+0x44e>
 8007102:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007106:	2200      	movs	r2, #0
 8007108:	2300      	movs	r3, #0
 800710a:	f7f9 fc57 	bl	80009bc <__aeabi_dcmplt>
 800710e:	b110      	cbz	r0, 8007116 <_vfprintf_r+0x42e>
 8007110:	232d      	movs	r3, #45	@ 0x2d
 8007112:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007116:	4a2b      	ldr	r2, [pc, #172]	@ (80071c4 <_vfprintf_r+0x4dc>)
 8007118:	4b2b      	ldr	r3, [pc, #172]	@ (80071c8 <_vfprintf_r+0x4e0>)
 800711a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800711c:	f04f 0900 	mov.w	r9, #0
 8007120:	2947      	cmp	r1, #71	@ 0x47
 8007122:	bfd4      	ite	le
 8007124:	4692      	movle	sl, r2
 8007126:	469a      	movgt	sl, r3
 8007128:	2503      	movs	r5, #3
 800712a:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 800712e:	f8cd 9050 	str.w	r9, [sp, #80]	@ 0x50
 8007132:	f000 bfdb 	b.w	80080ec <_vfprintf_r+0x1404>
 8007136:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800713a:	4610      	mov	r0, r2
 800713c:	4619      	mov	r1, r3
 800713e:	f7f9 fc65 	bl	8000a0c <__aeabi_dcmpun>
 8007142:	4681      	mov	r9, r0
 8007144:	b140      	cbz	r0, 8007158 <_vfprintf_r+0x470>
 8007146:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007148:	4a20      	ldr	r2, [pc, #128]	@ (80071cc <_vfprintf_r+0x4e4>)
 800714a:	2b00      	cmp	r3, #0
 800714c:	bfbc      	itt	lt
 800714e:	232d      	movlt	r3, #45	@ 0x2d
 8007150:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 8007154:	4b1e      	ldr	r3, [pc, #120]	@ (80071d0 <_vfprintf_r+0x4e8>)
 8007156:	e7e0      	b.n	800711a <_vfprintf_r+0x432>
 8007158:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800715a:	2b61      	cmp	r3, #97	@ 0x61
 800715c:	d02c      	beq.n	80071b8 <_vfprintf_r+0x4d0>
 800715e:	2b41      	cmp	r3, #65	@ 0x41
 8007160:	d138      	bne.n	80071d4 <_vfprintf_r+0x4ec>
 8007162:	2358      	movs	r3, #88	@ 0x58
 8007164:	2230      	movs	r2, #48	@ 0x30
 8007166:	2d63      	cmp	r5, #99	@ 0x63
 8007168:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 800716c:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8007170:	f04b 0b02 	orr.w	fp, fp, #2
 8007174:	f340 80b1 	ble.w	80072da <_vfprintf_r+0x5f2>
 8007178:	9807      	ldr	r0, [sp, #28]
 800717a:	1c69      	adds	r1, r5, #1
 800717c:	f7fd fdaa 	bl	8004cd4 <_malloc_r>
 8007180:	4682      	mov	sl, r0
 8007182:	2800      	cmp	r0, #0
 8007184:	f040 80ae 	bne.w	80072e4 <_vfprintf_r+0x5fc>
 8007188:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800718c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007190:	f8a8 300c 	strh.w	r3, [r8, #12]
 8007194:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8007198:	07d9      	lsls	r1, r3, #31
 800719a:	d407      	bmi.n	80071ac <_vfprintf_r+0x4c4>
 800719c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80071a0:	059a      	lsls	r2, r3, #22
 80071a2:	d403      	bmi.n	80071ac <_vfprintf_r+0x4c4>
 80071a4:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80071a8:	f7fe faaf 	bl	800570a <__retarget_lock_release_recursive>
 80071ac:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80071b0:	065b      	lsls	r3, r3, #25
 80071b2:	f57f addd 	bpl.w	8006d70 <_vfprintf_r+0x88>
 80071b6:	e5d8      	b.n	8006d6a <_vfprintf_r+0x82>
 80071b8:	2378      	movs	r3, #120	@ 0x78
 80071ba:	e7d3      	b.n	8007164 <_vfprintf_r+0x47c>
 80071bc:	0800b58c 	.word	0x0800b58c
 80071c0:	7fefffff 	.word	0x7fefffff
 80071c4:	0800b57c 	.word	0x0800b57c
 80071c8:	0800b580 	.word	0x0800b580
 80071cc:	0800b584 	.word	0x0800b584
 80071d0:	0800b588 	.word	0x0800b588
 80071d4:	1c69      	adds	r1, r5, #1
 80071d6:	f000 8087 	beq.w	80072e8 <_vfprintf_r+0x600>
 80071da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071dc:	f023 0320 	bic.w	r3, r3, #32
 80071e0:	2b47      	cmp	r3, #71	@ 0x47
 80071e2:	d102      	bne.n	80071ea <_vfprintf_r+0x502>
 80071e4:	b90d      	cbnz	r5, 80071ea <_vfprintf_r+0x502>
 80071e6:	46a9      	mov	r9, r5
 80071e8:	2501      	movs	r5, #1
 80071ea:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 80071ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80071f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	da7a      	bge.n	80072ec <_vfprintf_r+0x604>
 80071f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071f8:	9318      	str	r3, [sp, #96]	@ 0x60
 80071fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071fc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007200:	9319      	str	r3, [sp, #100]	@ 0x64
 8007202:	232d      	movs	r3, #45	@ 0x2d
 8007204:	9320      	str	r3, [sp, #128]	@ 0x80
 8007206:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007208:	f023 0320 	bic.w	r3, r3, #32
 800720c:	2b41      	cmp	r3, #65	@ 0x41
 800720e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007210:	f040 81d8 	bne.w	80075c4 <_vfprintf_r+0x8dc>
 8007214:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007218:	aa24      	add	r2, sp, #144	@ 0x90
 800721a:	f002 f8f1 	bl	8009400 <frexp>
 800721e:	2200      	movs	r2, #0
 8007220:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007224:	f7f9 f958 	bl	80004d8 <__aeabi_dmul>
 8007228:	4602      	mov	r2, r0
 800722a:	460b      	mov	r3, r1
 800722c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007230:	2200      	movs	r2, #0
 8007232:	2300      	movs	r3, #0
 8007234:	f7f9 fbb8 	bl	80009a8 <__aeabi_dcmpeq>
 8007238:	b108      	cbz	r0, 800723e <_vfprintf_r+0x556>
 800723a:	2301      	movs	r3, #1
 800723c:	9324      	str	r3, [sp, #144]	@ 0x90
 800723e:	4a2f      	ldr	r2, [pc, #188]	@ (80072fc <_vfprintf_r+0x614>)
 8007240:	4b2f      	ldr	r3, [pc, #188]	@ (8007300 <_vfprintf_r+0x618>)
 8007242:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007244:	4656      	mov	r6, sl
 8007246:	2961      	cmp	r1, #97	@ 0x61
 8007248:	bf18      	it	ne
 800724a:	461a      	movne	r2, r3
 800724c:	1e6f      	subs	r7, r5, #1
 800724e:	9214      	str	r2, [sp, #80]	@ 0x50
 8007250:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007254:	2200      	movs	r2, #0
 8007256:	4b2b      	ldr	r3, [pc, #172]	@ (8007304 <_vfprintf_r+0x61c>)
 8007258:	f7f9 f93e 	bl	80004d8 <__aeabi_dmul>
 800725c:	4602      	mov	r2, r0
 800725e:	460b      	mov	r3, r1
 8007260:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007264:	f7f9 fbe8 	bl	8000a38 <__aeabi_d2iz>
 8007268:	9017      	str	r0, [sp, #92]	@ 0x5c
 800726a:	f7f9 f8cb 	bl	8000404 <__aeabi_i2d>
 800726e:	4602      	mov	r2, r0
 8007270:	460b      	mov	r3, r1
 8007272:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007276:	f7f8 ff77 	bl	8000168 <__aeabi_dsub>
 800727a:	4602      	mov	r2, r0
 800727c:	460b      	mov	r3, r1
 800727e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007282:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007284:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007286:	5c9b      	ldrb	r3, [r3, r2]
 8007288:	1c7a      	adds	r2, r7, #1
 800728a:	f806 3b01 	strb.w	r3, [r6], #1
 800728e:	d006      	beq.n	800729e <_vfprintf_r+0x5b6>
 8007290:	1e7b      	subs	r3, r7, #1
 8007292:	9321      	str	r3, [sp, #132]	@ 0x84
 8007294:	2200      	movs	r2, #0
 8007296:	2300      	movs	r3, #0
 8007298:	f7f9 fb86 	bl	80009a8 <__aeabi_dcmpeq>
 800729c:	b360      	cbz	r0, 80072f8 <_vfprintf_r+0x610>
 800729e:	2200      	movs	r2, #0
 80072a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80072a4:	4b18      	ldr	r3, [pc, #96]	@ (8007308 <_vfprintf_r+0x620>)
 80072a6:	f7f9 fba7 	bl	80009f8 <__aeabi_dcmpgt>
 80072aa:	bb78      	cbnz	r0, 800730c <_vfprintf_r+0x624>
 80072ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80072b0:	2200      	movs	r2, #0
 80072b2:	4b15      	ldr	r3, [pc, #84]	@ (8007308 <_vfprintf_r+0x620>)
 80072b4:	f7f9 fb78 	bl	80009a8 <__aeabi_dcmpeq>
 80072b8:	b110      	cbz	r0, 80072c0 <_vfprintf_r+0x5d8>
 80072ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80072bc:	07db      	lsls	r3, r3, #31
 80072be:	d425      	bmi.n	800730c <_vfprintf_r+0x624>
 80072c0:	4633      	mov	r3, r6
 80072c2:	2030      	movs	r0, #48	@ 0x30
 80072c4:	19f1      	adds	r1, r6, r7
 80072c6:	1aca      	subs	r2, r1, r3
 80072c8:	2a00      	cmp	r2, #0
 80072ca:	f280 8178 	bge.w	80075be <_vfprintf_r+0x8d6>
 80072ce:	1c7b      	adds	r3, r7, #1
 80072d0:	3701      	adds	r7, #1
 80072d2:	bfb8      	it	lt
 80072d4:	2300      	movlt	r3, #0
 80072d6:	441e      	add	r6, r3
 80072d8:	e02c      	b.n	8007334 <_vfprintf_r+0x64c>
 80072da:	f04f 0900 	mov.w	r9, #0
 80072de:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 80072e2:	e782      	b.n	80071ea <_vfprintf_r+0x502>
 80072e4:	4681      	mov	r9, r0
 80072e6:	e780      	b.n	80071ea <_vfprintf_r+0x502>
 80072e8:	2506      	movs	r5, #6
 80072ea:	e77e      	b.n	80071ea <_vfprintf_r+0x502>
 80072ec:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80072f0:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 80072f4:	2300      	movs	r3, #0
 80072f6:	e785      	b.n	8007204 <_vfprintf_r+0x51c>
 80072f8:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 80072fa:	e7a9      	b.n	8007250 <_vfprintf_r+0x568>
 80072fc:	0800b58c 	.word	0x0800b58c
 8007300:	0800b59d 	.word	0x0800b59d
 8007304:	40300000 	.word	0x40300000
 8007308:	3fe00000 	.word	0x3fe00000
 800730c:	2030      	movs	r0, #48	@ 0x30
 800730e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007310:	9628      	str	r6, [sp, #160]	@ 0xa0
 8007312:	7bd9      	ldrb	r1, [r3, #15]
 8007314:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8007316:	1e53      	subs	r3, r2, #1
 8007318:	9328      	str	r3, [sp, #160]	@ 0xa0
 800731a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800731e:	428b      	cmp	r3, r1
 8007320:	f000 814a 	beq.w	80075b8 <_vfprintf_r+0x8d0>
 8007324:	2b39      	cmp	r3, #57	@ 0x39
 8007326:	bf0b      	itete	eq
 8007328:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 800732a:	3301      	addne	r3, #1
 800732c:	7a9b      	ldrbeq	r3, [r3, #10]
 800732e:	b2db      	uxtbne	r3, r3
 8007330:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007334:	eba6 030a 	sub.w	r3, r6, sl
 8007338:	9308      	str	r3, [sp, #32]
 800733a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800733c:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 800733e:	2b47      	cmp	r3, #71	@ 0x47
 8007340:	f040 8189 	bne.w	8007656 <_vfprintf_r+0x96e>
 8007344:	1cf0      	adds	r0, r6, #3
 8007346:	db02      	blt.n	800734e <_vfprintf_r+0x666>
 8007348:	42b5      	cmp	r5, r6
 800734a:	f280 81a7 	bge.w	800769c <_vfprintf_r+0x9b4>
 800734e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007350:	3b02      	subs	r3, #2
 8007352:	930a      	str	r3, [sp, #40]	@ 0x28
 8007354:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007356:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 800735a:	f021 0120 	bic.w	r1, r1, #32
 800735e:	2941      	cmp	r1, #65	@ 0x41
 8007360:	bf08      	it	eq
 8007362:	320f      	addeq	r2, #15
 8007364:	f106 33ff 	add.w	r3, r6, #4294967295
 8007368:	bf06      	itte	eq
 800736a:	b2d2      	uxtbeq	r2, r2
 800736c:	2101      	moveq	r1, #1
 800736e:	2100      	movne	r1, #0
 8007370:	2b00      	cmp	r3, #0
 8007372:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 8007376:	bfb4      	ite	lt
 8007378:	222d      	movlt	r2, #45	@ 0x2d
 800737a:	222b      	movge	r2, #43	@ 0x2b
 800737c:	9324      	str	r3, [sp, #144]	@ 0x90
 800737e:	bfb8      	it	lt
 8007380:	f1c6 0301 	rsblt	r3, r6, #1
 8007384:	2b09      	cmp	r3, #9
 8007386:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 800738a:	f340 817a 	ble.w	8007682 <_vfprintf_r+0x99a>
 800738e:	260a      	movs	r6, #10
 8007390:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 8007394:	fbb3 f5f6 	udiv	r5, r3, r6
 8007398:	4602      	mov	r2, r0
 800739a:	fb06 3115 	mls	r1, r6, r5, r3
 800739e:	3130      	adds	r1, #48	@ 0x30
 80073a0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80073a4:	4619      	mov	r1, r3
 80073a6:	2963      	cmp	r1, #99	@ 0x63
 80073a8:	462b      	mov	r3, r5
 80073aa:	f100 30ff 	add.w	r0, r0, #4294967295
 80073ae:	dcf1      	bgt.n	8007394 <_vfprintf_r+0x6ac>
 80073b0:	3330      	adds	r3, #48	@ 0x30
 80073b2:	1e91      	subs	r1, r2, #2
 80073b4:	f800 3c01 	strb.w	r3, [r0, #-1]
 80073b8:	460b      	mov	r3, r1
 80073ba:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 80073be:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 80073c2:	4283      	cmp	r3, r0
 80073c4:	f0c0 8158 	bcc.w	8007678 <_vfprintf_r+0x990>
 80073c8:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 80073cc:	1a9b      	subs	r3, r3, r2
 80073ce:	4281      	cmp	r1, r0
 80073d0:	bf88      	it	hi
 80073d2:	2300      	movhi	r3, #0
 80073d4:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 80073d8:	441a      	add	r2, r3
 80073da:	ab26      	add	r3, sp, #152	@ 0x98
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	9a08      	ldr	r2, [sp, #32]
 80073e0:	931c      	str	r3, [sp, #112]	@ 0x70
 80073e2:	2a01      	cmp	r2, #1
 80073e4:	eb03 0502 	add.w	r5, r3, r2
 80073e8:	dc02      	bgt.n	80073f0 <_vfprintf_r+0x708>
 80073ea:	f01b 0f01 	tst.w	fp, #1
 80073ee:	d001      	beq.n	80073f4 <_vfprintf_r+0x70c>
 80073f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80073f2:	441d      	add	r5, r3
 80073f4:	2700      	movs	r7, #0
 80073f6:	463e      	mov	r6, r7
 80073f8:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 80073fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007400:	9315      	str	r3, [sp, #84]	@ 0x54
 8007402:	970c      	str	r7, [sp, #48]	@ 0x30
 8007404:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007406:	2b00      	cmp	r3, #0
 8007408:	f040 818f 	bne.w	800772a <_vfprintf_r+0xa42>
 800740c:	2300      	movs	r3, #0
 800740e:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 8007412:	9314      	str	r3, [sp, #80]	@ 0x50
 8007414:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007416:	42ab      	cmp	r3, r5
 8007418:	bfb8      	it	lt
 800741a:	462b      	movlt	r3, r5
 800741c:	9315      	str	r3, [sp, #84]	@ 0x54
 800741e:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8007422:	b113      	cbz	r3, 800742a <_vfprintf_r+0x742>
 8007424:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007426:	3301      	adds	r3, #1
 8007428:	9315      	str	r3, [sp, #84]	@ 0x54
 800742a:	f01b 0302 	ands.w	r3, fp, #2
 800742e:	9320      	str	r3, [sp, #128]	@ 0x80
 8007430:	bf1e      	ittt	ne
 8007432:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8007434:	3302      	addne	r3, #2
 8007436:	9315      	strne	r3, [sp, #84]	@ 0x54
 8007438:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 800743c:	9321      	str	r3, [sp, #132]	@ 0x84
 800743e:	d121      	bne.n	8007484 <_vfprintf_r+0x79c>
 8007440:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007442:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007444:	1a9b      	subs	r3, r3, r2
 8007446:	2b00      	cmp	r3, #0
 8007448:	9317      	str	r3, [sp, #92]	@ 0x5c
 800744a:	dd1b      	ble.n	8007484 <_vfprintf_r+0x79c>
 800744c:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8007450:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007452:	3201      	adds	r2, #1
 8007454:	2810      	cmp	r0, #16
 8007456:	489e      	ldr	r0, [pc, #632]	@ (80076d0 <_vfprintf_r+0x9e8>)
 8007458:	f104 0108 	add.w	r1, r4, #8
 800745c:	6020      	str	r0, [r4, #0]
 800745e:	f300 8299 	bgt.w	8007994 <_vfprintf_r+0xcac>
 8007462:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007464:	2a07      	cmp	r2, #7
 8007466:	4403      	add	r3, r0
 8007468:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800746c:	6060      	str	r0, [r4, #4]
 800746e:	f340 82a6 	ble.w	80079be <_vfprintf_r+0xcd6>
 8007472:	4641      	mov	r1, r8
 8007474:	9807      	ldr	r0, [sp, #28]
 8007476:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007478:	f000 fe82 	bl	8008180 <__sprint_r>
 800747c:	2800      	cmp	r0, #0
 800747e:	f040 85d7 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007482:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007484:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 8007488:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800748a:	b16a      	cbz	r2, 80074a8 <_vfprintf_r+0x7c0>
 800748c:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8007490:	6022      	str	r2, [r4, #0]
 8007492:	2201      	movs	r2, #1
 8007494:	4413      	add	r3, r2
 8007496:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007498:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800749a:	6062      	str	r2, [r4, #4]
 800749c:	4413      	add	r3, r2
 800749e:	2b07      	cmp	r3, #7
 80074a0:	932b      	str	r3, [sp, #172]	@ 0xac
 80074a2:	f300 828e 	bgt.w	80079c2 <_vfprintf_r+0xcda>
 80074a6:	3408      	adds	r4, #8
 80074a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80074aa:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80074ac:	b162      	cbz	r2, 80074c8 <_vfprintf_r+0x7e0>
 80074ae:	aa23      	add	r2, sp, #140	@ 0x8c
 80074b0:	6022      	str	r2, [r4, #0]
 80074b2:	2202      	movs	r2, #2
 80074b4:	4413      	add	r3, r2
 80074b6:	932c      	str	r3, [sp, #176]	@ 0xb0
 80074b8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80074ba:	6062      	str	r2, [r4, #4]
 80074bc:	3301      	adds	r3, #1
 80074be:	2b07      	cmp	r3, #7
 80074c0:	932b      	str	r3, [sp, #172]	@ 0xac
 80074c2:	f300 8288 	bgt.w	80079d6 <_vfprintf_r+0xcee>
 80074c6:	3408      	adds	r4, #8
 80074c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074ca:	2b80      	cmp	r3, #128	@ 0x80
 80074cc:	d121      	bne.n	8007512 <_vfprintf_r+0x82a>
 80074ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80074d0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	9317      	str	r3, [sp, #92]	@ 0x5c
 80074d8:	dd1b      	ble.n	8007512 <_vfprintf_r+0x82a>
 80074da:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 80074de:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80074e0:	3201      	adds	r2, #1
 80074e2:	2810      	cmp	r0, #16
 80074e4:	487b      	ldr	r0, [pc, #492]	@ (80076d4 <_vfprintf_r+0x9ec>)
 80074e6:	f104 0108 	add.w	r1, r4, #8
 80074ea:	6020      	str	r0, [r4, #0]
 80074ec:	f300 827d 	bgt.w	80079ea <_vfprintf_r+0xd02>
 80074f0:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80074f2:	2a07      	cmp	r2, #7
 80074f4:	4403      	add	r3, r0
 80074f6:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80074fa:	6060      	str	r0, [r4, #4]
 80074fc:	f340 828a 	ble.w	8007a14 <_vfprintf_r+0xd2c>
 8007500:	4641      	mov	r1, r8
 8007502:	9807      	ldr	r0, [sp, #28]
 8007504:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007506:	f000 fe3b 	bl	8008180 <__sprint_r>
 800750a:	2800      	cmp	r0, #0
 800750c:	f040 8590 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007510:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007512:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007514:	1b5b      	subs	r3, r3, r5
 8007516:	2b00      	cmp	r3, #0
 8007518:	9314      	str	r3, [sp, #80]	@ 0x50
 800751a:	dd1b      	ble.n	8007554 <_vfprintf_r+0x86c>
 800751c:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8007520:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8007522:	3201      	adds	r2, #1
 8007524:	2810      	cmp	r0, #16
 8007526:	486b      	ldr	r0, [pc, #428]	@ (80076d4 <_vfprintf_r+0x9ec>)
 8007528:	f104 0108 	add.w	r1, r4, #8
 800752c:	6020      	str	r0, [r4, #0]
 800752e:	f300 8273 	bgt.w	8007a18 <_vfprintf_r+0xd30>
 8007532:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8007534:	2a07      	cmp	r2, #7
 8007536:	4403      	add	r3, r0
 8007538:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800753c:	6060      	str	r0, [r4, #4]
 800753e:	f340 8280 	ble.w	8007a42 <_vfprintf_r+0xd5a>
 8007542:	4641      	mov	r1, r8
 8007544:	9807      	ldr	r0, [sp, #28]
 8007546:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007548:	f000 fe1a 	bl	8008180 <__sprint_r>
 800754c:	2800      	cmp	r0, #0
 800754e:	f040 856f 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007552:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007554:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007556:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 800755a:	9314      	str	r3, [sp, #80]	@ 0x50
 800755c:	f040 8278 	bne.w	8007a50 <_vfprintf_r+0xd68>
 8007560:	e9c4 a500 	strd	sl, r5, [r4]
 8007564:	441d      	add	r5, r3
 8007566:	952c      	str	r5, [sp, #176]	@ 0xb0
 8007568:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800756a:	3301      	adds	r3, #1
 800756c:	2b07      	cmp	r3, #7
 800756e:	932b      	str	r3, [sp, #172]	@ 0xac
 8007570:	f300 82b4 	bgt.w	8007adc <_vfprintf_r+0xdf4>
 8007574:	3408      	adds	r4, #8
 8007576:	f01b 0f04 	tst.w	fp, #4
 800757a:	f040 853b 	bne.w	8007ff4 <_vfprintf_r+0x130c>
 800757e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 8007582:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8007584:	428a      	cmp	r2, r1
 8007586:	bfac      	ite	ge
 8007588:	189b      	addge	r3, r3, r2
 800758a:	185b      	addlt	r3, r3, r1
 800758c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800758e:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007590:	b13b      	cbz	r3, 80075a2 <_vfprintf_r+0x8ba>
 8007592:	4641      	mov	r1, r8
 8007594:	9807      	ldr	r0, [sp, #28]
 8007596:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007598:	f000 fdf2 	bl	8008180 <__sprint_r>
 800759c:	2800      	cmp	r0, #0
 800759e:	f040 8547 	bne.w	8008030 <_vfprintf_r+0x1348>
 80075a2:	2300      	movs	r3, #0
 80075a4:	932b      	str	r3, [sp, #172]	@ 0xac
 80075a6:	f1b9 0f00 	cmp.w	r9, #0
 80075aa:	f040 855d 	bne.w	8008068 <_vfprintf_r+0x1380>
 80075ae:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80075b0:	ac2d      	add	r4, sp, #180	@ 0xb4
 80075b2:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 80075b6:	e416      	b.n	8006de6 <_vfprintf_r+0xfe>
 80075b8:	f802 0c01 	strb.w	r0, [r2, #-1]
 80075bc:	e6aa      	b.n	8007314 <_vfprintf_r+0x62c>
 80075be:	f803 0b01 	strb.w	r0, [r3], #1
 80075c2:	e680      	b.n	80072c6 <_vfprintf_r+0x5de>
 80075c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075c6:	2b46      	cmp	r3, #70	@ 0x46
 80075c8:	d004      	beq.n	80075d4 <_vfprintf_r+0x8ec>
 80075ca:	2b45      	cmp	r3, #69	@ 0x45
 80075cc:	d11c      	bne.n	8007608 <_vfprintf_r+0x920>
 80075ce:	1c6e      	adds	r6, r5, #1
 80075d0:	2302      	movs	r3, #2
 80075d2:	e001      	b.n	80075d8 <_vfprintf_r+0x8f0>
 80075d4:	462e      	mov	r6, r5
 80075d6:	2303      	movs	r3, #3
 80075d8:	aa28      	add	r2, sp, #160	@ 0xa0
 80075da:	9204      	str	r2, [sp, #16]
 80075dc:	aa25      	add	r2, sp, #148	@ 0x94
 80075de:	9203      	str	r2, [sp, #12]
 80075e0:	aa24      	add	r2, sp, #144	@ 0x90
 80075e2:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	9807      	ldr	r0, [sp, #28]
 80075ea:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 80075ee:	f002 f803 	bl	80095f8 <_dtoa_r>
 80075f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075f4:	4682      	mov	sl, r0
 80075f6:	2b47      	cmp	r3, #71	@ 0x47
 80075f8:	d119      	bne.n	800762e <_vfprintf_r+0x946>
 80075fa:	f01b 0f01 	tst.w	fp, #1
 80075fe:	d105      	bne.n	800760c <_vfprintf_r+0x924>
 8007600:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007602:	eba3 030a 	sub.w	r3, r3, sl
 8007606:	e697      	b.n	8007338 <_vfprintf_r+0x650>
 8007608:	462e      	mov	r6, r5
 800760a:	e7e1      	b.n	80075d0 <_vfprintf_r+0x8e8>
 800760c:	1987      	adds	r7, r0, r6
 800760e:	2200      	movs	r2, #0
 8007610:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007614:	2300      	movs	r3, #0
 8007616:	f7f9 f9c7 	bl	80009a8 <__aeabi_dcmpeq>
 800761a:	b100      	cbz	r0, 800761e <_vfprintf_r+0x936>
 800761c:	9728      	str	r7, [sp, #160]	@ 0xa0
 800761e:	2230      	movs	r2, #48	@ 0x30
 8007620:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007622:	429f      	cmp	r7, r3
 8007624:	d9ec      	bls.n	8007600 <_vfprintf_r+0x918>
 8007626:	1c59      	adds	r1, r3, #1
 8007628:	9128      	str	r1, [sp, #160]	@ 0xa0
 800762a:	701a      	strb	r2, [r3, #0]
 800762c:	e7f8      	b.n	8007620 <_vfprintf_r+0x938>
 800762e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007630:	1987      	adds	r7, r0, r6
 8007632:	2b46      	cmp	r3, #70	@ 0x46
 8007634:	d1eb      	bne.n	800760e <_vfprintf_r+0x926>
 8007636:	7803      	ldrb	r3, [r0, #0]
 8007638:	2b30      	cmp	r3, #48	@ 0x30
 800763a:	d109      	bne.n	8007650 <_vfprintf_r+0x968>
 800763c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007640:	2200      	movs	r2, #0
 8007642:	2300      	movs	r3, #0
 8007644:	f7f9 f9b0 	bl	80009a8 <__aeabi_dcmpeq>
 8007648:	b910      	cbnz	r0, 8007650 <_vfprintf_r+0x968>
 800764a:	f1c6 0601 	rsb	r6, r6, #1
 800764e:	9624      	str	r6, [sp, #144]	@ 0x90
 8007650:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007652:	441f      	add	r7, r3
 8007654:	e7db      	b.n	800760e <_vfprintf_r+0x926>
 8007656:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007658:	2b46      	cmp	r3, #70	@ 0x46
 800765a:	f47f ae7b 	bne.w	8007354 <_vfprintf_r+0x66c>
 800765e:	f00b 0301 	and.w	r3, fp, #1
 8007662:	2e00      	cmp	r6, #0
 8007664:	ea43 0305 	orr.w	r3, r3, r5
 8007668:	dd25      	ble.n	80076b6 <_vfprintf_r+0x9ce>
 800766a:	b37b      	cbz	r3, 80076cc <_vfprintf_r+0x9e4>
 800766c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800766e:	18f3      	adds	r3, r6, r3
 8007670:	441d      	add	r5, r3
 8007672:	2366      	movs	r3, #102	@ 0x66
 8007674:	930a      	str	r3, [sp, #40]	@ 0x28
 8007676:	e032      	b.n	80076de <_vfprintf_r+0x9f6>
 8007678:	f813 6b01 	ldrb.w	r6, [r3], #1
 800767c:	f805 6f01 	strb.w	r6, [r5, #1]!
 8007680:	e69f      	b.n	80073c2 <_vfprintf_r+0x6da>
 8007682:	b941      	cbnz	r1, 8007696 <_vfprintf_r+0x9ae>
 8007684:	2230      	movs	r2, #48	@ 0x30
 8007686:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 800768a:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 800768e:	3330      	adds	r3, #48	@ 0x30
 8007690:	f802 3b01 	strb.w	r3, [r2], #1
 8007694:	e6a1      	b.n	80073da <_vfprintf_r+0x6f2>
 8007696:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 800769a:	e7f8      	b.n	800768e <_vfprintf_r+0x9a6>
 800769c:	9b08      	ldr	r3, [sp, #32]
 800769e:	42b3      	cmp	r3, r6
 80076a0:	dd0d      	ble.n	80076be <_vfprintf_r+0x9d6>
 80076a2:	9b08      	ldr	r3, [sp, #32]
 80076a4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80076a6:	2e00      	cmp	r6, #0
 80076a8:	eb03 0502 	add.w	r5, r3, r2
 80076ac:	dc0c      	bgt.n	80076c8 <_vfprintf_r+0x9e0>
 80076ae:	f1c6 0301 	rsb	r3, r6, #1
 80076b2:	441d      	add	r5, r3
 80076b4:	e008      	b.n	80076c8 <_vfprintf_r+0x9e0>
 80076b6:	b17b      	cbz	r3, 80076d8 <_vfprintf_r+0x9f0>
 80076b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80076ba:	3301      	adds	r3, #1
 80076bc:	e7d8      	b.n	8007670 <_vfprintf_r+0x988>
 80076be:	f01b 0f01 	tst.w	fp, #1
 80076c2:	d01f      	beq.n	8007704 <_vfprintf_r+0xa1c>
 80076c4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80076c6:	18f5      	adds	r5, r6, r3
 80076c8:	2367      	movs	r3, #103	@ 0x67
 80076ca:	e7d3      	b.n	8007674 <_vfprintf_r+0x98c>
 80076cc:	4635      	mov	r5, r6
 80076ce:	e7d0      	b.n	8007672 <_vfprintf_r+0x98a>
 80076d0:	0800b5e0 	.word	0x0800b5e0
 80076d4:	0800b5d0 	.word	0x0800b5d0
 80076d8:	2366      	movs	r3, #102	@ 0x66
 80076da:	2501      	movs	r5, #1
 80076dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80076de:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 80076e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80076e4:	d01f      	beq.n	8007726 <_vfprintf_r+0xa3e>
 80076e6:	2700      	movs	r7, #0
 80076e8:	2e00      	cmp	r6, #0
 80076ea:	970c      	str	r7, [sp, #48]	@ 0x30
 80076ec:	f77f ae8a 	ble.w	8007404 <_vfprintf_r+0x71c>
 80076f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	2bff      	cmp	r3, #255	@ 0xff
 80076f6:	d107      	bne.n	8007708 <_vfprintf_r+0xa20>
 80076f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076fa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80076fc:	443b      	add	r3, r7
 80076fe:	fb02 5503 	mla	r5, r2, r3, r5
 8007702:	e67f      	b.n	8007404 <_vfprintf_r+0x71c>
 8007704:	4635      	mov	r5, r6
 8007706:	e7df      	b.n	80076c8 <_vfprintf_r+0x9e0>
 8007708:	42b3      	cmp	r3, r6
 800770a:	daf5      	bge.n	80076f8 <_vfprintf_r+0xa10>
 800770c:	1af6      	subs	r6, r6, r3
 800770e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007710:	785b      	ldrb	r3, [r3, #1]
 8007712:	b133      	cbz	r3, 8007722 <_vfprintf_r+0xa3a>
 8007714:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007716:	3301      	adds	r3, #1
 8007718:	930c      	str	r3, [sp, #48]	@ 0x30
 800771a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800771c:	3301      	adds	r3, #1
 800771e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007720:	e7e6      	b.n	80076f0 <_vfprintf_r+0xa08>
 8007722:	3701      	adds	r7, #1
 8007724:	e7e4      	b.n	80076f0 <_vfprintf_r+0xa08>
 8007726:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8007728:	e66c      	b.n	8007404 <_vfprintf_r+0x71c>
 800772a:	232d      	movs	r3, #45	@ 0x2d
 800772c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007730:	e66c      	b.n	800740c <_vfprintf_r+0x724>
 8007732:	f01b 0f20 	tst.w	fp, #32
 8007736:	d007      	beq.n	8007748 <_vfprintf_r+0xa60>
 8007738:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800773a:	6833      	ldr	r3, [r6, #0]
 800773c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800773e:	17d2      	asrs	r2, r2, #31
 8007740:	e9c3 1200 	strd	r1, r2, [r3]
 8007744:	3604      	adds	r6, #4
 8007746:	e734      	b.n	80075b2 <_vfprintf_r+0x8ca>
 8007748:	f01b 0f10 	tst.w	fp, #16
 800774c:	d003      	beq.n	8007756 <_vfprintf_r+0xa6e>
 800774e:	6833      	ldr	r3, [r6, #0]
 8007750:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007752:	601a      	str	r2, [r3, #0]
 8007754:	e7f6      	b.n	8007744 <_vfprintf_r+0xa5c>
 8007756:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 800775a:	d003      	beq.n	8007764 <_vfprintf_r+0xa7c>
 800775c:	6833      	ldr	r3, [r6, #0]
 800775e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007760:	801a      	strh	r2, [r3, #0]
 8007762:	e7ef      	b.n	8007744 <_vfprintf_r+0xa5c>
 8007764:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8007768:	d0f1      	beq.n	800774e <_vfprintf_r+0xa66>
 800776a:	6833      	ldr	r3, [r6, #0]
 800776c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800776e:	701a      	strb	r2, [r3, #0]
 8007770:	e7e8      	b.n	8007744 <_vfprintf_r+0xa5c>
 8007772:	f04b 0b10 	orr.w	fp, fp, #16
 8007776:	f01b 0320 	ands.w	r3, fp, #32
 800777a:	d01e      	beq.n	80077ba <_vfprintf_r+0xad2>
 800777c:	3607      	adds	r6, #7
 800777e:	f026 0307 	bic.w	r3, r6, #7
 8007782:	461a      	mov	r2, r3
 8007784:	f852 6b08 	ldr.w	r6, [r2], #8
 8007788:	685f      	ldr	r7, [r3, #4]
 800778a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800778c:	2300      	movs	r3, #0
 800778e:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8007792:	2200      	movs	r2, #0
 8007794:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8007798:	1c6a      	adds	r2, r5, #1
 800779a:	f000 847a 	beq.w	8008092 <_vfprintf_r+0x13aa>
 800779e:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 80077a2:	920c      	str	r2, [sp, #48]	@ 0x30
 80077a4:	ea56 0207 	orrs.w	r2, r6, r7
 80077a8:	f040 8479 	bne.w	800809e <_vfprintf_r+0x13b6>
 80077ac:	2d00      	cmp	r5, #0
 80077ae:	f000 80dc 	beq.w	800796a <_vfprintf_r+0xc82>
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	f040 8476 	bne.w	80080a4 <_vfprintf_r+0x13bc>
 80077b8:	e081      	b.n	80078be <_vfprintf_r+0xbd6>
 80077ba:	4632      	mov	r2, r6
 80077bc:	f852 6b04 	ldr.w	r6, [r2], #4
 80077c0:	f01b 0710 	ands.w	r7, fp, #16
 80077c4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80077c6:	d001      	beq.n	80077cc <_vfprintf_r+0xae4>
 80077c8:	461f      	mov	r7, r3
 80077ca:	e7df      	b.n	800778c <_vfprintf_r+0xaa4>
 80077cc:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80077d0:	d001      	beq.n	80077d6 <_vfprintf_r+0xaee>
 80077d2:	b2b6      	uxth	r6, r6
 80077d4:	e7da      	b.n	800778c <_vfprintf_r+0xaa4>
 80077d6:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80077da:	d0d7      	beq.n	800778c <_vfprintf_r+0xaa4>
 80077dc:	b2f6      	uxtb	r6, r6
 80077de:	e7f3      	b.n	80077c8 <_vfprintf_r+0xae0>
 80077e0:	4633      	mov	r3, r6
 80077e2:	f853 6b04 	ldr.w	r6, [r3], #4
 80077e6:	2278      	movs	r2, #120	@ 0x78
 80077e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077ea:	f647 0330 	movw	r3, #30768	@ 0x7830
 80077ee:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 80077f2:	4b95      	ldr	r3, [pc, #596]	@ (8007a48 <_vfprintf_r+0xd60>)
 80077f4:	2700      	movs	r7, #0
 80077f6:	931d      	str	r3, [sp, #116]	@ 0x74
 80077f8:	f04b 0b02 	orr.w	fp, fp, #2
 80077fc:	2302      	movs	r3, #2
 80077fe:	920a      	str	r2, [sp, #40]	@ 0x28
 8007800:	e7c7      	b.n	8007792 <_vfprintf_r+0xaaa>
 8007802:	4633      	mov	r3, r6
 8007804:	2600      	movs	r6, #0
 8007806:	f853 ab04 	ldr.w	sl, [r3], #4
 800780a:	1c69      	adds	r1, r5, #1
 800780c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800780e:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8007812:	d00f      	beq.n	8007834 <_vfprintf_r+0xb4c>
 8007814:	462a      	mov	r2, r5
 8007816:	4631      	mov	r1, r6
 8007818:	4650      	mov	r0, sl
 800781a:	f001 fdd5 	bl	80093c8 <memchr>
 800781e:	4681      	mov	r9, r0
 8007820:	2800      	cmp	r0, #0
 8007822:	f43f ac84 	beq.w	800712e <_vfprintf_r+0x446>
 8007826:	46b1      	mov	r9, r6
 8007828:	4637      	mov	r7, r6
 800782a:	eba0 050a 	sub.w	r5, r0, sl
 800782e:	9614      	str	r6, [sp, #80]	@ 0x50
 8007830:	960c      	str	r6, [sp, #48]	@ 0x30
 8007832:	e5ef      	b.n	8007414 <_vfprintf_r+0x72c>
 8007834:	4650      	mov	r0, sl
 8007836:	f7f8 fc8b 	bl	8000150 <strlen>
 800783a:	46b1      	mov	r9, r6
 800783c:	4605      	mov	r5, r0
 800783e:	e476      	b.n	800712e <_vfprintf_r+0x446>
 8007840:	f04b 0b10 	orr.w	fp, fp, #16
 8007844:	f01b 0320 	ands.w	r3, fp, #32
 8007848:	d009      	beq.n	800785e <_vfprintf_r+0xb76>
 800784a:	3607      	adds	r6, #7
 800784c:	f026 0307 	bic.w	r3, r6, #7
 8007850:	461a      	mov	r2, r3
 8007852:	f852 6b08 	ldr.w	r6, [r2], #8
 8007856:	685f      	ldr	r7, [r3, #4]
 8007858:	920b      	str	r2, [sp, #44]	@ 0x2c
 800785a:	2301      	movs	r3, #1
 800785c:	e799      	b.n	8007792 <_vfprintf_r+0xaaa>
 800785e:	4632      	mov	r2, r6
 8007860:	f852 6b04 	ldr.w	r6, [r2], #4
 8007864:	f01b 0710 	ands.w	r7, fp, #16
 8007868:	920b      	str	r2, [sp, #44]	@ 0x2c
 800786a:	d001      	beq.n	8007870 <_vfprintf_r+0xb88>
 800786c:	461f      	mov	r7, r3
 800786e:	e7f4      	b.n	800785a <_vfprintf_r+0xb72>
 8007870:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8007874:	d001      	beq.n	800787a <_vfprintf_r+0xb92>
 8007876:	b2b6      	uxth	r6, r6
 8007878:	e7ef      	b.n	800785a <_vfprintf_r+0xb72>
 800787a:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 800787e:	d0ec      	beq.n	800785a <_vfprintf_r+0xb72>
 8007880:	b2f6      	uxtb	r6, r6
 8007882:	e7f3      	b.n	800786c <_vfprintf_r+0xb84>
 8007884:	4b71      	ldr	r3, [pc, #452]	@ (8007a4c <_vfprintf_r+0xd64>)
 8007886:	f7ff bb43 	b.w	8006f10 <_vfprintf_r+0x228>
 800788a:	4632      	mov	r2, r6
 800788c:	f852 6b04 	ldr.w	r6, [r2], #4
 8007890:	f01b 0710 	ands.w	r7, fp, #16
 8007894:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007896:	d002      	beq.n	800789e <_vfprintf_r+0xbb6>
 8007898:	461f      	mov	r7, r3
 800789a:	f7ff bb46 	b.w	8006f2a <_vfprintf_r+0x242>
 800789e:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80078a2:	d002      	beq.n	80078aa <_vfprintf_r+0xbc2>
 80078a4:	b2b6      	uxth	r6, r6
 80078a6:	f7ff bb40 	b.w	8006f2a <_vfprintf_r+0x242>
 80078aa:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80078ae:	f43f ab3c 	beq.w	8006f2a <_vfprintf_r+0x242>
 80078b2:	b2f6      	uxtb	r6, r6
 80078b4:	e7f0      	b.n	8007898 <_vfprintf_r+0xbb0>
 80078b6:	2e0a      	cmp	r6, #10
 80078b8:	f177 0300 	sbcs.w	r3, r7, #0
 80078bc:	d207      	bcs.n	80078ce <_vfprintf_r+0xbe6>
 80078be:	3630      	adds	r6, #48	@ 0x30
 80078c0:	b2f6      	uxtb	r6, r6
 80078c2:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 80078c6:	f20d 1a57 	addw	sl, sp, #343	@ 0x157
 80078ca:	f000 bc07 	b.w	80080dc <_vfprintf_r+0x13f4>
 80078ce:	2300      	movs	r3, #0
 80078d0:	9308      	str	r3, [sp, #32]
 80078d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078d4:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 80078d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078dc:	9314      	str	r3, [sp, #80]	@ 0x50
 80078de:	220a      	movs	r2, #10
 80078e0:	2300      	movs	r3, #0
 80078e2:	4630      	mov	r0, r6
 80078e4:	4639      	mov	r1, r7
 80078e6:	f7f9 f8cf 	bl	8000a88 <__aeabi_uldivmod>
 80078ea:	3230      	adds	r2, #48	@ 0x30
 80078ec:	f809 2c01 	strb.w	r2, [r9, #-1]
 80078f0:	9a08      	ldr	r2, [sp, #32]
 80078f2:	4683      	mov	fp, r0
 80078f4:	3201      	adds	r2, #1
 80078f6:	9208      	str	r2, [sp, #32]
 80078f8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80078fa:	460b      	mov	r3, r1
 80078fc:	f109 3aff 	add.w	sl, r9, #4294967295
 8007900:	b1e2      	cbz	r2, 800793c <_vfprintf_r+0xc54>
 8007902:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007904:	9908      	ldr	r1, [sp, #32]
 8007906:	7812      	ldrb	r2, [r2, #0]
 8007908:	4291      	cmp	r1, r2
 800790a:	d117      	bne.n	800793c <_vfprintf_r+0xc54>
 800790c:	29ff      	cmp	r1, #255	@ 0xff
 800790e:	d015      	beq.n	800793c <_vfprintf_r+0xc54>
 8007910:	2e0a      	cmp	r6, #10
 8007912:	f177 0200 	sbcs.w	r2, r7, #0
 8007916:	d311      	bcc.n	800793c <_vfprintf_r+0xc54>
 8007918:	9308      	str	r3, [sp, #32]
 800791a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800791c:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800791e:	ebaa 0a03 	sub.w	sl, sl, r3
 8007922:	461a      	mov	r2, r3
 8007924:	4650      	mov	r0, sl
 8007926:	f001 fcfb 	bl	8009320 <strncpy>
 800792a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800792c:	785a      	ldrb	r2, [r3, #1]
 800792e:	9b08      	ldr	r3, [sp, #32]
 8007930:	b11a      	cbz	r2, 800793a <_vfprintf_r+0xc52>
 8007932:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007934:	3201      	adds	r2, #1
 8007936:	920d      	str	r2, [sp, #52]	@ 0x34
 8007938:	2200      	movs	r2, #0
 800793a:	9208      	str	r2, [sp, #32]
 800793c:	2e0a      	cmp	r6, #10
 800793e:	f177 0700 	sbcs.w	r7, r7, #0
 8007942:	f0c0 83cb 	bcc.w	80080dc <_vfprintf_r+0x13f4>
 8007946:	465e      	mov	r6, fp
 8007948:	461f      	mov	r7, r3
 800794a:	46d1      	mov	r9, sl
 800794c:	e7c7      	b.n	80078de <_vfprintf_r+0xbf6>
 800794e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007950:	f006 030f 	and.w	r3, r6, #15
 8007954:	5cd3      	ldrb	r3, [r2, r3]
 8007956:	0936      	lsrs	r6, r6, #4
 8007958:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800795c:	093f      	lsrs	r7, r7, #4
 800795e:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8007962:	ea56 0307 	orrs.w	r3, r6, r7
 8007966:	d1f2      	bne.n	800794e <_vfprintf_r+0xc66>
 8007968:	e3b8      	b.n	80080dc <_vfprintf_r+0x13f4>
 800796a:	b923      	cbnz	r3, 8007976 <_vfprintf_r+0xc8e>
 800796c:	f01b 0f01 	tst.w	fp, #1
 8007970:	d001      	beq.n	8007976 <_vfprintf_r+0xc8e>
 8007972:	2630      	movs	r6, #48	@ 0x30
 8007974:	e7a5      	b.n	80078c2 <_vfprintf_r+0xbda>
 8007976:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 800797a:	e3af      	b.n	80080dc <_vfprintf_r+0x13f4>
 800797c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800797e:	2b00      	cmp	r3, #0
 8007980:	f000 8378 	beq.w	8008074 <_vfprintf_r+0x138c>
 8007984:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8007988:	2300      	movs	r3, #0
 800798a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800798c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007990:	f7ff bb60 	b.w	8007054 <_vfprintf_r+0x36c>
 8007994:	2010      	movs	r0, #16
 8007996:	2a07      	cmp	r2, #7
 8007998:	4403      	add	r3, r0
 800799a:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800799e:	6060      	str	r0, [r4, #4]
 80079a0:	dd08      	ble.n	80079b4 <_vfprintf_r+0xccc>
 80079a2:	4641      	mov	r1, r8
 80079a4:	9807      	ldr	r0, [sp, #28]
 80079a6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80079a8:	f000 fbea 	bl	8008180 <__sprint_r>
 80079ac:	2800      	cmp	r0, #0
 80079ae:	f040 833f 	bne.w	8008030 <_vfprintf_r+0x1348>
 80079b2:	a92d      	add	r1, sp, #180	@ 0xb4
 80079b4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80079b6:	460c      	mov	r4, r1
 80079b8:	3b10      	subs	r3, #16
 80079ba:	9317      	str	r3, [sp, #92]	@ 0x5c
 80079bc:	e546      	b.n	800744c <_vfprintf_r+0x764>
 80079be:	460c      	mov	r4, r1
 80079c0:	e560      	b.n	8007484 <_vfprintf_r+0x79c>
 80079c2:	4641      	mov	r1, r8
 80079c4:	9807      	ldr	r0, [sp, #28]
 80079c6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80079c8:	f000 fbda 	bl	8008180 <__sprint_r>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	f040 832f 	bne.w	8008030 <_vfprintf_r+0x1348>
 80079d2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80079d4:	e568      	b.n	80074a8 <_vfprintf_r+0x7c0>
 80079d6:	4641      	mov	r1, r8
 80079d8:	9807      	ldr	r0, [sp, #28]
 80079da:	aa2a      	add	r2, sp, #168	@ 0xa8
 80079dc:	f000 fbd0 	bl	8008180 <__sprint_r>
 80079e0:	2800      	cmp	r0, #0
 80079e2:	f040 8325 	bne.w	8008030 <_vfprintf_r+0x1348>
 80079e6:	ac2d      	add	r4, sp, #180	@ 0xb4
 80079e8:	e56e      	b.n	80074c8 <_vfprintf_r+0x7e0>
 80079ea:	2010      	movs	r0, #16
 80079ec:	2a07      	cmp	r2, #7
 80079ee:	4403      	add	r3, r0
 80079f0:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80079f4:	6060      	str	r0, [r4, #4]
 80079f6:	dd08      	ble.n	8007a0a <_vfprintf_r+0xd22>
 80079f8:	4641      	mov	r1, r8
 80079fa:	9807      	ldr	r0, [sp, #28]
 80079fc:	aa2a      	add	r2, sp, #168	@ 0xa8
 80079fe:	f000 fbbf 	bl	8008180 <__sprint_r>
 8007a02:	2800      	cmp	r0, #0
 8007a04:	f040 8314 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007a08:	a92d      	add	r1, sp, #180	@ 0xb4
 8007a0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a0c:	460c      	mov	r4, r1
 8007a0e:	3b10      	subs	r3, #16
 8007a10:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007a12:	e562      	b.n	80074da <_vfprintf_r+0x7f2>
 8007a14:	460c      	mov	r4, r1
 8007a16:	e57c      	b.n	8007512 <_vfprintf_r+0x82a>
 8007a18:	2010      	movs	r0, #16
 8007a1a:	2a07      	cmp	r2, #7
 8007a1c:	4403      	add	r3, r0
 8007a1e:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007a22:	6060      	str	r0, [r4, #4]
 8007a24:	dd08      	ble.n	8007a38 <_vfprintf_r+0xd50>
 8007a26:	4641      	mov	r1, r8
 8007a28:	9807      	ldr	r0, [sp, #28]
 8007a2a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007a2c:	f000 fba8 	bl	8008180 <__sprint_r>
 8007a30:	2800      	cmp	r0, #0
 8007a32:	f040 82fd 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007a36:	a92d      	add	r1, sp, #180	@ 0xb4
 8007a38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	3b10      	subs	r3, #16
 8007a3e:	9314      	str	r3, [sp, #80]	@ 0x50
 8007a40:	e56c      	b.n	800751c <_vfprintf_r+0x834>
 8007a42:	460c      	mov	r4, r1
 8007a44:	e586      	b.n	8007554 <_vfprintf_r+0x86c>
 8007a46:	bf00      	nop
 8007a48:	0800b58c 	.word	0x0800b58c
 8007a4c:	0800b59d 	.word	0x0800b59d
 8007a50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a52:	2b65      	cmp	r3, #101	@ 0x65
 8007a54:	f340 8232 	ble.w	8007ebc <_vfprintf_r+0x11d4>
 8007a58:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	2300      	movs	r3, #0
 8007a60:	f7f8 ffa2 	bl	80009a8 <__aeabi_dcmpeq>
 8007a64:	2800      	cmp	r0, #0
 8007a66:	d069      	beq.n	8007b3c <_vfprintf_r+0xe54>
 8007a68:	4b6e      	ldr	r3, [pc, #440]	@ (8007c24 <_vfprintf_r+0xf3c>)
 8007a6a:	6023      	str	r3, [r4, #0]
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	6063      	str	r3, [r4, #4]
 8007a70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a72:	3301      	adds	r3, #1
 8007a74:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007a76:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007a78:	3301      	adds	r3, #1
 8007a7a:	2b07      	cmp	r3, #7
 8007a7c:	932b      	str	r3, [sp, #172]	@ 0xac
 8007a7e:	dc37      	bgt.n	8007af0 <_vfprintf_r+0xe08>
 8007a80:	3408      	adds	r4, #8
 8007a82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007a84:	9a08      	ldr	r2, [sp, #32]
 8007a86:	4293      	cmp	r3, r2
 8007a88:	db03      	blt.n	8007a92 <_vfprintf_r+0xdaa>
 8007a8a:	f01b 0f01 	tst.w	fp, #1
 8007a8e:	f43f ad72 	beq.w	8007576 <_vfprintf_r+0x88e>
 8007a92:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007a94:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a96:	6023      	str	r3, [r4, #0]
 8007a98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007a9a:	6063      	str	r3, [r4, #4]
 8007a9c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007a9e:	4413      	add	r3, r2
 8007aa0:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007aa2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007aa4:	3301      	adds	r3, #1
 8007aa6:	2b07      	cmp	r3, #7
 8007aa8:	932b      	str	r3, [sp, #172]	@ 0xac
 8007aaa:	dc2b      	bgt.n	8007b04 <_vfprintf_r+0xe1c>
 8007aac:	3408      	adds	r4, #8
 8007aae:	9b08      	ldr	r3, [sp, #32]
 8007ab0:	1e5d      	subs	r5, r3, #1
 8007ab2:	2d00      	cmp	r5, #0
 8007ab4:	f77f ad5f 	ble.w	8007576 <_vfprintf_r+0x88e>
 8007ab8:	2710      	movs	r7, #16
 8007aba:	4e5b      	ldr	r6, [pc, #364]	@ (8007c28 <_vfprintf_r+0xf40>)
 8007abc:	2d10      	cmp	r5, #16
 8007abe:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007ac2:	f104 0108 	add.w	r1, r4, #8
 8007ac6:	f103 0301 	add.w	r3, r3, #1
 8007aca:	6026      	str	r6, [r4, #0]
 8007acc:	dc24      	bgt.n	8007b18 <_vfprintf_r+0xe30>
 8007ace:	6065      	str	r5, [r4, #4]
 8007ad0:	2b07      	cmp	r3, #7
 8007ad2:	4415      	add	r5, r2
 8007ad4:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8007ad8:	f340 8289 	ble.w	8007fee <_vfprintf_r+0x1306>
 8007adc:	4641      	mov	r1, r8
 8007ade:	9807      	ldr	r0, [sp, #28]
 8007ae0:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007ae2:	f000 fb4d 	bl	8008180 <__sprint_r>
 8007ae6:	2800      	cmp	r0, #0
 8007ae8:	f040 82a2 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007aec:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007aee:	e542      	b.n	8007576 <_vfprintf_r+0x88e>
 8007af0:	4641      	mov	r1, r8
 8007af2:	9807      	ldr	r0, [sp, #28]
 8007af4:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007af6:	f000 fb43 	bl	8008180 <__sprint_r>
 8007afa:	2800      	cmp	r0, #0
 8007afc:	f040 8298 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007b00:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007b02:	e7be      	b.n	8007a82 <_vfprintf_r+0xd9a>
 8007b04:	4641      	mov	r1, r8
 8007b06:	9807      	ldr	r0, [sp, #28]
 8007b08:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007b0a:	f000 fb39 	bl	8008180 <__sprint_r>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	f040 828e 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007b14:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007b16:	e7ca      	b.n	8007aae <_vfprintf_r+0xdc6>
 8007b18:	3210      	adds	r2, #16
 8007b1a:	2b07      	cmp	r3, #7
 8007b1c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007b20:	6067      	str	r7, [r4, #4]
 8007b22:	dd08      	ble.n	8007b36 <_vfprintf_r+0xe4e>
 8007b24:	4641      	mov	r1, r8
 8007b26:	9807      	ldr	r0, [sp, #28]
 8007b28:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007b2a:	f000 fb29 	bl	8008180 <__sprint_r>
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	f040 827e 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007b34:	a92d      	add	r1, sp, #180	@ 0xb4
 8007b36:	460c      	mov	r4, r1
 8007b38:	3d10      	subs	r5, #16
 8007b3a:	e7bf      	b.n	8007abc <_vfprintf_r+0xdd4>
 8007b3c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	dc74      	bgt.n	8007c2c <_vfprintf_r+0xf44>
 8007b42:	4b38      	ldr	r3, [pc, #224]	@ (8007c24 <_vfprintf_r+0xf3c>)
 8007b44:	6023      	str	r3, [r4, #0]
 8007b46:	2301      	movs	r3, #1
 8007b48:	6063      	str	r3, [r4, #4]
 8007b4a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007b50:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007b52:	3301      	adds	r3, #1
 8007b54:	2b07      	cmp	r3, #7
 8007b56:	932b      	str	r3, [sp, #172]	@ 0xac
 8007b58:	dc3d      	bgt.n	8007bd6 <_vfprintf_r+0xeee>
 8007b5a:	3408      	adds	r4, #8
 8007b5c:	9908      	ldr	r1, [sp, #32]
 8007b5e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007b60:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8007b62:	430b      	orrs	r3, r1
 8007b64:	f00b 0101 	and.w	r1, fp, #1
 8007b68:	430b      	orrs	r3, r1
 8007b6a:	f43f ad04 	beq.w	8007576 <_vfprintf_r+0x88e>
 8007b6e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007b70:	6023      	str	r3, [r4, #0]
 8007b72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b74:	441a      	add	r2, r3
 8007b76:	6063      	str	r3, [r4, #4]
 8007b78:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007b7a:	922c      	str	r2, [sp, #176]	@ 0xb0
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	2b07      	cmp	r3, #7
 8007b80:	932b      	str	r3, [sp, #172]	@ 0xac
 8007b82:	dc32      	bgt.n	8007bea <_vfprintf_r+0xf02>
 8007b84:	3408      	adds	r4, #8
 8007b86:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8007b88:	2d00      	cmp	r5, #0
 8007b8a:	da1b      	bge.n	8007bc4 <_vfprintf_r+0xedc>
 8007b8c:	4623      	mov	r3, r4
 8007b8e:	2710      	movs	r7, #16
 8007b90:	4e25      	ldr	r6, [pc, #148]	@ (8007c28 <_vfprintf_r+0xf40>)
 8007b92:	426d      	negs	r5, r5
 8007b94:	2d10      	cmp	r5, #16
 8007b96:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 8007b9a:	f104 0408 	add.w	r4, r4, #8
 8007b9e:	f102 0201 	add.w	r2, r2, #1
 8007ba2:	601e      	str	r6, [r3, #0]
 8007ba4:	dc2b      	bgt.n	8007bfe <_vfprintf_r+0xf16>
 8007ba6:	605d      	str	r5, [r3, #4]
 8007ba8:	2a07      	cmp	r2, #7
 8007baa:	440d      	add	r5, r1
 8007bac:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 8007bb0:	dd08      	ble.n	8007bc4 <_vfprintf_r+0xedc>
 8007bb2:	4641      	mov	r1, r8
 8007bb4:	9807      	ldr	r0, [sp, #28]
 8007bb6:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007bb8:	f000 fae2 	bl	8008180 <__sprint_r>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	f040 8237 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007bc2:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007bc4:	9b08      	ldr	r3, [sp, #32]
 8007bc6:	9a08      	ldr	r2, [sp, #32]
 8007bc8:	6063      	str	r3, [r4, #4]
 8007bca:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007bcc:	f8c4 a000 	str.w	sl, [r4]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007bd4:	e4c8      	b.n	8007568 <_vfprintf_r+0x880>
 8007bd6:	4641      	mov	r1, r8
 8007bd8:	9807      	ldr	r0, [sp, #28]
 8007bda:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007bdc:	f000 fad0 	bl	8008180 <__sprint_r>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	f040 8225 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007be6:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007be8:	e7b8      	b.n	8007b5c <_vfprintf_r+0xe74>
 8007bea:	4641      	mov	r1, r8
 8007bec:	9807      	ldr	r0, [sp, #28]
 8007bee:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007bf0:	f000 fac6 	bl	8008180 <__sprint_r>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	f040 821b 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007bfa:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007bfc:	e7c3      	b.n	8007b86 <_vfprintf_r+0xe9e>
 8007bfe:	3110      	adds	r1, #16
 8007c00:	2a07      	cmp	r2, #7
 8007c02:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8007c06:	605f      	str	r7, [r3, #4]
 8007c08:	dd08      	ble.n	8007c1c <_vfprintf_r+0xf34>
 8007c0a:	4641      	mov	r1, r8
 8007c0c:	9807      	ldr	r0, [sp, #28]
 8007c0e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007c10:	f000 fab6 	bl	8008180 <__sprint_r>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	f040 820b 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007c1a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007c1c:	4623      	mov	r3, r4
 8007c1e:	3d10      	subs	r5, #16
 8007c20:	e7b8      	b.n	8007b94 <_vfprintf_r+0xeac>
 8007c22:	bf00      	nop
 8007c24:	0800b5ae 	.word	0x0800b5ae
 8007c28:	0800b5d0 	.word	0x0800b5d0
 8007c2c:	9b08      	ldr	r3, [sp, #32]
 8007c2e:	4453      	add	r3, sl
 8007c30:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c32:	9b08      	ldr	r3, [sp, #32]
 8007c34:	42b3      	cmp	r3, r6
 8007c36:	bfa8      	it	ge
 8007c38:	4633      	movge	r3, r6
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	461d      	mov	r5, r3
 8007c3e:	dd0b      	ble.n	8007c58 <_vfprintf_r+0xf70>
 8007c40:	e9c4 a300 	strd	sl, r3, [r4]
 8007c44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c46:	442b      	add	r3, r5
 8007c48:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007c4a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	2b07      	cmp	r3, #7
 8007c50:	932b      	str	r3, [sp, #172]	@ 0xac
 8007c52:	f300 8082 	bgt.w	8007d5a <_vfprintf_r+0x1072>
 8007c56:	3408      	adds	r4, #8
 8007c58:	2d00      	cmp	r5, #0
 8007c5a:	bfb4      	ite	lt
 8007c5c:	4635      	movlt	r5, r6
 8007c5e:	1b75      	subge	r5, r6, r5
 8007c60:	2d00      	cmp	r5, #0
 8007c62:	dd19      	ble.n	8007c98 <_vfprintf_r+0xfb0>
 8007c64:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007c68:	4893      	ldr	r0, [pc, #588]	@ (8007eb8 <_vfprintf_r+0x11d0>)
 8007c6a:	2d10      	cmp	r5, #16
 8007c6c:	f103 0301 	add.w	r3, r3, #1
 8007c70:	f104 0108 	add.w	r1, r4, #8
 8007c74:	6020      	str	r0, [r4, #0]
 8007c76:	dc7a      	bgt.n	8007d6e <_vfprintf_r+0x1086>
 8007c78:	6065      	str	r5, [r4, #4]
 8007c7a:	2b07      	cmp	r3, #7
 8007c7c:	4415      	add	r5, r2
 8007c7e:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8007c82:	f340 8087 	ble.w	8007d94 <_vfprintf_r+0x10ac>
 8007c86:	4641      	mov	r1, r8
 8007c88:	9807      	ldr	r0, [sp, #28]
 8007c8a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007c8c:	f000 fa78 	bl	8008180 <__sprint_r>
 8007c90:	2800      	cmp	r0, #0
 8007c92:	f040 81cd 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007c96:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007c98:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 8007c9c:	4456      	add	r6, sl
 8007c9e:	d008      	beq.n	8007cb2 <_vfprintf_r+0xfca>
 8007ca0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d178      	bne.n	8007d98 <_vfprintf_r+0x10b0>
 8007ca6:	2f00      	cmp	r7, #0
 8007ca8:	d178      	bne.n	8007d9c <_vfprintf_r+0x10b4>
 8007caa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cac:	429e      	cmp	r6, r3
 8007cae:	bf28      	it	cs
 8007cb0:	461e      	movcs	r6, r3
 8007cb2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007cb4:	9a08      	ldr	r2, [sp, #32]
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	db02      	blt.n	8007cc0 <_vfprintf_r+0xfd8>
 8007cba:	f01b 0f01 	tst.w	fp, #1
 8007cbe:	d00e      	beq.n	8007cde <_vfprintf_r+0xff6>
 8007cc0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007cc2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007cc8:	6063      	str	r3, [r4, #4]
 8007cca:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007ccc:	4413      	add	r3, r2
 8007cce:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007cd0:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007cd2:	3301      	adds	r3, #1
 8007cd4:	2b07      	cmp	r3, #7
 8007cd6:	932b      	str	r3, [sp, #172]	@ 0xac
 8007cd8:	f300 80da 	bgt.w	8007e90 <_vfprintf_r+0x11a8>
 8007cdc:	3408      	adds	r4, #8
 8007cde:	9b08      	ldr	r3, [sp, #32]
 8007ce0:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 8007ce2:	1bdf      	subs	r7, r3, r7
 8007ce4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ce6:	1b9b      	subs	r3, r3, r6
 8007ce8:	429f      	cmp	r7, r3
 8007cea:	bfa8      	it	ge
 8007cec:	461f      	movge	r7, r3
 8007cee:	2f00      	cmp	r7, #0
 8007cf0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007cf2:	dd0a      	ble.n	8007d0a <_vfprintf_r+0x1022>
 8007cf4:	443b      	add	r3, r7
 8007cf6:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007cf8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007cfa:	e9c4 6700 	strd	r6, r7, [r4]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	2b07      	cmp	r3, #7
 8007d02:	932b      	str	r3, [sp, #172]	@ 0xac
 8007d04:	f300 80ce 	bgt.w	8007ea4 <_vfprintf_r+0x11bc>
 8007d08:	3408      	adds	r4, #8
 8007d0a:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8007d0c:	9b08      	ldr	r3, [sp, #32]
 8007d0e:	2f00      	cmp	r7, #0
 8007d10:	eba3 0505 	sub.w	r5, r3, r5
 8007d14:	bfa8      	it	ge
 8007d16:	1bed      	subge	r5, r5, r7
 8007d18:	2d00      	cmp	r5, #0
 8007d1a:	f77f ac2c 	ble.w	8007576 <_vfprintf_r+0x88e>
 8007d1e:	2710      	movs	r7, #16
 8007d20:	4e65      	ldr	r6, [pc, #404]	@ (8007eb8 <_vfprintf_r+0x11d0>)
 8007d22:	2d10      	cmp	r5, #16
 8007d24:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007d28:	f104 0108 	add.w	r1, r4, #8
 8007d2c:	f103 0301 	add.w	r3, r3, #1
 8007d30:	6026      	str	r6, [r4, #0]
 8007d32:	f77f aecc 	ble.w	8007ace <_vfprintf_r+0xde6>
 8007d36:	3210      	adds	r2, #16
 8007d38:	2b07      	cmp	r3, #7
 8007d3a:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007d3e:	6067      	str	r7, [r4, #4]
 8007d40:	dd08      	ble.n	8007d54 <_vfprintf_r+0x106c>
 8007d42:	4641      	mov	r1, r8
 8007d44:	9807      	ldr	r0, [sp, #28]
 8007d46:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007d48:	f000 fa1a 	bl	8008180 <__sprint_r>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	f040 816f 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007d52:	a92d      	add	r1, sp, #180	@ 0xb4
 8007d54:	460c      	mov	r4, r1
 8007d56:	3d10      	subs	r5, #16
 8007d58:	e7e3      	b.n	8007d22 <_vfprintf_r+0x103a>
 8007d5a:	4641      	mov	r1, r8
 8007d5c:	9807      	ldr	r0, [sp, #28]
 8007d5e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007d60:	f000 fa0e 	bl	8008180 <__sprint_r>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	f040 8163 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007d6a:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007d6c:	e774      	b.n	8007c58 <_vfprintf_r+0xf70>
 8007d6e:	2010      	movs	r0, #16
 8007d70:	2b07      	cmp	r3, #7
 8007d72:	4402      	add	r2, r0
 8007d74:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007d78:	6060      	str	r0, [r4, #4]
 8007d7a:	dd08      	ble.n	8007d8e <_vfprintf_r+0x10a6>
 8007d7c:	4641      	mov	r1, r8
 8007d7e:	9807      	ldr	r0, [sp, #28]
 8007d80:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007d82:	f000 f9fd 	bl	8008180 <__sprint_r>
 8007d86:	2800      	cmp	r0, #0
 8007d88:	f040 8152 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007d8c:	a92d      	add	r1, sp, #180	@ 0xb4
 8007d8e:	460c      	mov	r4, r1
 8007d90:	3d10      	subs	r5, #16
 8007d92:	e767      	b.n	8007c64 <_vfprintf_r+0xf7c>
 8007d94:	460c      	mov	r4, r1
 8007d96:	e77f      	b.n	8007c98 <_vfprintf_r+0xfb0>
 8007d98:	2f00      	cmp	r7, #0
 8007d9a:	d049      	beq.n	8007e30 <_vfprintf_r+0x1148>
 8007d9c:	3f01      	subs	r7, #1
 8007d9e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007da0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007da2:	6023      	str	r3, [r4, #0]
 8007da4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007da6:	6063      	str	r3, [r4, #4]
 8007da8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007daa:	4413      	add	r3, r2
 8007dac:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007dae:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007db0:	3301      	adds	r3, #1
 8007db2:	2b07      	cmp	r3, #7
 8007db4:	932b      	str	r3, [sp, #172]	@ 0xac
 8007db6:	dc42      	bgt.n	8007e3e <_vfprintf_r+0x1156>
 8007db8:	3408      	adds	r4, #8
 8007dba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007dbc:	781a      	ldrb	r2, [r3, #0]
 8007dbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dc0:	1b9b      	subs	r3, r3, r6
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	bfa8      	it	ge
 8007dc6:	461a      	movge	r2, r3
 8007dc8:	2a00      	cmp	r2, #0
 8007dca:	4692      	mov	sl, r2
 8007dcc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007dce:	dd09      	ble.n	8007de4 <_vfprintf_r+0x10fc>
 8007dd0:	4413      	add	r3, r2
 8007dd2:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007dd4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007dd6:	e9c4 6200 	strd	r6, r2, [r4]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	2b07      	cmp	r3, #7
 8007dde:	932b      	str	r3, [sp, #172]	@ 0xac
 8007de0:	dc37      	bgt.n	8007e52 <_vfprintf_r+0x116a>
 8007de2:	3408      	adds	r4, #8
 8007de4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007de6:	f1ba 0f00 	cmp.w	sl, #0
 8007dea:	781d      	ldrb	r5, [r3, #0]
 8007dec:	bfa8      	it	ge
 8007dee:	eba5 050a 	subge.w	r5, r5, sl
 8007df2:	2d00      	cmp	r5, #0
 8007df4:	dd18      	ble.n	8007e28 <_vfprintf_r+0x1140>
 8007df6:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007dfa:	482f      	ldr	r0, [pc, #188]	@ (8007eb8 <_vfprintf_r+0x11d0>)
 8007dfc:	2d10      	cmp	r5, #16
 8007dfe:	f103 0301 	add.w	r3, r3, #1
 8007e02:	f104 0108 	add.w	r1, r4, #8
 8007e06:	6020      	str	r0, [r4, #0]
 8007e08:	dc2d      	bgt.n	8007e66 <_vfprintf_r+0x117e>
 8007e0a:	6065      	str	r5, [r4, #4]
 8007e0c:	2b07      	cmp	r3, #7
 8007e0e:	4415      	add	r5, r2
 8007e10:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8007e14:	dd3a      	ble.n	8007e8c <_vfprintf_r+0x11a4>
 8007e16:	4641      	mov	r1, r8
 8007e18:	9807      	ldr	r0, [sp, #28]
 8007e1a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e1c:	f000 f9b0 	bl	8008180 <__sprint_r>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	f040 8105 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007e26:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007e28:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	441e      	add	r6, r3
 8007e2e:	e737      	b.n	8007ca0 <_vfprintf_r+0xfb8>
 8007e30:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e32:	3b01      	subs	r3, #1
 8007e34:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007e3c:	e7af      	b.n	8007d9e <_vfprintf_r+0x10b6>
 8007e3e:	4641      	mov	r1, r8
 8007e40:	9807      	ldr	r0, [sp, #28]
 8007e42:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e44:	f000 f99c 	bl	8008180 <__sprint_r>
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	f040 80f1 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007e4e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007e50:	e7b3      	b.n	8007dba <_vfprintf_r+0x10d2>
 8007e52:	4641      	mov	r1, r8
 8007e54:	9807      	ldr	r0, [sp, #28]
 8007e56:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e58:	f000 f992 	bl	8008180 <__sprint_r>
 8007e5c:	2800      	cmp	r0, #0
 8007e5e:	f040 80e7 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007e62:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007e64:	e7be      	b.n	8007de4 <_vfprintf_r+0x10fc>
 8007e66:	2010      	movs	r0, #16
 8007e68:	2b07      	cmp	r3, #7
 8007e6a:	4402      	add	r2, r0
 8007e6c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007e70:	6060      	str	r0, [r4, #4]
 8007e72:	dd08      	ble.n	8007e86 <_vfprintf_r+0x119e>
 8007e74:	4641      	mov	r1, r8
 8007e76:	9807      	ldr	r0, [sp, #28]
 8007e78:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e7a:	f000 f981 	bl	8008180 <__sprint_r>
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	f040 80d6 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007e84:	a92d      	add	r1, sp, #180	@ 0xb4
 8007e86:	460c      	mov	r4, r1
 8007e88:	3d10      	subs	r5, #16
 8007e8a:	e7b4      	b.n	8007df6 <_vfprintf_r+0x110e>
 8007e8c:	460c      	mov	r4, r1
 8007e8e:	e7cb      	b.n	8007e28 <_vfprintf_r+0x1140>
 8007e90:	4641      	mov	r1, r8
 8007e92:	9807      	ldr	r0, [sp, #28]
 8007e94:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e96:	f000 f973 	bl	8008180 <__sprint_r>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	f040 80c8 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007ea0:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007ea2:	e71c      	b.n	8007cde <_vfprintf_r+0xff6>
 8007ea4:	4641      	mov	r1, r8
 8007ea6:	9807      	ldr	r0, [sp, #28]
 8007ea8:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007eaa:	f000 f969 	bl	8008180 <__sprint_r>
 8007eae:	2800      	cmp	r0, #0
 8007eb0:	f040 80be 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007eb4:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007eb6:	e728      	b.n	8007d0a <_vfprintf_r+0x1022>
 8007eb8:	0800b5d0 	.word	0x0800b5d0
 8007ebc:	9908      	ldr	r1, [sp, #32]
 8007ebe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007ec0:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8007ec2:	2901      	cmp	r1, #1
 8007ec4:	f103 0301 	add.w	r3, r3, #1
 8007ec8:	f102 0201 	add.w	r2, r2, #1
 8007ecc:	f104 0508 	add.w	r5, r4, #8
 8007ed0:	dc02      	bgt.n	8007ed8 <_vfprintf_r+0x11f0>
 8007ed2:	f01b 0f01 	tst.w	fp, #1
 8007ed6:	d07f      	beq.n	8007fd8 <_vfprintf_r+0x12f0>
 8007ed8:	2101      	movs	r1, #1
 8007eda:	2a07      	cmp	r2, #7
 8007edc:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007ee0:	f8c4 a000 	str.w	sl, [r4]
 8007ee4:	6061      	str	r1, [r4, #4]
 8007ee6:	dd08      	ble.n	8007efa <_vfprintf_r+0x1212>
 8007ee8:	4641      	mov	r1, r8
 8007eea:	9807      	ldr	r0, [sp, #28]
 8007eec:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007eee:	f000 f947 	bl	8008180 <__sprint_r>
 8007ef2:	2800      	cmp	r0, #0
 8007ef4:	f040 809c 	bne.w	8008030 <_vfprintf_r+0x1348>
 8007ef8:	ad2d      	add	r5, sp, #180	@ 0xb4
 8007efa:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007efc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007efe:	602b      	str	r3, [r5, #0]
 8007f00:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007f02:	606b      	str	r3, [r5, #4]
 8007f04:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007f06:	4413      	add	r3, r2
 8007f08:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007f0a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	2b07      	cmp	r3, #7
 8007f10:	932b      	str	r3, [sp, #172]	@ 0xac
 8007f12:	dc32      	bgt.n	8007f7a <_vfprintf_r+0x1292>
 8007f14:	3508      	adds	r5, #8
 8007f16:	9b08      	ldr	r3, [sp, #32]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007f1e:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 8007f22:	1e5c      	subs	r4, r3, #1
 8007f24:	2300      	movs	r3, #0
 8007f26:	f7f8 fd3f 	bl	80009a8 <__aeabi_dcmpeq>
 8007f2a:	2800      	cmp	r0, #0
 8007f2c:	d12e      	bne.n	8007f8c <_vfprintf_r+0x12a4>
 8007f2e:	f10a 0301 	add.w	r3, sl, #1
 8007f32:	e9c5 3400 	strd	r3, r4, [r5]
 8007f36:	9b08      	ldr	r3, [sp, #32]
 8007f38:	3701      	adds	r7, #1
 8007f3a:	3e01      	subs	r6, #1
 8007f3c:	441e      	add	r6, r3
 8007f3e:	2f07      	cmp	r7, #7
 8007f40:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 8007f44:	dd51      	ble.n	8007fea <_vfprintf_r+0x1302>
 8007f46:	4641      	mov	r1, r8
 8007f48:	9807      	ldr	r0, [sp, #28]
 8007f4a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007f4c:	f000 f918 	bl	8008180 <__sprint_r>
 8007f50:	2800      	cmp	r0, #0
 8007f52:	d16d      	bne.n	8008030 <_vfprintf_r+0x1348>
 8007f54:	ad2d      	add	r5, sp, #180	@ 0xb4
 8007f56:	ab26      	add	r3, sp, #152	@ 0x98
 8007f58:	602b      	str	r3, [r5, #0]
 8007f5a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8007f5c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007f5e:	606b      	str	r3, [r5, #4]
 8007f60:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007f62:	4413      	add	r3, r2
 8007f64:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007f66:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007f68:	3301      	adds	r3, #1
 8007f6a:	2b07      	cmp	r3, #7
 8007f6c:	932b      	str	r3, [sp, #172]	@ 0xac
 8007f6e:	f73f adb5 	bgt.w	8007adc <_vfprintf_r+0xdf4>
 8007f72:	f105 0408 	add.w	r4, r5, #8
 8007f76:	f7ff bafe 	b.w	8007576 <_vfprintf_r+0x88e>
 8007f7a:	4641      	mov	r1, r8
 8007f7c:	9807      	ldr	r0, [sp, #28]
 8007f7e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007f80:	f000 f8fe 	bl	8008180 <__sprint_r>
 8007f84:	2800      	cmp	r0, #0
 8007f86:	d153      	bne.n	8008030 <_vfprintf_r+0x1348>
 8007f88:	ad2d      	add	r5, sp, #180	@ 0xb4
 8007f8a:	e7c4      	b.n	8007f16 <_vfprintf_r+0x122e>
 8007f8c:	9b08      	ldr	r3, [sp, #32]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	dde1      	ble.n	8007f56 <_vfprintf_r+0x126e>
 8007f92:	2710      	movs	r7, #16
 8007f94:	4e58      	ldr	r6, [pc, #352]	@ (80080f8 <_vfprintf_r+0x1410>)
 8007f96:	2c10      	cmp	r4, #16
 8007f98:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007f9c:	f105 0108 	add.w	r1, r5, #8
 8007fa0:	f103 0301 	add.w	r3, r3, #1
 8007fa4:	602e      	str	r6, [r5, #0]
 8007fa6:	dc07      	bgt.n	8007fb8 <_vfprintf_r+0x12d0>
 8007fa8:	606c      	str	r4, [r5, #4]
 8007faa:	2b07      	cmp	r3, #7
 8007fac:	4414      	add	r4, r2
 8007fae:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 8007fb2:	dcc8      	bgt.n	8007f46 <_vfprintf_r+0x125e>
 8007fb4:	460d      	mov	r5, r1
 8007fb6:	e7ce      	b.n	8007f56 <_vfprintf_r+0x126e>
 8007fb8:	3210      	adds	r2, #16
 8007fba:	2b07      	cmp	r3, #7
 8007fbc:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007fc0:	606f      	str	r7, [r5, #4]
 8007fc2:	dd06      	ble.n	8007fd2 <_vfprintf_r+0x12ea>
 8007fc4:	4641      	mov	r1, r8
 8007fc6:	9807      	ldr	r0, [sp, #28]
 8007fc8:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007fca:	f000 f8d9 	bl	8008180 <__sprint_r>
 8007fce:	bb78      	cbnz	r0, 8008030 <_vfprintf_r+0x1348>
 8007fd0:	a92d      	add	r1, sp, #180	@ 0xb4
 8007fd2:	460d      	mov	r5, r1
 8007fd4:	3c10      	subs	r4, #16
 8007fd6:	e7de      	b.n	8007f96 <_vfprintf_r+0x12ae>
 8007fd8:	2101      	movs	r1, #1
 8007fda:	2a07      	cmp	r2, #7
 8007fdc:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007fe0:	f8c4 a000 	str.w	sl, [r4]
 8007fe4:	6061      	str	r1, [r4, #4]
 8007fe6:	ddb6      	ble.n	8007f56 <_vfprintf_r+0x126e>
 8007fe8:	e7ad      	b.n	8007f46 <_vfprintf_r+0x125e>
 8007fea:	3508      	adds	r5, #8
 8007fec:	e7b3      	b.n	8007f56 <_vfprintf_r+0x126e>
 8007fee:	460c      	mov	r4, r1
 8007ff0:	f7ff bac1 	b.w	8007576 <_vfprintf_r+0x88e>
 8007ff4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007ff6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007ff8:	1a9d      	subs	r5, r3, r2
 8007ffa:	2d00      	cmp	r5, #0
 8007ffc:	f77f aabf 	ble.w	800757e <_vfprintf_r+0x896>
 8008000:	2710      	movs	r7, #16
 8008002:	4e3e      	ldr	r6, [pc, #248]	@ (80080fc <_vfprintf_r+0x1414>)
 8008004:	2d10      	cmp	r5, #16
 8008006:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 800800a:	6026      	str	r6, [r4, #0]
 800800c:	f103 0301 	add.w	r3, r3, #1
 8008010:	dc18      	bgt.n	8008044 <_vfprintf_r+0x135c>
 8008012:	6065      	str	r5, [r4, #4]
 8008014:	2b07      	cmp	r3, #7
 8008016:	4415      	add	r5, r2
 8008018:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 800801c:	f77f aaaf 	ble.w	800757e <_vfprintf_r+0x896>
 8008020:	4641      	mov	r1, r8
 8008022:	9807      	ldr	r0, [sp, #28]
 8008024:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008026:	f000 f8ab 	bl	8008180 <__sprint_r>
 800802a:	2800      	cmp	r0, #0
 800802c:	f43f aaa7 	beq.w	800757e <_vfprintf_r+0x896>
 8008030:	f1b9 0f00 	cmp.w	r9, #0
 8008034:	f43f a8ae 	beq.w	8007194 <_vfprintf_r+0x4ac>
 8008038:	4649      	mov	r1, r9
 800803a:	9807      	ldr	r0, [sp, #28]
 800803c:	f7fd fbd8 	bl	80057f0 <_free_r>
 8008040:	f7ff b8a8 	b.w	8007194 <_vfprintf_r+0x4ac>
 8008044:	3210      	adds	r2, #16
 8008046:	2b07      	cmp	r3, #7
 8008048:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800804c:	6067      	str	r7, [r4, #4]
 800804e:	dc02      	bgt.n	8008056 <_vfprintf_r+0x136e>
 8008050:	3408      	adds	r4, #8
 8008052:	3d10      	subs	r5, #16
 8008054:	e7d6      	b.n	8008004 <_vfprintf_r+0x131c>
 8008056:	4641      	mov	r1, r8
 8008058:	9807      	ldr	r0, [sp, #28]
 800805a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800805c:	f000 f890 	bl	8008180 <__sprint_r>
 8008060:	2800      	cmp	r0, #0
 8008062:	d1e5      	bne.n	8008030 <_vfprintf_r+0x1348>
 8008064:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008066:	e7f4      	b.n	8008052 <_vfprintf_r+0x136a>
 8008068:	4649      	mov	r1, r9
 800806a:	9807      	ldr	r0, [sp, #28]
 800806c:	f7fd fbc0 	bl	80057f0 <_free_r>
 8008070:	f7ff ba9d 	b.w	80075ae <_vfprintf_r+0x8c6>
 8008074:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008076:	b91b      	cbnz	r3, 8008080 <_vfprintf_r+0x1398>
 8008078:	2300      	movs	r3, #0
 800807a:	932b      	str	r3, [sp, #172]	@ 0xac
 800807c:	f7ff b88a 	b.w	8007194 <_vfprintf_r+0x4ac>
 8008080:	4641      	mov	r1, r8
 8008082:	9807      	ldr	r0, [sp, #28]
 8008084:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008086:	f000 f87b 	bl	8008180 <__sprint_r>
 800808a:	2800      	cmp	r0, #0
 800808c:	d0f4      	beq.n	8008078 <_vfprintf_r+0x1390>
 800808e:	f7ff b881 	b.w	8007194 <_vfprintf_r+0x4ac>
 8008092:	ea56 0207 	orrs.w	r2, r6, r7
 8008096:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800809a:	f43f ab8a 	beq.w	80077b2 <_vfprintf_r+0xaca>
 800809e:	2b01      	cmp	r3, #1
 80080a0:	f43f ac09 	beq.w	80078b6 <_vfprintf_r+0xbce>
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 80080aa:	f43f ac50 	beq.w	800794e <_vfprintf_r+0xc66>
 80080ae:	f006 0307 	and.w	r3, r6, #7
 80080b2:	08f6      	lsrs	r6, r6, #3
 80080b4:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80080b8:	08ff      	lsrs	r7, r7, #3
 80080ba:	3330      	adds	r3, #48	@ 0x30
 80080bc:	ea56 0107 	orrs.w	r1, r6, r7
 80080c0:	4652      	mov	r2, sl
 80080c2:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 80080c6:	d1f2      	bne.n	80080ae <_vfprintf_r+0x13c6>
 80080c8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80080ca:	07c8      	lsls	r0, r1, #31
 80080cc:	d506      	bpl.n	80080dc <_vfprintf_r+0x13f4>
 80080ce:	2b30      	cmp	r3, #48	@ 0x30
 80080d0:	d004      	beq.n	80080dc <_vfprintf_r+0x13f4>
 80080d2:	2330      	movs	r3, #48	@ 0x30
 80080d4:	f80a 3c01 	strb.w	r3, [sl, #-1]
 80080d8:	f1a2 0a02 	sub.w	sl, r2, #2
 80080dc:	f04f 0900 	mov.w	r9, #0
 80080e0:	ab56      	add	r3, sp, #344	@ 0x158
 80080e2:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 80080e6:	9514      	str	r5, [sp, #80]	@ 0x50
 80080e8:	eba3 050a 	sub.w	r5, r3, sl
 80080ec:	464f      	mov	r7, r9
 80080ee:	464e      	mov	r6, r9
 80080f0:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 80080f4:	f7ff b98e 	b.w	8007414 <_vfprintf_r+0x72c>
 80080f8:	0800b5d0 	.word	0x0800b5d0
 80080fc:	0800b5e0 	.word	0x0800b5e0

08008100 <__sbprintf>:
 8008100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008102:	461f      	mov	r7, r3
 8008104:	898b      	ldrh	r3, [r1, #12]
 8008106:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800810a:	f023 0302 	bic.w	r3, r3, #2
 800810e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008112:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008114:	4615      	mov	r5, r2
 8008116:	9319      	str	r3, [sp, #100]	@ 0x64
 8008118:	89cb      	ldrh	r3, [r1, #14]
 800811a:	4606      	mov	r6, r0
 800811c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008120:	69cb      	ldr	r3, [r1, #28]
 8008122:	a816      	add	r0, sp, #88	@ 0x58
 8008124:	9307      	str	r3, [sp, #28]
 8008126:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8008128:	460c      	mov	r4, r1
 800812a:	9309      	str	r3, [sp, #36]	@ 0x24
 800812c:	ab1a      	add	r3, sp, #104	@ 0x68
 800812e:	9300      	str	r3, [sp, #0]
 8008130:	9304      	str	r3, [sp, #16]
 8008132:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008136:	9302      	str	r3, [sp, #8]
 8008138:	9305      	str	r3, [sp, #20]
 800813a:	2300      	movs	r3, #0
 800813c:	9306      	str	r3, [sp, #24]
 800813e:	f7fd fae1 	bl	8005704 <__retarget_lock_init_recursive>
 8008142:	462a      	mov	r2, r5
 8008144:	463b      	mov	r3, r7
 8008146:	4669      	mov	r1, sp
 8008148:	4630      	mov	r0, r6
 800814a:	f7fe fdcd 	bl	8006ce8 <_vfprintf_r>
 800814e:	1e05      	subs	r5, r0, #0
 8008150:	db07      	blt.n	8008162 <__sbprintf+0x62>
 8008152:	4669      	mov	r1, sp
 8008154:	4630      	mov	r0, r6
 8008156:	f000 fde9 	bl	8008d2c <_fflush_r>
 800815a:	2800      	cmp	r0, #0
 800815c:	bf18      	it	ne
 800815e:	f04f 35ff 	movne.w	r5, #4294967295
 8008162:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008166:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008168:	065b      	lsls	r3, r3, #25
 800816a:	bf42      	ittt	mi
 800816c:	89a3      	ldrhmi	r3, [r4, #12]
 800816e:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8008172:	81a3      	strhmi	r3, [r4, #12]
 8008174:	f7fd fac7 	bl	8005706 <__retarget_lock_close_recursive>
 8008178:	4628      	mov	r0, r5
 800817a:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800817e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008180 <__sprint_r>:
 8008180:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008184:	6893      	ldr	r3, [r2, #8]
 8008186:	4680      	mov	r8, r0
 8008188:	460e      	mov	r6, r1
 800818a:	4614      	mov	r4, r2
 800818c:	b343      	cbz	r3, 80081e0 <__sprint_r+0x60>
 800818e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008190:	049d      	lsls	r5, r3, #18
 8008192:	d522      	bpl.n	80081da <__sprint_r+0x5a>
 8008194:	6815      	ldr	r5, [r2, #0]
 8008196:	68a0      	ldr	r0, [r4, #8]
 8008198:	3508      	adds	r5, #8
 800819a:	b928      	cbnz	r0, 80081a8 <__sprint_r+0x28>
 800819c:	2300      	movs	r3, #0
 800819e:	60a3      	str	r3, [r4, #8]
 80081a0:	2300      	movs	r3, #0
 80081a2:	6063      	str	r3, [r4, #4]
 80081a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a8:	f04f 0900 	mov.w	r9, #0
 80081ac:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 80081b0:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 80081b4:	45ca      	cmp	sl, r9
 80081b6:	dc05      	bgt.n	80081c4 <__sprint_r+0x44>
 80081b8:	68a3      	ldr	r3, [r4, #8]
 80081ba:	f027 0703 	bic.w	r7, r7, #3
 80081be:	1bdb      	subs	r3, r3, r7
 80081c0:	60a3      	str	r3, [r4, #8]
 80081c2:	e7e8      	b.n	8008196 <__sprint_r+0x16>
 80081c4:	4632      	mov	r2, r6
 80081c6:	4640      	mov	r0, r8
 80081c8:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80081cc:	f001 f865 	bl	800929a <_fputwc_r>
 80081d0:	1c43      	adds	r3, r0, #1
 80081d2:	d0e3      	beq.n	800819c <__sprint_r+0x1c>
 80081d4:	f109 0901 	add.w	r9, r9, #1
 80081d8:	e7ec      	b.n	80081b4 <__sprint_r+0x34>
 80081da:	f000 fdcd 	bl	8008d78 <__sfvwrite_r>
 80081de:	e7dd      	b.n	800819c <__sprint_r+0x1c>
 80081e0:	4618      	mov	r0, r3
 80081e2:	e7dd      	b.n	80081a0 <__sprint_r+0x20>

080081e4 <_vfiprintf_r>:
 80081e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e8:	b0bb      	sub	sp, #236	@ 0xec
 80081ea:	460f      	mov	r7, r1
 80081ec:	4693      	mov	fp, r2
 80081ee:	461c      	mov	r4, r3
 80081f0:	461d      	mov	r5, r3
 80081f2:	9000      	str	r0, [sp, #0]
 80081f4:	b118      	cbz	r0, 80081fe <_vfiprintf_r+0x1a>
 80081f6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80081f8:	b90b      	cbnz	r3, 80081fe <_vfiprintf_r+0x1a>
 80081fa:	f7fd f83d 	bl	8005278 <__sinit>
 80081fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008200:	07db      	lsls	r3, r3, #31
 8008202:	d405      	bmi.n	8008210 <_vfiprintf_r+0x2c>
 8008204:	89bb      	ldrh	r3, [r7, #12]
 8008206:	059e      	lsls	r6, r3, #22
 8008208:	d402      	bmi.n	8008210 <_vfiprintf_r+0x2c>
 800820a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800820c:	f7fd fa7c 	bl	8005708 <__retarget_lock_acquire_recursive>
 8008210:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008214:	0498      	lsls	r0, r3, #18
 8008216:	d406      	bmi.n	8008226 <_vfiprintf_r+0x42>
 8008218:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800821c:	81bb      	strh	r3, [r7, #12]
 800821e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008220:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008224:	667b      	str	r3, [r7, #100]	@ 0x64
 8008226:	89bb      	ldrh	r3, [r7, #12]
 8008228:	0719      	lsls	r1, r3, #28
 800822a:	d501      	bpl.n	8008230 <_vfiprintf_r+0x4c>
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	b9ab      	cbnz	r3, 800825c <_vfiprintf_r+0x78>
 8008230:	4639      	mov	r1, r7
 8008232:	9800      	ldr	r0, [sp, #0]
 8008234:	f000 ff9a 	bl	800916c <__swsetup_r>
 8008238:	b180      	cbz	r0, 800825c <_vfiprintf_r+0x78>
 800823a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800823c:	07da      	lsls	r2, r3, #31
 800823e:	d506      	bpl.n	800824e <_vfiprintf_r+0x6a>
 8008240:	f04f 33ff 	mov.w	r3, #4294967295
 8008244:	9303      	str	r3, [sp, #12]
 8008246:	9803      	ldr	r0, [sp, #12]
 8008248:	b03b      	add	sp, #236	@ 0xec
 800824a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800824e:	89bb      	ldrh	r3, [r7, #12]
 8008250:	059b      	lsls	r3, r3, #22
 8008252:	d4f5      	bmi.n	8008240 <_vfiprintf_r+0x5c>
 8008254:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008256:	f7fd fa58 	bl	800570a <__retarget_lock_release_recursive>
 800825a:	e7f1      	b.n	8008240 <_vfiprintf_r+0x5c>
 800825c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008260:	f003 021a 	and.w	r2, r3, #26
 8008264:	2a0a      	cmp	r2, #10
 8008266:	d114      	bne.n	8008292 <_vfiprintf_r+0xae>
 8008268:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800826c:	2a00      	cmp	r2, #0
 800826e:	db10      	blt.n	8008292 <_vfiprintf_r+0xae>
 8008270:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008272:	07d6      	lsls	r6, r2, #31
 8008274:	d404      	bmi.n	8008280 <_vfiprintf_r+0x9c>
 8008276:	059d      	lsls	r5, r3, #22
 8008278:	d402      	bmi.n	8008280 <_vfiprintf_r+0x9c>
 800827a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800827c:	f7fd fa45 	bl	800570a <__retarget_lock_release_recursive>
 8008280:	4623      	mov	r3, r4
 8008282:	465a      	mov	r2, fp
 8008284:	4639      	mov	r1, r7
 8008286:	9800      	ldr	r0, [sp, #0]
 8008288:	b03b      	add	sp, #236	@ 0xec
 800828a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800828e:	f000 bc33 	b.w	8008af8 <__sbprintf>
 8008292:	2300      	movs	r3, #0
 8008294:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8008298:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800829c:	ae11      	add	r6, sp, #68	@ 0x44
 800829e:	960e      	str	r6, [sp, #56]	@ 0x38
 80082a0:	9307      	str	r3, [sp, #28]
 80082a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80082a4:	9303      	str	r3, [sp, #12]
 80082a6:	465b      	mov	r3, fp
 80082a8:	461c      	mov	r4, r3
 80082aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082ae:	b10a      	cbz	r2, 80082b4 <_vfiprintf_r+0xd0>
 80082b0:	2a25      	cmp	r2, #37	@ 0x25
 80082b2:	d1f9      	bne.n	80082a8 <_vfiprintf_r+0xc4>
 80082b4:	ebb4 080b 	subs.w	r8, r4, fp
 80082b8:	d00d      	beq.n	80082d6 <_vfiprintf_r+0xf2>
 80082ba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082bc:	e9c6 b800 	strd	fp, r8, [r6]
 80082c0:	4443      	add	r3, r8
 80082c2:	9310      	str	r3, [sp, #64]	@ 0x40
 80082c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082c6:	3301      	adds	r3, #1
 80082c8:	2b07      	cmp	r3, #7
 80082ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80082cc:	dc75      	bgt.n	80083ba <_vfiprintf_r+0x1d6>
 80082ce:	3608      	adds	r6, #8
 80082d0:	9b03      	ldr	r3, [sp, #12]
 80082d2:	4443      	add	r3, r8
 80082d4:	9303      	str	r3, [sp, #12]
 80082d6:	7823      	ldrb	r3, [r4, #0]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f000 83cf 	beq.w	8008a7c <_vfiprintf_r+0x898>
 80082de:	2300      	movs	r3, #0
 80082e0:	f04f 32ff 	mov.w	r2, #4294967295
 80082e4:	469a      	mov	sl, r3
 80082e6:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80082ea:	3401      	adds	r4, #1
 80082ec:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80082f0:	46a3      	mov	fp, r4
 80082f2:	f81b 3b01 	ldrb.w	r3, [fp], #1
 80082f6:	f1a3 0220 	sub.w	r2, r3, #32
 80082fa:	2a5a      	cmp	r2, #90	@ 0x5a
 80082fc:	f200 8313 	bhi.w	8008926 <_vfiprintf_r+0x742>
 8008300:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008304:	0311009a 	.word	0x0311009a
 8008308:	00a20311 	.word	0x00a20311
 800830c:	03110311 	.word	0x03110311
 8008310:	00820311 	.word	0x00820311
 8008314:	03110311 	.word	0x03110311
 8008318:	00af00a5 	.word	0x00af00a5
 800831c:	00ac0311 	.word	0x00ac0311
 8008320:	031100b1 	.word	0x031100b1
 8008324:	00d000cd 	.word	0x00d000cd
 8008328:	00d000d0 	.word	0x00d000d0
 800832c:	00d000d0 	.word	0x00d000d0
 8008330:	00d000d0 	.word	0x00d000d0
 8008334:	00d000d0 	.word	0x00d000d0
 8008338:	03110311 	.word	0x03110311
 800833c:	03110311 	.word	0x03110311
 8008340:	03110311 	.word	0x03110311
 8008344:	03110311 	.word	0x03110311
 8008348:	00f70311 	.word	0x00f70311
 800834c:	03110104 	.word	0x03110104
 8008350:	03110311 	.word	0x03110311
 8008354:	03110311 	.word	0x03110311
 8008358:	03110311 	.word	0x03110311
 800835c:	03110311 	.word	0x03110311
 8008360:	01510311 	.word	0x01510311
 8008364:	03110311 	.word	0x03110311
 8008368:	01980311 	.word	0x01980311
 800836c:	02770311 	.word	0x02770311
 8008370:	03110311 	.word	0x03110311
 8008374:	03110297 	.word	0x03110297
 8008378:	03110311 	.word	0x03110311
 800837c:	03110311 	.word	0x03110311
 8008380:	03110311 	.word	0x03110311
 8008384:	03110311 	.word	0x03110311
 8008388:	00f70311 	.word	0x00f70311
 800838c:	03110106 	.word	0x03110106
 8008390:	03110311 	.word	0x03110311
 8008394:	010600e0 	.word	0x010600e0
 8008398:	031100f1 	.word	0x031100f1
 800839c:	031100eb 	.word	0x031100eb
 80083a0:	01530131 	.word	0x01530131
 80083a4:	00f10188 	.word	0x00f10188
 80083a8:	01980311 	.word	0x01980311
 80083ac:	02790098 	.word	0x02790098
 80083b0:	03110311 	.word	0x03110311
 80083b4:	03110065 	.word	0x03110065
 80083b8:	0098      	.short	0x0098
 80083ba:	4639      	mov	r1, r7
 80083bc:	9800      	ldr	r0, [sp, #0]
 80083be:	aa0e      	add	r2, sp, #56	@ 0x38
 80083c0:	f7ff fede 	bl	8008180 <__sprint_r>
 80083c4:	2800      	cmp	r0, #0
 80083c6:	f040 8338 	bne.w	8008a3a <_vfiprintf_r+0x856>
 80083ca:	ae11      	add	r6, sp, #68	@ 0x44
 80083cc:	e780      	b.n	80082d0 <_vfiprintf_r+0xec>
 80083ce:	4a98      	ldr	r2, [pc, #608]	@ (8008630 <_vfiprintf_r+0x44c>)
 80083d0:	9205      	str	r2, [sp, #20]
 80083d2:	f01a 0220 	ands.w	r2, sl, #32
 80083d6:	f000 822e 	beq.w	8008836 <_vfiprintf_r+0x652>
 80083da:	3507      	adds	r5, #7
 80083dc:	f025 0507 	bic.w	r5, r5, #7
 80083e0:	46a8      	mov	r8, r5
 80083e2:	686d      	ldr	r5, [r5, #4]
 80083e4:	f858 4b08 	ldr.w	r4, [r8], #8
 80083e8:	f01a 0f01 	tst.w	sl, #1
 80083ec:	d009      	beq.n	8008402 <_vfiprintf_r+0x21e>
 80083ee:	ea54 0205 	orrs.w	r2, r4, r5
 80083f2:	bf1f      	itttt	ne
 80083f4:	2230      	movne	r2, #48	@ 0x30
 80083f6:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 80083fa:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 80083fe:	f04a 0a02 	orrne.w	sl, sl, #2
 8008402:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8008406:	e111      	b.n	800862c <_vfiprintf_r+0x448>
 8008408:	9800      	ldr	r0, [sp, #0]
 800840a:	f000 ffa3 	bl	8009354 <_localeconv_r>
 800840e:	6843      	ldr	r3, [r0, #4]
 8008410:	4618      	mov	r0, r3
 8008412:	9309      	str	r3, [sp, #36]	@ 0x24
 8008414:	f7f7 fe9c 	bl	8000150 <strlen>
 8008418:	9007      	str	r0, [sp, #28]
 800841a:	9800      	ldr	r0, [sp, #0]
 800841c:	f000 ff9a 	bl	8009354 <_localeconv_r>
 8008420:	6883      	ldr	r3, [r0, #8]
 8008422:	9306      	str	r3, [sp, #24]
 8008424:	9b07      	ldr	r3, [sp, #28]
 8008426:	b12b      	cbz	r3, 8008434 <_vfiprintf_r+0x250>
 8008428:	9b06      	ldr	r3, [sp, #24]
 800842a:	b11b      	cbz	r3, 8008434 <_vfiprintf_r+0x250>
 800842c:	781b      	ldrb	r3, [r3, #0]
 800842e:	b10b      	cbz	r3, 8008434 <_vfiprintf_r+0x250>
 8008430:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 8008434:	465c      	mov	r4, fp
 8008436:	e75b      	b.n	80082f0 <_vfiprintf_r+0x10c>
 8008438:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800843c:	2b00      	cmp	r3, #0
 800843e:	d1f9      	bne.n	8008434 <_vfiprintf_r+0x250>
 8008440:	2320      	movs	r3, #32
 8008442:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8008446:	e7f5      	b.n	8008434 <_vfiprintf_r+0x250>
 8008448:	f04a 0a01 	orr.w	sl, sl, #1
 800844c:	e7f2      	b.n	8008434 <_vfiprintf_r+0x250>
 800844e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008452:	2b00      	cmp	r3, #0
 8008454:	9302      	str	r3, [sp, #8]
 8008456:	daed      	bge.n	8008434 <_vfiprintf_r+0x250>
 8008458:	425b      	negs	r3, r3
 800845a:	9302      	str	r3, [sp, #8]
 800845c:	f04a 0a04 	orr.w	sl, sl, #4
 8008460:	e7e8      	b.n	8008434 <_vfiprintf_r+0x250>
 8008462:	232b      	movs	r3, #43	@ 0x2b
 8008464:	e7ed      	b.n	8008442 <_vfiprintf_r+0x25e>
 8008466:	465a      	mov	r2, fp
 8008468:	f812 3b01 	ldrb.w	r3, [r2], #1
 800846c:	2b2a      	cmp	r3, #42	@ 0x2a
 800846e:	d112      	bne.n	8008496 <_vfiprintf_r+0x2b2>
 8008470:	f855 3b04 	ldr.w	r3, [r5], #4
 8008474:	4693      	mov	fp, r2
 8008476:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800847a:	9301      	str	r3, [sp, #4]
 800847c:	e7da      	b.n	8008434 <_vfiprintf_r+0x250>
 800847e:	9b01      	ldr	r3, [sp, #4]
 8008480:	fb00 1303 	mla	r3, r0, r3, r1
 8008484:	9301      	str	r3, [sp, #4]
 8008486:	f812 3b01 	ldrb.w	r3, [r2], #1
 800848a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800848e:	2909      	cmp	r1, #9
 8008490:	d9f5      	bls.n	800847e <_vfiprintf_r+0x29a>
 8008492:	4693      	mov	fp, r2
 8008494:	e72f      	b.n	80082f6 <_vfiprintf_r+0x112>
 8008496:	2100      	movs	r1, #0
 8008498:	200a      	movs	r0, #10
 800849a:	9101      	str	r1, [sp, #4]
 800849c:	e7f5      	b.n	800848a <_vfiprintf_r+0x2a6>
 800849e:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 80084a2:	e7c7      	b.n	8008434 <_vfiprintf_r+0x250>
 80084a4:	2100      	movs	r1, #0
 80084a6:	465a      	mov	r2, fp
 80084a8:	200a      	movs	r0, #10
 80084aa:	9102      	str	r1, [sp, #8]
 80084ac:	9902      	ldr	r1, [sp, #8]
 80084ae:	3b30      	subs	r3, #48	@ 0x30
 80084b0:	fb00 3301 	mla	r3, r0, r1, r3
 80084b4:	9302      	str	r3, [sp, #8]
 80084b6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80084ba:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 80084be:	2909      	cmp	r1, #9
 80084c0:	d9f4      	bls.n	80084ac <_vfiprintf_r+0x2c8>
 80084c2:	e7e6      	b.n	8008492 <_vfiprintf_r+0x2ae>
 80084c4:	f89b 3000 	ldrb.w	r3, [fp]
 80084c8:	2b68      	cmp	r3, #104	@ 0x68
 80084ca:	bf06      	itte	eq
 80084cc:	f10b 0b01 	addeq.w	fp, fp, #1
 80084d0:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 80084d4:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 80084d8:	e7ac      	b.n	8008434 <_vfiprintf_r+0x250>
 80084da:	f89b 3000 	ldrb.w	r3, [fp]
 80084de:	2b6c      	cmp	r3, #108	@ 0x6c
 80084e0:	d104      	bne.n	80084ec <_vfiprintf_r+0x308>
 80084e2:	f10b 0b01 	add.w	fp, fp, #1
 80084e6:	f04a 0a20 	orr.w	sl, sl, #32
 80084ea:	e7a3      	b.n	8008434 <_vfiprintf_r+0x250>
 80084ec:	f04a 0a10 	orr.w	sl, sl, #16
 80084f0:	e7a0      	b.n	8008434 <_vfiprintf_r+0x250>
 80084f2:	46a8      	mov	r8, r5
 80084f4:	2400      	movs	r4, #0
 80084f6:	f858 3b04 	ldr.w	r3, [r8], #4
 80084fa:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 80084fe:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8008502:	2301      	movs	r3, #1
 8008504:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8008508:	9301      	str	r3, [sp, #4]
 800850a:	e0a8      	b.n	800865e <_vfiprintf_r+0x47a>
 800850c:	f04a 0a10 	orr.w	sl, sl, #16
 8008510:	f01a 0f20 	tst.w	sl, #32
 8008514:	d010      	beq.n	8008538 <_vfiprintf_r+0x354>
 8008516:	3507      	adds	r5, #7
 8008518:	f025 0507 	bic.w	r5, r5, #7
 800851c:	46a8      	mov	r8, r5
 800851e:	686d      	ldr	r5, [r5, #4]
 8008520:	f858 4b08 	ldr.w	r4, [r8], #8
 8008524:	2d00      	cmp	r5, #0
 8008526:	da05      	bge.n	8008534 <_vfiprintf_r+0x350>
 8008528:	232d      	movs	r3, #45	@ 0x2d
 800852a:	4264      	negs	r4, r4
 800852c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008530:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8008534:	2301      	movs	r3, #1
 8008536:	e048      	b.n	80085ca <_vfiprintf_r+0x3e6>
 8008538:	46a8      	mov	r8, r5
 800853a:	f01a 0f10 	tst.w	sl, #16
 800853e:	f858 5b04 	ldr.w	r5, [r8], #4
 8008542:	d002      	beq.n	800854a <_vfiprintf_r+0x366>
 8008544:	462c      	mov	r4, r5
 8008546:	17ed      	asrs	r5, r5, #31
 8008548:	e7ec      	b.n	8008524 <_vfiprintf_r+0x340>
 800854a:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800854e:	d003      	beq.n	8008558 <_vfiprintf_r+0x374>
 8008550:	b22c      	sxth	r4, r5
 8008552:	f345 35c0 	sbfx	r5, r5, #15, #1
 8008556:	e7e5      	b.n	8008524 <_vfiprintf_r+0x340>
 8008558:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800855c:	d0f2      	beq.n	8008544 <_vfiprintf_r+0x360>
 800855e:	b26c      	sxtb	r4, r5
 8008560:	f345 15c0 	sbfx	r5, r5, #7, #1
 8008564:	e7de      	b.n	8008524 <_vfiprintf_r+0x340>
 8008566:	f01a 0f20 	tst.w	sl, #32
 800856a:	d007      	beq.n	800857c <_vfiprintf_r+0x398>
 800856c:	9a03      	ldr	r2, [sp, #12]
 800856e:	682b      	ldr	r3, [r5, #0]
 8008570:	9903      	ldr	r1, [sp, #12]
 8008572:	17d2      	asrs	r2, r2, #31
 8008574:	e9c3 1200 	strd	r1, r2, [r3]
 8008578:	3504      	adds	r5, #4
 800857a:	e694      	b.n	80082a6 <_vfiprintf_r+0xc2>
 800857c:	f01a 0f10 	tst.w	sl, #16
 8008580:	d003      	beq.n	800858a <_vfiprintf_r+0x3a6>
 8008582:	682b      	ldr	r3, [r5, #0]
 8008584:	9a03      	ldr	r2, [sp, #12]
 8008586:	601a      	str	r2, [r3, #0]
 8008588:	e7f6      	b.n	8008578 <_vfiprintf_r+0x394>
 800858a:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800858e:	d003      	beq.n	8008598 <_vfiprintf_r+0x3b4>
 8008590:	682b      	ldr	r3, [r5, #0]
 8008592:	9a03      	ldr	r2, [sp, #12]
 8008594:	801a      	strh	r2, [r3, #0]
 8008596:	e7ef      	b.n	8008578 <_vfiprintf_r+0x394>
 8008598:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800859c:	d0f1      	beq.n	8008582 <_vfiprintf_r+0x39e>
 800859e:	682b      	ldr	r3, [r5, #0]
 80085a0:	9a03      	ldr	r2, [sp, #12]
 80085a2:	701a      	strb	r2, [r3, #0]
 80085a4:	e7e8      	b.n	8008578 <_vfiprintf_r+0x394>
 80085a6:	f04a 0a10 	orr.w	sl, sl, #16
 80085aa:	f01a 0320 	ands.w	r3, sl, #32
 80085ae:	d01f      	beq.n	80085f0 <_vfiprintf_r+0x40c>
 80085b0:	3507      	adds	r5, #7
 80085b2:	f025 0507 	bic.w	r5, r5, #7
 80085b6:	46a8      	mov	r8, r5
 80085b8:	686d      	ldr	r5, [r5, #4]
 80085ba:	f858 4b08 	ldr.w	r4, [r8], #8
 80085be:	2300      	movs	r3, #0
 80085c0:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 80085c4:	2200      	movs	r2, #0
 80085c6:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 80085ca:	9a01      	ldr	r2, [sp, #4]
 80085cc:	3201      	adds	r2, #1
 80085ce:	f000 8262 	beq.w	8008a96 <_vfiprintf_r+0x8b2>
 80085d2:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 80085d6:	9204      	str	r2, [sp, #16]
 80085d8:	ea54 0205 	orrs.w	r2, r4, r5
 80085dc:	f040 8261 	bne.w	8008aa2 <_vfiprintf_r+0x8be>
 80085e0:	9a01      	ldr	r2, [sp, #4]
 80085e2:	2a00      	cmp	r2, #0
 80085e4:	f000 8196 	beq.w	8008914 <_vfiprintf_r+0x730>
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	f040 825d 	bne.w	8008aa8 <_vfiprintf_r+0x8c4>
 80085ee:	e139      	b.n	8008864 <_vfiprintf_r+0x680>
 80085f0:	46a8      	mov	r8, r5
 80085f2:	f01a 0510 	ands.w	r5, sl, #16
 80085f6:	f858 4b04 	ldr.w	r4, [r8], #4
 80085fa:	d001      	beq.n	8008600 <_vfiprintf_r+0x41c>
 80085fc:	461d      	mov	r5, r3
 80085fe:	e7de      	b.n	80085be <_vfiprintf_r+0x3da>
 8008600:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8008604:	d001      	beq.n	800860a <_vfiprintf_r+0x426>
 8008606:	b2a4      	uxth	r4, r4
 8008608:	e7d9      	b.n	80085be <_vfiprintf_r+0x3da>
 800860a:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800860e:	d0d6      	beq.n	80085be <_vfiprintf_r+0x3da>
 8008610:	b2e4      	uxtb	r4, r4
 8008612:	e7f3      	b.n	80085fc <_vfiprintf_r+0x418>
 8008614:	f647 0330 	movw	r3, #30768	@ 0x7830
 8008618:	46a8      	mov	r8, r5
 800861a:	2500      	movs	r5, #0
 800861c:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8008620:	4b03      	ldr	r3, [pc, #12]	@ (8008630 <_vfiprintf_r+0x44c>)
 8008622:	f858 4b04 	ldr.w	r4, [r8], #4
 8008626:	f04a 0a02 	orr.w	sl, sl, #2
 800862a:	9305      	str	r3, [sp, #20]
 800862c:	2302      	movs	r3, #2
 800862e:	e7c9      	b.n	80085c4 <_vfiprintf_r+0x3e0>
 8008630:	0800b58c 	.word	0x0800b58c
 8008634:	46a8      	mov	r8, r5
 8008636:	2500      	movs	r5, #0
 8008638:	9b01      	ldr	r3, [sp, #4]
 800863a:	f858 9b04 	ldr.w	r9, [r8], #4
 800863e:	1c5c      	adds	r4, r3, #1
 8008640:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 8008644:	f000 80d0 	beq.w	80087e8 <_vfiprintf_r+0x604>
 8008648:	461a      	mov	r2, r3
 800864a:	4629      	mov	r1, r5
 800864c:	4648      	mov	r0, r9
 800864e:	f000 febb 	bl	80093c8 <memchr>
 8008652:	4604      	mov	r4, r0
 8008654:	b118      	cbz	r0, 800865e <_vfiprintf_r+0x47a>
 8008656:	eba0 0309 	sub.w	r3, r0, r9
 800865a:	9301      	str	r3, [sp, #4]
 800865c:	462c      	mov	r4, r5
 800865e:	9b01      	ldr	r3, [sp, #4]
 8008660:	42a3      	cmp	r3, r4
 8008662:	bfb8      	it	lt
 8008664:	4623      	movlt	r3, r4
 8008666:	9304      	str	r3, [sp, #16]
 8008668:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800866c:	b113      	cbz	r3, 8008674 <_vfiprintf_r+0x490>
 800866e:	9b04      	ldr	r3, [sp, #16]
 8008670:	3301      	adds	r3, #1
 8008672:	9304      	str	r3, [sp, #16]
 8008674:	f01a 0302 	ands.w	r3, sl, #2
 8008678:	9308      	str	r3, [sp, #32]
 800867a:	bf1e      	ittt	ne
 800867c:	9b04      	ldrne	r3, [sp, #16]
 800867e:	3302      	addne	r3, #2
 8008680:	9304      	strne	r3, [sp, #16]
 8008682:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 8008686:	930a      	str	r3, [sp, #40]	@ 0x28
 8008688:	d11f      	bne.n	80086ca <_vfiprintf_r+0x4e6>
 800868a:	9b02      	ldr	r3, [sp, #8]
 800868c:	9a04      	ldr	r2, [sp, #16]
 800868e:	1a9d      	subs	r5, r3, r2
 8008690:	2d00      	cmp	r5, #0
 8008692:	dd1a      	ble.n	80086ca <_vfiprintf_r+0x4e6>
 8008694:	4ba9      	ldr	r3, [pc, #676]	@ (800893c <_vfiprintf_r+0x758>)
 8008696:	2d10      	cmp	r5, #16
 8008698:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800869c:	f106 0008 	add.w	r0, r6, #8
 80086a0:	f102 0201 	add.w	r2, r2, #1
 80086a4:	6033      	str	r3, [r6, #0]
 80086a6:	f300 814f 	bgt.w	8008948 <_vfiprintf_r+0x764>
 80086aa:	6075      	str	r5, [r6, #4]
 80086ac:	2a07      	cmp	r2, #7
 80086ae:	440d      	add	r5, r1
 80086b0:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 80086b4:	f340 815d 	ble.w	8008972 <_vfiprintf_r+0x78e>
 80086b8:	4639      	mov	r1, r7
 80086ba:	9800      	ldr	r0, [sp, #0]
 80086bc:	aa0e      	add	r2, sp, #56	@ 0x38
 80086be:	f7ff fd5f 	bl	8008180 <__sprint_r>
 80086c2:	2800      	cmp	r0, #0
 80086c4:	f040 81b9 	bne.w	8008a3a <_vfiprintf_r+0x856>
 80086c8:	ae11      	add	r6, sp, #68	@ 0x44
 80086ca:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 80086ce:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 80086d2:	b161      	cbz	r1, 80086ee <_vfiprintf_r+0x50a>
 80086d4:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 80086d8:	6031      	str	r1, [r6, #0]
 80086da:	2101      	movs	r1, #1
 80086dc:	3301      	adds	r3, #1
 80086de:	440a      	add	r2, r1
 80086e0:	2b07      	cmp	r3, #7
 80086e2:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 80086e6:	6071      	str	r1, [r6, #4]
 80086e8:	f300 8145 	bgt.w	8008976 <_vfiprintf_r+0x792>
 80086ec:	3608      	adds	r6, #8
 80086ee:	9908      	ldr	r1, [sp, #32]
 80086f0:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 80086f4:	b159      	cbz	r1, 800870e <_vfiprintf_r+0x52a>
 80086f6:	a90d      	add	r1, sp, #52	@ 0x34
 80086f8:	6031      	str	r1, [r6, #0]
 80086fa:	2102      	movs	r1, #2
 80086fc:	3301      	adds	r3, #1
 80086fe:	440a      	add	r2, r1
 8008700:	2b07      	cmp	r3, #7
 8008702:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8008706:	6071      	str	r1, [r6, #4]
 8008708:	f300 813e 	bgt.w	8008988 <_vfiprintf_r+0x7a4>
 800870c:	3608      	adds	r6, #8
 800870e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008710:	2b80      	cmp	r3, #128	@ 0x80
 8008712:	d11f      	bne.n	8008754 <_vfiprintf_r+0x570>
 8008714:	9b02      	ldr	r3, [sp, #8]
 8008716:	9a04      	ldr	r2, [sp, #16]
 8008718:	1a9d      	subs	r5, r3, r2
 800871a:	2d00      	cmp	r5, #0
 800871c:	dd1a      	ble.n	8008754 <_vfiprintf_r+0x570>
 800871e:	4b88      	ldr	r3, [pc, #544]	@ (8008940 <_vfiprintf_r+0x75c>)
 8008720:	2d10      	cmp	r5, #16
 8008722:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008726:	f106 0008 	add.w	r0, r6, #8
 800872a:	f102 0201 	add.w	r2, r2, #1
 800872e:	6033      	str	r3, [r6, #0]
 8008730:	f300 8133 	bgt.w	800899a <_vfiprintf_r+0x7b6>
 8008734:	6075      	str	r5, [r6, #4]
 8008736:	2a07      	cmp	r2, #7
 8008738:	440d      	add	r5, r1
 800873a:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800873e:	f340 8141 	ble.w	80089c4 <_vfiprintf_r+0x7e0>
 8008742:	4639      	mov	r1, r7
 8008744:	9800      	ldr	r0, [sp, #0]
 8008746:	aa0e      	add	r2, sp, #56	@ 0x38
 8008748:	f7ff fd1a 	bl	8008180 <__sprint_r>
 800874c:	2800      	cmp	r0, #0
 800874e:	f040 8174 	bne.w	8008a3a <_vfiprintf_r+0x856>
 8008752:	ae11      	add	r6, sp, #68	@ 0x44
 8008754:	9b01      	ldr	r3, [sp, #4]
 8008756:	1ae4      	subs	r4, r4, r3
 8008758:	2c00      	cmp	r4, #0
 800875a:	dd1a      	ble.n	8008792 <_vfiprintf_r+0x5ae>
 800875c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8008760:	4877      	ldr	r0, [pc, #476]	@ (8008940 <_vfiprintf_r+0x75c>)
 8008762:	2c10      	cmp	r4, #16
 8008764:	f103 0301 	add.w	r3, r3, #1
 8008768:	f106 0108 	add.w	r1, r6, #8
 800876c:	6030      	str	r0, [r6, #0]
 800876e:	f300 812b 	bgt.w	80089c8 <_vfiprintf_r+0x7e4>
 8008772:	6074      	str	r4, [r6, #4]
 8008774:	2b07      	cmp	r3, #7
 8008776:	4414      	add	r4, r2
 8008778:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800877c:	f340 8135 	ble.w	80089ea <_vfiprintf_r+0x806>
 8008780:	4639      	mov	r1, r7
 8008782:	9800      	ldr	r0, [sp, #0]
 8008784:	aa0e      	add	r2, sp, #56	@ 0x38
 8008786:	f7ff fcfb 	bl	8008180 <__sprint_r>
 800878a:	2800      	cmp	r0, #0
 800878c:	f040 8155 	bne.w	8008a3a <_vfiprintf_r+0x856>
 8008790:	ae11      	add	r6, sp, #68	@ 0x44
 8008792:	9b01      	ldr	r3, [sp, #4]
 8008794:	9a01      	ldr	r2, [sp, #4]
 8008796:	6073      	str	r3, [r6, #4]
 8008798:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800879a:	f8c6 9000 	str.w	r9, [r6]
 800879e:	4413      	add	r3, r2
 80087a0:	9310      	str	r3, [sp, #64]	@ 0x40
 80087a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087a4:	3301      	adds	r3, #1
 80087a6:	2b07      	cmp	r3, #7
 80087a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80087aa:	f300 8120 	bgt.w	80089ee <_vfiprintf_r+0x80a>
 80087ae:	f106 0308 	add.w	r3, r6, #8
 80087b2:	f01a 0f04 	tst.w	sl, #4
 80087b6:	f040 8122 	bne.w	80089fe <_vfiprintf_r+0x81a>
 80087ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087be:	9904      	ldr	r1, [sp, #16]
 80087c0:	428a      	cmp	r2, r1
 80087c2:	bfac      	ite	ge
 80087c4:	189b      	addge	r3, r3, r2
 80087c6:	185b      	addlt	r3, r3, r1
 80087c8:	9303      	str	r3, [sp, #12]
 80087ca:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80087cc:	b13b      	cbz	r3, 80087de <_vfiprintf_r+0x5fa>
 80087ce:	4639      	mov	r1, r7
 80087d0:	9800      	ldr	r0, [sp, #0]
 80087d2:	aa0e      	add	r2, sp, #56	@ 0x38
 80087d4:	f7ff fcd4 	bl	8008180 <__sprint_r>
 80087d8:	2800      	cmp	r0, #0
 80087da:	f040 812e 	bne.w	8008a3a <_vfiprintf_r+0x856>
 80087de:	2300      	movs	r3, #0
 80087e0:	4645      	mov	r5, r8
 80087e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80087e4:	ae11      	add	r6, sp, #68	@ 0x44
 80087e6:	e55e      	b.n	80082a6 <_vfiprintf_r+0xc2>
 80087e8:	4648      	mov	r0, r9
 80087ea:	f7f7 fcb1 	bl	8000150 <strlen>
 80087ee:	9001      	str	r0, [sp, #4]
 80087f0:	e734      	b.n	800865c <_vfiprintf_r+0x478>
 80087f2:	f04a 0a10 	orr.w	sl, sl, #16
 80087f6:	f01a 0320 	ands.w	r3, sl, #32
 80087fa:	d008      	beq.n	800880e <_vfiprintf_r+0x62a>
 80087fc:	3507      	adds	r5, #7
 80087fe:	f025 0507 	bic.w	r5, r5, #7
 8008802:	46a8      	mov	r8, r5
 8008804:	686d      	ldr	r5, [r5, #4]
 8008806:	f858 4b08 	ldr.w	r4, [r8], #8
 800880a:	2301      	movs	r3, #1
 800880c:	e6da      	b.n	80085c4 <_vfiprintf_r+0x3e0>
 800880e:	46a8      	mov	r8, r5
 8008810:	f01a 0510 	ands.w	r5, sl, #16
 8008814:	f858 4b04 	ldr.w	r4, [r8], #4
 8008818:	d001      	beq.n	800881e <_vfiprintf_r+0x63a>
 800881a:	461d      	mov	r5, r3
 800881c:	e7f5      	b.n	800880a <_vfiprintf_r+0x626>
 800881e:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8008822:	d001      	beq.n	8008828 <_vfiprintf_r+0x644>
 8008824:	b2a4      	uxth	r4, r4
 8008826:	e7f0      	b.n	800880a <_vfiprintf_r+0x626>
 8008828:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800882c:	d0ed      	beq.n	800880a <_vfiprintf_r+0x626>
 800882e:	b2e4      	uxtb	r4, r4
 8008830:	e7f3      	b.n	800881a <_vfiprintf_r+0x636>
 8008832:	4a44      	ldr	r2, [pc, #272]	@ (8008944 <_vfiprintf_r+0x760>)
 8008834:	e5cc      	b.n	80083d0 <_vfiprintf_r+0x1ec>
 8008836:	46a8      	mov	r8, r5
 8008838:	f01a 0510 	ands.w	r5, sl, #16
 800883c:	f858 4b04 	ldr.w	r4, [r8], #4
 8008840:	d001      	beq.n	8008846 <_vfiprintf_r+0x662>
 8008842:	4615      	mov	r5, r2
 8008844:	e5d0      	b.n	80083e8 <_vfiprintf_r+0x204>
 8008846:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800884a:	d001      	beq.n	8008850 <_vfiprintf_r+0x66c>
 800884c:	b2a4      	uxth	r4, r4
 800884e:	e5cb      	b.n	80083e8 <_vfiprintf_r+0x204>
 8008850:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8008854:	f43f adc8 	beq.w	80083e8 <_vfiprintf_r+0x204>
 8008858:	b2e4      	uxtb	r4, r4
 800885a:	e7f2      	b.n	8008842 <_vfiprintf_r+0x65e>
 800885c:	2c0a      	cmp	r4, #10
 800885e:	f175 0300 	sbcs.w	r3, r5, #0
 8008862:	d206      	bcs.n	8008872 <_vfiprintf_r+0x68e>
 8008864:	3430      	adds	r4, #48	@ 0x30
 8008866:	b2e4      	uxtb	r4, r4
 8008868:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800886c:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8008870:	e136      	b.n	8008ae0 <_vfiprintf_r+0x8fc>
 8008872:	f04f 0a00 	mov.w	sl, #0
 8008876:	ab3a      	add	r3, sp, #232	@ 0xe8
 8008878:	9308      	str	r3, [sp, #32]
 800887a:	9b04      	ldr	r3, [sp, #16]
 800887c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008880:	930a      	str	r3, [sp, #40]	@ 0x28
 8008882:	220a      	movs	r2, #10
 8008884:	2300      	movs	r3, #0
 8008886:	4620      	mov	r0, r4
 8008888:	4629      	mov	r1, r5
 800888a:	f7f8 f8fd 	bl	8000a88 <__aeabi_uldivmod>
 800888e:	460b      	mov	r3, r1
 8008890:	9908      	ldr	r1, [sp, #32]
 8008892:	3230      	adds	r2, #48	@ 0x30
 8008894:	f801 2c01 	strb.w	r2, [r1, #-1]
 8008898:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800889a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800889c:	f101 39ff 	add.w	r9, r1, #4294967295
 80088a0:	f10a 0a01 	add.w	sl, sl, #1
 80088a4:	b1e2      	cbz	r2, 80088e0 <_vfiprintf_r+0x6fc>
 80088a6:	9a06      	ldr	r2, [sp, #24]
 80088a8:	7812      	ldrb	r2, [r2, #0]
 80088aa:	4552      	cmp	r2, sl
 80088ac:	d118      	bne.n	80088e0 <_vfiprintf_r+0x6fc>
 80088ae:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 80088b2:	d015      	beq.n	80088e0 <_vfiprintf_r+0x6fc>
 80088b4:	2c0a      	cmp	r4, #10
 80088b6:	f175 0200 	sbcs.w	r2, r5, #0
 80088ba:	d311      	bcc.n	80088e0 <_vfiprintf_r+0x6fc>
 80088bc:	9308      	str	r3, [sp, #32]
 80088be:	9b07      	ldr	r3, [sp, #28]
 80088c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088c2:	eba9 0903 	sub.w	r9, r9, r3
 80088c6:	461a      	mov	r2, r3
 80088c8:	4648      	mov	r0, r9
 80088ca:	f000 fd29 	bl	8009320 <strncpy>
 80088ce:	9b06      	ldr	r3, [sp, #24]
 80088d0:	785a      	ldrb	r2, [r3, #1]
 80088d2:	9b08      	ldr	r3, [sp, #32]
 80088d4:	b172      	cbz	r2, 80088f4 <_vfiprintf_r+0x710>
 80088d6:	f04f 0a00 	mov.w	sl, #0
 80088da:	9a06      	ldr	r2, [sp, #24]
 80088dc:	3201      	adds	r2, #1
 80088de:	9206      	str	r2, [sp, #24]
 80088e0:	2c0a      	cmp	r4, #10
 80088e2:	f175 0500 	sbcs.w	r5, r5, #0
 80088e6:	f0c0 80fb 	bcc.w	8008ae0 <_vfiprintf_r+0x8fc>
 80088ea:	461d      	mov	r5, r3
 80088ec:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80088ee:	f8cd 9020 	str.w	r9, [sp, #32]
 80088f2:	e7c6      	b.n	8008882 <_vfiprintf_r+0x69e>
 80088f4:	4692      	mov	sl, r2
 80088f6:	e7f3      	b.n	80088e0 <_vfiprintf_r+0x6fc>
 80088f8:	9a05      	ldr	r2, [sp, #20]
 80088fa:	f004 030f 	and.w	r3, r4, #15
 80088fe:	5cd3      	ldrb	r3, [r2, r3]
 8008900:	0924      	lsrs	r4, r4, #4
 8008902:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8008906:	092d      	lsrs	r5, r5, #4
 8008908:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800890c:	ea54 0305 	orrs.w	r3, r4, r5
 8008910:	d1f2      	bne.n	80088f8 <_vfiprintf_r+0x714>
 8008912:	e0e5      	b.n	8008ae0 <_vfiprintf_r+0x8fc>
 8008914:	b923      	cbnz	r3, 8008920 <_vfiprintf_r+0x73c>
 8008916:	f01a 0f01 	tst.w	sl, #1
 800891a:	d001      	beq.n	8008920 <_vfiprintf_r+0x73c>
 800891c:	2430      	movs	r4, #48	@ 0x30
 800891e:	e7a3      	b.n	8008868 <_vfiprintf_r+0x684>
 8008920:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8008924:	e0dc      	b.n	8008ae0 <_vfiprintf_r+0x8fc>
 8008926:	2b00      	cmp	r3, #0
 8008928:	f000 80a8 	beq.w	8008a7c <_vfiprintf_r+0x898>
 800892c:	2400      	movs	r4, #0
 800892e:	46a8      	mov	r8, r5
 8008930:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8008934:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8008938:	e5e3      	b.n	8008502 <_vfiprintf_r+0x31e>
 800893a:	bf00      	nop
 800893c:	0800b600 	.word	0x0800b600
 8008940:	0800b5f0 	.word	0x0800b5f0
 8008944:	0800b59d 	.word	0x0800b59d
 8008948:	f04f 0c10 	mov.w	ip, #16
 800894c:	2a07      	cmp	r2, #7
 800894e:	4461      	add	r1, ip
 8008950:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008954:	f8c6 c004 	str.w	ip, [r6, #4]
 8008958:	dd08      	ble.n	800896c <_vfiprintf_r+0x788>
 800895a:	4639      	mov	r1, r7
 800895c:	9800      	ldr	r0, [sp, #0]
 800895e:	aa0e      	add	r2, sp, #56	@ 0x38
 8008960:	f7ff fc0e 	bl	8008180 <__sprint_r>
 8008964:	2800      	cmp	r0, #0
 8008966:	d168      	bne.n	8008a3a <_vfiprintf_r+0x856>
 8008968:	4b61      	ldr	r3, [pc, #388]	@ (8008af0 <_vfiprintf_r+0x90c>)
 800896a:	a811      	add	r0, sp, #68	@ 0x44
 800896c:	4606      	mov	r6, r0
 800896e:	3d10      	subs	r5, #16
 8008970:	e691      	b.n	8008696 <_vfiprintf_r+0x4b2>
 8008972:	4606      	mov	r6, r0
 8008974:	e6a9      	b.n	80086ca <_vfiprintf_r+0x4e6>
 8008976:	4639      	mov	r1, r7
 8008978:	9800      	ldr	r0, [sp, #0]
 800897a:	aa0e      	add	r2, sp, #56	@ 0x38
 800897c:	f7ff fc00 	bl	8008180 <__sprint_r>
 8008980:	2800      	cmp	r0, #0
 8008982:	d15a      	bne.n	8008a3a <_vfiprintf_r+0x856>
 8008984:	ae11      	add	r6, sp, #68	@ 0x44
 8008986:	e6b2      	b.n	80086ee <_vfiprintf_r+0x50a>
 8008988:	4639      	mov	r1, r7
 800898a:	9800      	ldr	r0, [sp, #0]
 800898c:	aa0e      	add	r2, sp, #56	@ 0x38
 800898e:	f7ff fbf7 	bl	8008180 <__sprint_r>
 8008992:	2800      	cmp	r0, #0
 8008994:	d151      	bne.n	8008a3a <_vfiprintf_r+0x856>
 8008996:	ae11      	add	r6, sp, #68	@ 0x44
 8008998:	e6b9      	b.n	800870e <_vfiprintf_r+0x52a>
 800899a:	f04f 0c10 	mov.w	ip, #16
 800899e:	2a07      	cmp	r2, #7
 80089a0:	4461      	add	r1, ip
 80089a2:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80089a6:	f8c6 c004 	str.w	ip, [r6, #4]
 80089aa:	dd08      	ble.n	80089be <_vfiprintf_r+0x7da>
 80089ac:	4639      	mov	r1, r7
 80089ae:	9800      	ldr	r0, [sp, #0]
 80089b0:	aa0e      	add	r2, sp, #56	@ 0x38
 80089b2:	f7ff fbe5 	bl	8008180 <__sprint_r>
 80089b6:	2800      	cmp	r0, #0
 80089b8:	d13f      	bne.n	8008a3a <_vfiprintf_r+0x856>
 80089ba:	4b4e      	ldr	r3, [pc, #312]	@ (8008af4 <_vfiprintf_r+0x910>)
 80089bc:	a811      	add	r0, sp, #68	@ 0x44
 80089be:	4606      	mov	r6, r0
 80089c0:	3d10      	subs	r5, #16
 80089c2:	e6ad      	b.n	8008720 <_vfiprintf_r+0x53c>
 80089c4:	4606      	mov	r6, r0
 80089c6:	e6c5      	b.n	8008754 <_vfiprintf_r+0x570>
 80089c8:	2010      	movs	r0, #16
 80089ca:	2b07      	cmp	r3, #7
 80089cc:	4402      	add	r2, r0
 80089ce:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 80089d2:	6070      	str	r0, [r6, #4]
 80089d4:	dd06      	ble.n	80089e4 <_vfiprintf_r+0x800>
 80089d6:	4639      	mov	r1, r7
 80089d8:	9800      	ldr	r0, [sp, #0]
 80089da:	aa0e      	add	r2, sp, #56	@ 0x38
 80089dc:	f7ff fbd0 	bl	8008180 <__sprint_r>
 80089e0:	bb58      	cbnz	r0, 8008a3a <_vfiprintf_r+0x856>
 80089e2:	a911      	add	r1, sp, #68	@ 0x44
 80089e4:	460e      	mov	r6, r1
 80089e6:	3c10      	subs	r4, #16
 80089e8:	e6b8      	b.n	800875c <_vfiprintf_r+0x578>
 80089ea:	460e      	mov	r6, r1
 80089ec:	e6d1      	b.n	8008792 <_vfiprintf_r+0x5ae>
 80089ee:	4639      	mov	r1, r7
 80089f0:	9800      	ldr	r0, [sp, #0]
 80089f2:	aa0e      	add	r2, sp, #56	@ 0x38
 80089f4:	f7ff fbc4 	bl	8008180 <__sprint_r>
 80089f8:	b9f8      	cbnz	r0, 8008a3a <_vfiprintf_r+0x856>
 80089fa:	ab11      	add	r3, sp, #68	@ 0x44
 80089fc:	e6d9      	b.n	80087b2 <_vfiprintf_r+0x5ce>
 80089fe:	9a02      	ldr	r2, [sp, #8]
 8008a00:	9904      	ldr	r1, [sp, #16]
 8008a02:	1a54      	subs	r4, r2, r1
 8008a04:	2c00      	cmp	r4, #0
 8008a06:	f77f aed8 	ble.w	80087ba <_vfiprintf_r+0x5d6>
 8008a0a:	2610      	movs	r6, #16
 8008a0c:	4d38      	ldr	r5, [pc, #224]	@ (8008af0 <_vfiprintf_r+0x90c>)
 8008a0e:	2c10      	cmp	r4, #16
 8008a10:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008a14:	601d      	str	r5, [r3, #0]
 8008a16:	f102 0201 	add.w	r2, r2, #1
 8008a1a:	dc1d      	bgt.n	8008a58 <_vfiprintf_r+0x874>
 8008a1c:	605c      	str	r4, [r3, #4]
 8008a1e:	2a07      	cmp	r2, #7
 8008a20:	440c      	add	r4, r1
 8008a22:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8008a26:	f77f aec8 	ble.w	80087ba <_vfiprintf_r+0x5d6>
 8008a2a:	4639      	mov	r1, r7
 8008a2c:	9800      	ldr	r0, [sp, #0]
 8008a2e:	aa0e      	add	r2, sp, #56	@ 0x38
 8008a30:	f7ff fba6 	bl	8008180 <__sprint_r>
 8008a34:	2800      	cmp	r0, #0
 8008a36:	f43f aec0 	beq.w	80087ba <_vfiprintf_r+0x5d6>
 8008a3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a3c:	07d9      	lsls	r1, r3, #31
 8008a3e:	d405      	bmi.n	8008a4c <_vfiprintf_r+0x868>
 8008a40:	89bb      	ldrh	r3, [r7, #12]
 8008a42:	059a      	lsls	r2, r3, #22
 8008a44:	d402      	bmi.n	8008a4c <_vfiprintf_r+0x868>
 8008a46:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008a48:	f7fc fe5f 	bl	800570a <__retarget_lock_release_recursive>
 8008a4c:	89bb      	ldrh	r3, [r7, #12]
 8008a4e:	065b      	lsls	r3, r3, #25
 8008a50:	f57f abf9 	bpl.w	8008246 <_vfiprintf_r+0x62>
 8008a54:	f7ff bbf4 	b.w	8008240 <_vfiprintf_r+0x5c>
 8008a58:	3110      	adds	r1, #16
 8008a5a:	2a07      	cmp	r2, #7
 8008a5c:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008a60:	605e      	str	r6, [r3, #4]
 8008a62:	dc02      	bgt.n	8008a6a <_vfiprintf_r+0x886>
 8008a64:	3308      	adds	r3, #8
 8008a66:	3c10      	subs	r4, #16
 8008a68:	e7d1      	b.n	8008a0e <_vfiprintf_r+0x82a>
 8008a6a:	4639      	mov	r1, r7
 8008a6c:	9800      	ldr	r0, [sp, #0]
 8008a6e:	aa0e      	add	r2, sp, #56	@ 0x38
 8008a70:	f7ff fb86 	bl	8008180 <__sprint_r>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d1e0      	bne.n	8008a3a <_vfiprintf_r+0x856>
 8008a78:	ab11      	add	r3, sp, #68	@ 0x44
 8008a7a:	e7f4      	b.n	8008a66 <_vfiprintf_r+0x882>
 8008a7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a7e:	b913      	cbnz	r3, 8008a86 <_vfiprintf_r+0x8a2>
 8008a80:	2300      	movs	r3, #0
 8008a82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a84:	e7d9      	b.n	8008a3a <_vfiprintf_r+0x856>
 8008a86:	4639      	mov	r1, r7
 8008a88:	9800      	ldr	r0, [sp, #0]
 8008a8a:	aa0e      	add	r2, sp, #56	@ 0x38
 8008a8c:	f7ff fb78 	bl	8008180 <__sprint_r>
 8008a90:	2800      	cmp	r0, #0
 8008a92:	d0f5      	beq.n	8008a80 <_vfiprintf_r+0x89c>
 8008a94:	e7d1      	b.n	8008a3a <_vfiprintf_r+0x856>
 8008a96:	ea54 0205 	orrs.w	r2, r4, r5
 8008a9a:	f8cd a010 	str.w	sl, [sp, #16]
 8008a9e:	f43f ada3 	beq.w	80085e8 <_vfiprintf_r+0x404>
 8008aa2:	2b01      	cmp	r3, #1
 8008aa4:	f43f aeda 	beq.w	800885c <_vfiprintf_r+0x678>
 8008aa8:	2b02      	cmp	r3, #2
 8008aaa:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8008aae:	f43f af23 	beq.w	80088f8 <_vfiprintf_r+0x714>
 8008ab2:	f004 0307 	and.w	r3, r4, #7
 8008ab6:	08e4      	lsrs	r4, r4, #3
 8008ab8:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8008abc:	08ed      	lsrs	r5, r5, #3
 8008abe:	3330      	adds	r3, #48	@ 0x30
 8008ac0:	ea54 0105 	orrs.w	r1, r4, r5
 8008ac4:	464a      	mov	r2, r9
 8008ac6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008aca:	d1f2      	bne.n	8008ab2 <_vfiprintf_r+0x8ce>
 8008acc:	9904      	ldr	r1, [sp, #16]
 8008ace:	07c8      	lsls	r0, r1, #31
 8008ad0:	d506      	bpl.n	8008ae0 <_vfiprintf_r+0x8fc>
 8008ad2:	2b30      	cmp	r3, #48	@ 0x30
 8008ad4:	d004      	beq.n	8008ae0 <_vfiprintf_r+0x8fc>
 8008ad6:	2330      	movs	r3, #48	@ 0x30
 8008ad8:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008adc:	f1a2 0902 	sub.w	r9, r2, #2
 8008ae0:	ab3a      	add	r3, sp, #232	@ 0xe8
 8008ae2:	eba3 0309 	sub.w	r3, r3, r9
 8008ae6:	9c01      	ldr	r4, [sp, #4]
 8008ae8:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008aec:	9301      	str	r3, [sp, #4]
 8008aee:	e5b6      	b.n	800865e <_vfiprintf_r+0x47a>
 8008af0:	0800b600 	.word	0x0800b600
 8008af4:	0800b5f0 	.word	0x0800b5f0

08008af8 <__sbprintf>:
 8008af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008afa:	461f      	mov	r7, r3
 8008afc:	898b      	ldrh	r3, [r1, #12]
 8008afe:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8008b02:	f023 0302 	bic.w	r3, r3, #2
 8008b06:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008b0a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008b0c:	4615      	mov	r5, r2
 8008b0e:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b10:	89cb      	ldrh	r3, [r1, #14]
 8008b12:	4606      	mov	r6, r0
 8008b14:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008b18:	69cb      	ldr	r3, [r1, #28]
 8008b1a:	a816      	add	r0, sp, #88	@ 0x58
 8008b1c:	9307      	str	r3, [sp, #28]
 8008b1e:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8008b20:	460c      	mov	r4, r1
 8008b22:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b24:	ab1a      	add	r3, sp, #104	@ 0x68
 8008b26:	9300      	str	r3, [sp, #0]
 8008b28:	9304      	str	r3, [sp, #16]
 8008b2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b2e:	9302      	str	r3, [sp, #8]
 8008b30:	9305      	str	r3, [sp, #20]
 8008b32:	2300      	movs	r3, #0
 8008b34:	9306      	str	r3, [sp, #24]
 8008b36:	f7fc fde5 	bl	8005704 <__retarget_lock_init_recursive>
 8008b3a:	462a      	mov	r2, r5
 8008b3c:	463b      	mov	r3, r7
 8008b3e:	4669      	mov	r1, sp
 8008b40:	4630      	mov	r0, r6
 8008b42:	f7ff fb4f 	bl	80081e4 <_vfiprintf_r>
 8008b46:	1e05      	subs	r5, r0, #0
 8008b48:	db07      	blt.n	8008b5a <__sbprintf+0x62>
 8008b4a:	4669      	mov	r1, sp
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	f000 f8ed 	bl	8008d2c <_fflush_r>
 8008b52:	2800      	cmp	r0, #0
 8008b54:	bf18      	it	ne
 8008b56:	f04f 35ff 	movne.w	r5, #4294967295
 8008b5a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008b5e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008b60:	065b      	lsls	r3, r3, #25
 8008b62:	bf42      	ittt	mi
 8008b64:	89a3      	ldrhmi	r3, [r4, #12]
 8008b66:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8008b6a:	81a3      	strhmi	r3, [r4, #12]
 8008b6c:	f7fc fdcb 	bl	8005706 <__retarget_lock_close_recursive>
 8008b70:	4628      	mov	r0, r5
 8008b72:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8008b76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008b78 <_fclose_r>:
 8008b78:	b570      	push	{r4, r5, r6, lr}
 8008b7a:	4605      	mov	r5, r0
 8008b7c:	460c      	mov	r4, r1
 8008b7e:	b1b1      	cbz	r1, 8008bae <_fclose_r+0x36>
 8008b80:	b118      	cbz	r0, 8008b8a <_fclose_r+0x12>
 8008b82:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008b84:	b90b      	cbnz	r3, 8008b8a <_fclose_r+0x12>
 8008b86:	f7fc fb77 	bl	8005278 <__sinit>
 8008b8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b8c:	07de      	lsls	r6, r3, #31
 8008b8e:	d405      	bmi.n	8008b9c <_fclose_r+0x24>
 8008b90:	89a3      	ldrh	r3, [r4, #12]
 8008b92:	0598      	lsls	r0, r3, #22
 8008b94:	d402      	bmi.n	8008b9c <_fclose_r+0x24>
 8008b96:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b98:	f7fc fdb6 	bl	8005708 <__retarget_lock_acquire_recursive>
 8008b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ba0:	b943      	cbnz	r3, 8008bb4 <_fclose_r+0x3c>
 8008ba2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ba4:	07d9      	lsls	r1, r3, #31
 8008ba6:	d402      	bmi.n	8008bae <_fclose_r+0x36>
 8008ba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008baa:	f7fc fdae 	bl	800570a <__retarget_lock_release_recursive>
 8008bae:	2600      	movs	r6, #0
 8008bb0:	4630      	mov	r0, r6
 8008bb2:	bd70      	pop	{r4, r5, r6, pc}
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	f000 f834 	bl	8008c24 <__sflush_r>
 8008bbc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008bbe:	4606      	mov	r6, r0
 8008bc0:	b133      	cbz	r3, 8008bd0 <_fclose_r+0x58>
 8008bc2:	4628      	mov	r0, r5
 8008bc4:	69e1      	ldr	r1, [r4, #28]
 8008bc6:	4798      	blx	r3
 8008bc8:	2800      	cmp	r0, #0
 8008bca:	bfb8      	it	lt
 8008bcc:	f04f 36ff 	movlt.w	r6, #4294967295
 8008bd0:	89a3      	ldrh	r3, [r4, #12]
 8008bd2:	061a      	lsls	r2, r3, #24
 8008bd4:	d503      	bpl.n	8008bde <_fclose_r+0x66>
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	6921      	ldr	r1, [r4, #16]
 8008bda:	f7fc fe09 	bl	80057f0 <_free_r>
 8008bde:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008be0:	b141      	cbz	r1, 8008bf4 <_fclose_r+0x7c>
 8008be2:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8008be6:	4299      	cmp	r1, r3
 8008be8:	d002      	beq.n	8008bf0 <_fclose_r+0x78>
 8008bea:	4628      	mov	r0, r5
 8008bec:	f7fc fe00 	bl	80057f0 <_free_r>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	6323      	str	r3, [r4, #48]	@ 0x30
 8008bf4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008bf6:	b121      	cbz	r1, 8008c02 <_fclose_r+0x8a>
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	f7fc fdf9 	bl	80057f0 <_free_r>
 8008bfe:	2300      	movs	r3, #0
 8008c00:	6463      	str	r3, [r4, #68]	@ 0x44
 8008c02:	f7fc fb2d 	bl	8005260 <__sfp_lock_acquire>
 8008c06:	2300      	movs	r3, #0
 8008c08:	81a3      	strh	r3, [r4, #12]
 8008c0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c0c:	07db      	lsls	r3, r3, #31
 8008c0e:	d402      	bmi.n	8008c16 <_fclose_r+0x9e>
 8008c10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c12:	f7fc fd7a 	bl	800570a <__retarget_lock_release_recursive>
 8008c16:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c18:	f7fc fd75 	bl	8005706 <__retarget_lock_close_recursive>
 8008c1c:	f7fc fb26 	bl	800526c <__sfp_lock_release>
 8008c20:	e7c6      	b.n	8008bb0 <_fclose_r+0x38>
	...

08008c24 <__sflush_r>:
 8008c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c26:	4605      	mov	r5, r0
 8008c28:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8008c2c:	460c      	mov	r4, r1
 8008c2e:	0706      	lsls	r6, r0, #28
 8008c30:	d457      	bmi.n	8008ce2 <__sflush_r+0xbe>
 8008c32:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8008c36:	818b      	strh	r3, [r1, #12]
 8008c38:	684b      	ldr	r3, [r1, #4]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	dc02      	bgt.n	8008c44 <__sflush_r+0x20>
 8008c3e:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	dd4c      	ble.n	8008cde <__sflush_r+0xba>
 8008c44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c46:	2e00      	cmp	r6, #0
 8008c48:	d049      	beq.n	8008cde <__sflush_r+0xba>
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 8008c50:	682f      	ldr	r7, [r5, #0]
 8008c52:	69e1      	ldr	r1, [r4, #28]
 8008c54:	602b      	str	r3, [r5, #0]
 8008c56:	d034      	beq.n	8008cc2 <__sflush_r+0x9e>
 8008c58:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8008c5a:	89a3      	ldrh	r3, [r4, #12]
 8008c5c:	0759      	lsls	r1, r3, #29
 8008c5e:	d505      	bpl.n	8008c6c <__sflush_r+0x48>
 8008c60:	6863      	ldr	r3, [r4, #4]
 8008c62:	1ad2      	subs	r2, r2, r3
 8008c64:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008c66:	b10b      	cbz	r3, 8008c6c <__sflush_r+0x48>
 8008c68:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008c6a:	1ad2      	subs	r2, r2, r3
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	4628      	mov	r0, r5
 8008c70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c72:	69e1      	ldr	r1, [r4, #28]
 8008c74:	47b0      	blx	r6
 8008c76:	1c43      	adds	r3, r0, #1
 8008c78:	d106      	bne.n	8008c88 <__sflush_r+0x64>
 8008c7a:	682a      	ldr	r2, [r5, #0]
 8008c7c:	2a1d      	cmp	r2, #29
 8008c7e:	d847      	bhi.n	8008d10 <__sflush_r+0xec>
 8008c80:	4b29      	ldr	r3, [pc, #164]	@ (8008d28 <__sflush_r+0x104>)
 8008c82:	4113      	asrs	r3, r2
 8008c84:	07de      	lsls	r6, r3, #31
 8008c86:	d443      	bmi.n	8008d10 <__sflush_r+0xec>
 8008c88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c8c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008c90:	81a2      	strh	r2, [r4, #12]
 8008c92:	2200      	movs	r2, #0
 8008c94:	6062      	str	r2, [r4, #4]
 8008c96:	6922      	ldr	r2, [r4, #16]
 8008c98:	04d9      	lsls	r1, r3, #19
 8008c9a:	6022      	str	r2, [r4, #0]
 8008c9c:	d504      	bpl.n	8008ca8 <__sflush_r+0x84>
 8008c9e:	1c42      	adds	r2, r0, #1
 8008ca0:	d101      	bne.n	8008ca6 <__sflush_r+0x82>
 8008ca2:	682b      	ldr	r3, [r5, #0]
 8008ca4:	b903      	cbnz	r3, 8008ca8 <__sflush_r+0x84>
 8008ca6:	6520      	str	r0, [r4, #80]	@ 0x50
 8008ca8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008caa:	602f      	str	r7, [r5, #0]
 8008cac:	b1b9      	cbz	r1, 8008cde <__sflush_r+0xba>
 8008cae:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8008cb2:	4299      	cmp	r1, r3
 8008cb4:	d002      	beq.n	8008cbc <__sflush_r+0x98>
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	f7fc fd9a 	bl	80057f0 <_free_r>
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	6323      	str	r3, [r4, #48]	@ 0x30
 8008cc0:	e00d      	b.n	8008cde <__sflush_r+0xba>
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	47b0      	blx	r6
 8008cc8:	4602      	mov	r2, r0
 8008cca:	1c50      	adds	r0, r2, #1
 8008ccc:	d1c5      	bne.n	8008c5a <__sflush_r+0x36>
 8008cce:	682b      	ldr	r3, [r5, #0]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d0c2      	beq.n	8008c5a <__sflush_r+0x36>
 8008cd4:	2b1d      	cmp	r3, #29
 8008cd6:	d001      	beq.n	8008cdc <__sflush_r+0xb8>
 8008cd8:	2b16      	cmp	r3, #22
 8008cda:	d119      	bne.n	8008d10 <__sflush_r+0xec>
 8008cdc:	602f      	str	r7, [r5, #0]
 8008cde:	2000      	movs	r0, #0
 8008ce0:	e01d      	b.n	8008d1e <__sflush_r+0xfa>
 8008ce2:	690f      	ldr	r7, [r1, #16]
 8008ce4:	2f00      	cmp	r7, #0
 8008ce6:	d0fa      	beq.n	8008cde <__sflush_r+0xba>
 8008ce8:	0783      	lsls	r3, r0, #30
 8008cea:	bf18      	it	ne
 8008cec:	2300      	movne	r3, #0
 8008cee:	680e      	ldr	r6, [r1, #0]
 8008cf0:	bf08      	it	eq
 8008cf2:	694b      	ldreq	r3, [r1, #20]
 8008cf4:	1bf6      	subs	r6, r6, r7
 8008cf6:	600f      	str	r7, [r1, #0]
 8008cf8:	608b      	str	r3, [r1, #8]
 8008cfa:	2e00      	cmp	r6, #0
 8008cfc:	ddef      	ble.n	8008cde <__sflush_r+0xba>
 8008cfe:	4633      	mov	r3, r6
 8008d00:	463a      	mov	r2, r7
 8008d02:	4628      	mov	r0, r5
 8008d04:	69e1      	ldr	r1, [r4, #28]
 8008d06:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 8008d0a:	47e0      	blx	ip
 8008d0c:	2800      	cmp	r0, #0
 8008d0e:	dc07      	bgt.n	8008d20 <__sflush_r+0xfc>
 8008d10:	f04f 30ff 	mov.w	r0, #4294967295
 8008d14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d1c:	81a3      	strh	r3, [r4, #12]
 8008d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d20:	4407      	add	r7, r0
 8008d22:	1a36      	subs	r6, r6, r0
 8008d24:	e7e9      	b.n	8008cfa <__sflush_r+0xd6>
 8008d26:	bf00      	nop
 8008d28:	dfbffffe 	.word	0xdfbffffe

08008d2c <_fflush_r>:
 8008d2c:	b538      	push	{r3, r4, r5, lr}
 8008d2e:	460c      	mov	r4, r1
 8008d30:	4605      	mov	r5, r0
 8008d32:	b118      	cbz	r0, 8008d3c <_fflush_r+0x10>
 8008d34:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008d36:	b90b      	cbnz	r3, 8008d3c <_fflush_r+0x10>
 8008d38:	f7fc fa9e 	bl	8005278 <__sinit>
 8008d3c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008d40:	b1b8      	cbz	r0, 8008d72 <_fflush_r+0x46>
 8008d42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d44:	07db      	lsls	r3, r3, #31
 8008d46:	d404      	bmi.n	8008d52 <_fflush_r+0x26>
 8008d48:	0581      	lsls	r1, r0, #22
 8008d4a:	d402      	bmi.n	8008d52 <_fflush_r+0x26>
 8008d4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d4e:	f7fc fcdb 	bl	8005708 <__retarget_lock_acquire_recursive>
 8008d52:	4628      	mov	r0, r5
 8008d54:	4621      	mov	r1, r4
 8008d56:	f7ff ff65 	bl	8008c24 <__sflush_r>
 8008d5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d5c:	4605      	mov	r5, r0
 8008d5e:	07da      	lsls	r2, r3, #31
 8008d60:	d405      	bmi.n	8008d6e <_fflush_r+0x42>
 8008d62:	89a3      	ldrh	r3, [r4, #12]
 8008d64:	059b      	lsls	r3, r3, #22
 8008d66:	d402      	bmi.n	8008d6e <_fflush_r+0x42>
 8008d68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d6a:	f7fc fcce 	bl	800570a <__retarget_lock_release_recursive>
 8008d6e:	4628      	mov	r0, r5
 8008d70:	bd38      	pop	{r3, r4, r5, pc}
 8008d72:	4605      	mov	r5, r0
 8008d74:	e7fb      	b.n	8008d6e <_fflush_r+0x42>
	...

08008d78 <__sfvwrite_r>:
 8008d78:	6893      	ldr	r3, [r2, #8]
 8008d7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d7e:	4606      	mov	r6, r0
 8008d80:	460c      	mov	r4, r1
 8008d82:	4691      	mov	r9, r2
 8008d84:	b91b      	cbnz	r3, 8008d8e <__sfvwrite_r+0x16>
 8008d86:	2000      	movs	r0, #0
 8008d88:	b003      	add	sp, #12
 8008d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8e:	898b      	ldrh	r3, [r1, #12]
 8008d90:	0718      	lsls	r0, r3, #28
 8008d92:	d550      	bpl.n	8008e36 <__sfvwrite_r+0xbe>
 8008d94:	690b      	ldr	r3, [r1, #16]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d04d      	beq.n	8008e36 <__sfvwrite_r+0xbe>
 8008d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d9e:	f8d9 8000 	ldr.w	r8, [r9]
 8008da2:	f013 0702 	ands.w	r7, r3, #2
 8008da6:	d16b      	bne.n	8008e80 <__sfvwrite_r+0x108>
 8008da8:	f013 0301 	ands.w	r3, r3, #1
 8008dac:	f000 809c 	beq.w	8008ee8 <__sfvwrite_r+0x170>
 8008db0:	4638      	mov	r0, r7
 8008db2:	46ba      	mov	sl, r7
 8008db4:	46bb      	mov	fp, r7
 8008db6:	f1bb 0f00 	cmp.w	fp, #0
 8008dba:	f000 8103 	beq.w	8008fc4 <__sfvwrite_r+0x24c>
 8008dbe:	b950      	cbnz	r0, 8008dd6 <__sfvwrite_r+0x5e>
 8008dc0:	465a      	mov	r2, fp
 8008dc2:	210a      	movs	r1, #10
 8008dc4:	4650      	mov	r0, sl
 8008dc6:	f000 faff 	bl	80093c8 <memchr>
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	f000 8100 	beq.w	8008fd0 <__sfvwrite_r+0x258>
 8008dd0:	3001      	adds	r0, #1
 8008dd2:	eba0 070a 	sub.w	r7, r0, sl
 8008dd6:	6820      	ldr	r0, [r4, #0]
 8008dd8:	6921      	ldr	r1, [r4, #16]
 8008dda:	455f      	cmp	r7, fp
 8008ddc:	463a      	mov	r2, r7
 8008dde:	bf28      	it	cs
 8008de0:	465a      	movcs	r2, fp
 8008de2:	4288      	cmp	r0, r1
 8008de4:	68a5      	ldr	r5, [r4, #8]
 8008de6:	6963      	ldr	r3, [r4, #20]
 8008de8:	f240 80f5 	bls.w	8008fd6 <__sfvwrite_r+0x25e>
 8008dec:	441d      	add	r5, r3
 8008dee:	42aa      	cmp	r2, r5
 8008df0:	f340 80f1 	ble.w	8008fd6 <__sfvwrite_r+0x25e>
 8008df4:	4651      	mov	r1, sl
 8008df6:	462a      	mov	r2, r5
 8008df8:	f000 fa78 	bl	80092ec <memmove>
 8008dfc:	6823      	ldr	r3, [r4, #0]
 8008dfe:	4621      	mov	r1, r4
 8008e00:	442b      	add	r3, r5
 8008e02:	4630      	mov	r0, r6
 8008e04:	6023      	str	r3, [r4, #0]
 8008e06:	f7ff ff91 	bl	8008d2c <_fflush_r>
 8008e0a:	2800      	cmp	r0, #0
 8008e0c:	d167      	bne.n	8008ede <__sfvwrite_r+0x166>
 8008e0e:	1b7f      	subs	r7, r7, r5
 8008e10:	f040 80f9 	bne.w	8009006 <__sfvwrite_r+0x28e>
 8008e14:	4621      	mov	r1, r4
 8008e16:	4630      	mov	r0, r6
 8008e18:	f7ff ff88 	bl	8008d2c <_fflush_r>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	d15e      	bne.n	8008ede <__sfvwrite_r+0x166>
 8008e20:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008e24:	44aa      	add	sl, r5
 8008e26:	1b5b      	subs	r3, r3, r5
 8008e28:	ebab 0b05 	sub.w	fp, fp, r5
 8008e2c:	f8c9 3008 	str.w	r3, [r9, #8]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d1c0      	bne.n	8008db6 <__sfvwrite_r+0x3e>
 8008e34:	e7a7      	b.n	8008d86 <__sfvwrite_r+0xe>
 8008e36:	4621      	mov	r1, r4
 8008e38:	4630      	mov	r0, r6
 8008e3a:	f000 f997 	bl	800916c <__swsetup_r>
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	d0ab      	beq.n	8008d9a <__sfvwrite_r+0x22>
 8008e42:	f04f 30ff 	mov.w	r0, #4294967295
 8008e46:	e79f      	b.n	8008d88 <__sfvwrite_r+0x10>
 8008e48:	e9d8 a500 	ldrd	sl, r5, [r8]
 8008e4c:	f108 0808 	add.w	r8, r8, #8
 8008e50:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8008e54:	69e1      	ldr	r1, [r4, #28]
 8008e56:	2d00      	cmp	r5, #0
 8008e58:	d0f6      	beq.n	8008e48 <__sfvwrite_r+0xd0>
 8008e5a:	42bd      	cmp	r5, r7
 8008e5c:	462b      	mov	r3, r5
 8008e5e:	4652      	mov	r2, sl
 8008e60:	bf28      	it	cs
 8008e62:	463b      	movcs	r3, r7
 8008e64:	4630      	mov	r0, r6
 8008e66:	47d8      	blx	fp
 8008e68:	2800      	cmp	r0, #0
 8008e6a:	dd38      	ble.n	8008ede <__sfvwrite_r+0x166>
 8008e6c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008e70:	4482      	add	sl, r0
 8008e72:	1a1b      	subs	r3, r3, r0
 8008e74:	1a2d      	subs	r5, r5, r0
 8008e76:	f8c9 3008 	str.w	r3, [r9, #8]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1e8      	bne.n	8008e50 <__sfvwrite_r+0xd8>
 8008e7e:	e782      	b.n	8008d86 <__sfvwrite_r+0xe>
 8008e80:	f04f 0a00 	mov.w	sl, #0
 8008e84:	4f61      	ldr	r7, [pc, #388]	@ (800900c <__sfvwrite_r+0x294>)
 8008e86:	4655      	mov	r5, sl
 8008e88:	e7e2      	b.n	8008e50 <__sfvwrite_r+0xd8>
 8008e8a:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8008e8e:	f108 0808 	add.w	r8, r8, #8
 8008e92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e96:	6820      	ldr	r0, [r4, #0]
 8008e98:	68a2      	ldr	r2, [r4, #8]
 8008e9a:	f1ba 0f00 	cmp.w	sl, #0
 8008e9e:	d0f4      	beq.n	8008e8a <__sfvwrite_r+0x112>
 8008ea0:	0599      	lsls	r1, r3, #22
 8008ea2:	d563      	bpl.n	8008f6c <__sfvwrite_r+0x1f4>
 8008ea4:	4552      	cmp	r2, sl
 8008ea6:	d836      	bhi.n	8008f16 <__sfvwrite_r+0x19e>
 8008ea8:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8008eac:	d033      	beq.n	8008f16 <__sfvwrite_r+0x19e>
 8008eae:	6921      	ldr	r1, [r4, #16]
 8008eb0:	6965      	ldr	r5, [r4, #20]
 8008eb2:	eba0 0b01 	sub.w	fp, r0, r1
 8008eb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008eba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ebe:	f10b 0201 	add.w	r2, fp, #1
 8008ec2:	106d      	asrs	r5, r5, #1
 8008ec4:	4452      	add	r2, sl
 8008ec6:	4295      	cmp	r5, r2
 8008ec8:	bf38      	it	cc
 8008eca:	4615      	movcc	r5, r2
 8008ecc:	055b      	lsls	r3, r3, #21
 8008ece:	d53d      	bpl.n	8008f4c <__sfvwrite_r+0x1d4>
 8008ed0:	4629      	mov	r1, r5
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f7fb fefe 	bl	8004cd4 <_malloc_r>
 8008ed8:	b948      	cbnz	r0, 8008eee <__sfvwrite_r+0x176>
 8008eda:	230c      	movs	r3, #12
 8008edc:	6033      	str	r3, [r6, #0]
 8008ede:	89a3      	ldrh	r3, [r4, #12]
 8008ee0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ee4:	81a3      	strh	r3, [r4, #12]
 8008ee6:	e7ac      	b.n	8008e42 <__sfvwrite_r+0xca>
 8008ee8:	461f      	mov	r7, r3
 8008eea:	469a      	mov	sl, r3
 8008eec:	e7d1      	b.n	8008e92 <__sfvwrite_r+0x11a>
 8008eee:	465a      	mov	r2, fp
 8008ef0:	6921      	ldr	r1, [r4, #16]
 8008ef2:	9001      	str	r0, [sp, #4]
 8008ef4:	f000 fa76 	bl	80093e4 <memcpy>
 8008ef8:	89a2      	ldrh	r2, [r4, #12]
 8008efa:	9b01      	ldr	r3, [sp, #4]
 8008efc:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8008f00:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008f04:	81a2      	strh	r2, [r4, #12]
 8008f06:	4652      	mov	r2, sl
 8008f08:	6123      	str	r3, [r4, #16]
 8008f0a:	6165      	str	r5, [r4, #20]
 8008f0c:	445b      	add	r3, fp
 8008f0e:	eba5 050b 	sub.w	r5, r5, fp
 8008f12:	6023      	str	r3, [r4, #0]
 8008f14:	60a5      	str	r5, [r4, #8]
 8008f16:	4552      	cmp	r2, sl
 8008f18:	bf28      	it	cs
 8008f1a:	4652      	movcs	r2, sl
 8008f1c:	4655      	mov	r5, sl
 8008f1e:	4639      	mov	r1, r7
 8008f20:	6820      	ldr	r0, [r4, #0]
 8008f22:	9201      	str	r2, [sp, #4]
 8008f24:	f000 f9e2 	bl	80092ec <memmove>
 8008f28:	68a3      	ldr	r3, [r4, #8]
 8008f2a:	9a01      	ldr	r2, [sp, #4]
 8008f2c:	1a9b      	subs	r3, r3, r2
 8008f2e:	60a3      	str	r3, [r4, #8]
 8008f30:	6823      	ldr	r3, [r4, #0]
 8008f32:	4413      	add	r3, r2
 8008f34:	6023      	str	r3, [r4, #0]
 8008f36:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008f3a:	442f      	add	r7, r5
 8008f3c:	1b5b      	subs	r3, r3, r5
 8008f3e:	ebaa 0a05 	sub.w	sl, sl, r5
 8008f42:	f8c9 3008 	str.w	r3, [r9, #8]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1a3      	bne.n	8008e92 <__sfvwrite_r+0x11a>
 8008f4a:	e71c      	b.n	8008d86 <__sfvwrite_r+0xe>
 8008f4c:	462a      	mov	r2, r5
 8008f4e:	4630      	mov	r0, r6
 8008f50:	f001 fc42 	bl	800a7d8 <_realloc_r>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d1d5      	bne.n	8008f06 <__sfvwrite_r+0x18e>
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	6921      	ldr	r1, [r4, #16]
 8008f5e:	f7fc fc47 	bl	80057f0 <_free_r>
 8008f62:	89a3      	ldrh	r3, [r4, #12]
 8008f64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f68:	81a3      	strh	r3, [r4, #12]
 8008f6a:	e7b6      	b.n	8008eda <__sfvwrite_r+0x162>
 8008f6c:	6923      	ldr	r3, [r4, #16]
 8008f6e:	4283      	cmp	r3, r0
 8008f70:	d302      	bcc.n	8008f78 <__sfvwrite_r+0x200>
 8008f72:	6961      	ldr	r1, [r4, #20]
 8008f74:	4551      	cmp	r1, sl
 8008f76:	d915      	bls.n	8008fa4 <__sfvwrite_r+0x22c>
 8008f78:	4552      	cmp	r2, sl
 8008f7a:	bf28      	it	cs
 8008f7c:	4652      	movcs	r2, sl
 8008f7e:	4615      	mov	r5, r2
 8008f80:	4639      	mov	r1, r7
 8008f82:	f000 f9b3 	bl	80092ec <memmove>
 8008f86:	68a3      	ldr	r3, [r4, #8]
 8008f88:	6822      	ldr	r2, [r4, #0]
 8008f8a:	1b5b      	subs	r3, r3, r5
 8008f8c:	442a      	add	r2, r5
 8008f8e:	60a3      	str	r3, [r4, #8]
 8008f90:	6022      	str	r2, [r4, #0]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1cf      	bne.n	8008f36 <__sfvwrite_r+0x1be>
 8008f96:	4621      	mov	r1, r4
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f7ff fec7 	bl	8008d2c <_fflush_r>
 8008f9e:	2800      	cmp	r0, #0
 8008fa0:	d0c9      	beq.n	8008f36 <__sfvwrite_r+0x1be>
 8008fa2:	e79c      	b.n	8008ede <__sfvwrite_r+0x166>
 8008fa4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8008fa8:	4553      	cmp	r3, sl
 8008faa:	bf28      	it	cs
 8008fac:	4653      	movcs	r3, sl
 8008fae:	fb93 f3f1 	sdiv	r3, r3, r1
 8008fb2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008fb4:	434b      	muls	r3, r1
 8008fb6:	463a      	mov	r2, r7
 8008fb8:	4630      	mov	r0, r6
 8008fba:	69e1      	ldr	r1, [r4, #28]
 8008fbc:	47a8      	blx	r5
 8008fbe:	1e05      	subs	r5, r0, #0
 8008fc0:	dcb9      	bgt.n	8008f36 <__sfvwrite_r+0x1be>
 8008fc2:	e78c      	b.n	8008ede <__sfvwrite_r+0x166>
 8008fc4:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8008fc8:	2000      	movs	r0, #0
 8008fca:	f108 0808 	add.w	r8, r8, #8
 8008fce:	e6f2      	b.n	8008db6 <__sfvwrite_r+0x3e>
 8008fd0:	f10b 0701 	add.w	r7, fp, #1
 8008fd4:	e6ff      	b.n	8008dd6 <__sfvwrite_r+0x5e>
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	dc08      	bgt.n	8008fec <__sfvwrite_r+0x274>
 8008fda:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8008fdc:	4652      	mov	r2, sl
 8008fde:	4630      	mov	r0, r6
 8008fe0:	69e1      	ldr	r1, [r4, #28]
 8008fe2:	47a8      	blx	r5
 8008fe4:	1e05      	subs	r5, r0, #0
 8008fe6:	f73f af12 	bgt.w	8008e0e <__sfvwrite_r+0x96>
 8008fea:	e778      	b.n	8008ede <__sfvwrite_r+0x166>
 8008fec:	4651      	mov	r1, sl
 8008fee:	9201      	str	r2, [sp, #4]
 8008ff0:	f000 f97c 	bl	80092ec <memmove>
 8008ff4:	9a01      	ldr	r2, [sp, #4]
 8008ff6:	68a3      	ldr	r3, [r4, #8]
 8008ff8:	4615      	mov	r5, r2
 8008ffa:	1a9b      	subs	r3, r3, r2
 8008ffc:	60a3      	str	r3, [r4, #8]
 8008ffe:	6823      	ldr	r3, [r4, #0]
 8009000:	4413      	add	r3, r2
 8009002:	6023      	str	r3, [r4, #0]
 8009004:	e703      	b.n	8008e0e <__sfvwrite_r+0x96>
 8009006:	2001      	movs	r0, #1
 8009008:	e70a      	b.n	8008e20 <__sfvwrite_r+0xa8>
 800900a:	bf00      	nop
 800900c:	7ffffc00 	.word	0x7ffffc00

08009010 <__swhatbuf_r>:
 8009010:	b570      	push	{r4, r5, r6, lr}
 8009012:	460c      	mov	r4, r1
 8009014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009018:	4615      	mov	r5, r2
 800901a:	2900      	cmp	r1, #0
 800901c:	461e      	mov	r6, r3
 800901e:	b096      	sub	sp, #88	@ 0x58
 8009020:	da07      	bge.n	8009032 <__swhatbuf_r+0x22>
 8009022:	89a1      	ldrh	r1, [r4, #12]
 8009024:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8009028:	d117      	bne.n	800905a <__swhatbuf_r+0x4a>
 800902a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800902e:	4608      	mov	r0, r1
 8009030:	e00f      	b.n	8009052 <__swhatbuf_r+0x42>
 8009032:	466a      	mov	r2, sp
 8009034:	f000 f992 	bl	800935c <_fstat_r>
 8009038:	2800      	cmp	r0, #0
 800903a:	dbf2      	blt.n	8009022 <__swhatbuf_r+0x12>
 800903c:	9901      	ldr	r1, [sp, #4]
 800903e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009042:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009046:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800904a:	4259      	negs	r1, r3
 800904c:	4159      	adcs	r1, r3
 800904e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009052:	6031      	str	r1, [r6, #0]
 8009054:	602b      	str	r3, [r5, #0]
 8009056:	b016      	add	sp, #88	@ 0x58
 8009058:	bd70      	pop	{r4, r5, r6, pc}
 800905a:	2100      	movs	r1, #0
 800905c:	2340      	movs	r3, #64	@ 0x40
 800905e:	e7e6      	b.n	800902e <__swhatbuf_r+0x1e>

08009060 <__smakebuf_r>:
 8009060:	898b      	ldrh	r3, [r1, #12]
 8009062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009064:	079d      	lsls	r5, r3, #30
 8009066:	4606      	mov	r6, r0
 8009068:	460c      	mov	r4, r1
 800906a:	d507      	bpl.n	800907c <__smakebuf_r+0x1c>
 800906c:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8009070:	6023      	str	r3, [r4, #0]
 8009072:	6123      	str	r3, [r4, #16]
 8009074:	2301      	movs	r3, #1
 8009076:	6163      	str	r3, [r4, #20]
 8009078:	b003      	add	sp, #12
 800907a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800907c:	466a      	mov	r2, sp
 800907e:	ab01      	add	r3, sp, #4
 8009080:	f7ff ffc6 	bl	8009010 <__swhatbuf_r>
 8009084:	9f00      	ldr	r7, [sp, #0]
 8009086:	4605      	mov	r5, r0
 8009088:	4639      	mov	r1, r7
 800908a:	4630      	mov	r0, r6
 800908c:	f7fb fe22 	bl	8004cd4 <_malloc_r>
 8009090:	b948      	cbnz	r0, 80090a6 <__smakebuf_r+0x46>
 8009092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009096:	059a      	lsls	r2, r3, #22
 8009098:	d4ee      	bmi.n	8009078 <__smakebuf_r+0x18>
 800909a:	f023 0303 	bic.w	r3, r3, #3
 800909e:	f043 0302 	orr.w	r3, r3, #2
 80090a2:	81a3      	strh	r3, [r4, #12]
 80090a4:	e7e2      	b.n	800906c <__smakebuf_r+0xc>
 80090a6:	89a3      	ldrh	r3, [r4, #12]
 80090a8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80090ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090b0:	81a3      	strh	r3, [r4, #12]
 80090b2:	9b01      	ldr	r3, [sp, #4]
 80090b4:	6020      	str	r0, [r4, #0]
 80090b6:	b15b      	cbz	r3, 80090d0 <__smakebuf_r+0x70>
 80090b8:	4630      	mov	r0, r6
 80090ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090be:	f000 f95f 	bl	8009380 <_isatty_r>
 80090c2:	b128      	cbz	r0, 80090d0 <__smakebuf_r+0x70>
 80090c4:	89a3      	ldrh	r3, [r4, #12]
 80090c6:	f023 0303 	bic.w	r3, r3, #3
 80090ca:	f043 0301 	orr.w	r3, r3, #1
 80090ce:	81a3      	strh	r3, [r4, #12]
 80090d0:	89a3      	ldrh	r3, [r4, #12]
 80090d2:	431d      	orrs	r5, r3
 80090d4:	81a5      	strh	r5, [r4, #12]
 80090d6:	e7cf      	b.n	8009078 <__smakebuf_r+0x18>

080090d8 <__swbuf_r>:
 80090d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090da:	460e      	mov	r6, r1
 80090dc:	4614      	mov	r4, r2
 80090de:	4605      	mov	r5, r0
 80090e0:	b118      	cbz	r0, 80090ea <__swbuf_r+0x12>
 80090e2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80090e4:	b90b      	cbnz	r3, 80090ea <__swbuf_r+0x12>
 80090e6:	f7fc f8c7 	bl	8005278 <__sinit>
 80090ea:	69a3      	ldr	r3, [r4, #24]
 80090ec:	60a3      	str	r3, [r4, #8]
 80090ee:	89a3      	ldrh	r3, [r4, #12]
 80090f0:	0719      	lsls	r1, r3, #28
 80090f2:	d501      	bpl.n	80090f8 <__swbuf_r+0x20>
 80090f4:	6923      	ldr	r3, [r4, #16]
 80090f6:	b943      	cbnz	r3, 800910a <__swbuf_r+0x32>
 80090f8:	4621      	mov	r1, r4
 80090fa:	4628      	mov	r0, r5
 80090fc:	f000 f836 	bl	800916c <__swsetup_r>
 8009100:	b118      	cbz	r0, 800910a <__swbuf_r+0x32>
 8009102:	f04f 37ff 	mov.w	r7, #4294967295
 8009106:	4638      	mov	r0, r7
 8009108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800910a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800910e:	b2f6      	uxtb	r6, r6
 8009110:	049a      	lsls	r2, r3, #18
 8009112:	4637      	mov	r7, r6
 8009114:	d406      	bmi.n	8009124 <__swbuf_r+0x4c>
 8009116:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800911a:	81a3      	strh	r3, [r4, #12]
 800911c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800911e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009122:	6663      	str	r3, [r4, #100]	@ 0x64
 8009124:	6823      	ldr	r3, [r4, #0]
 8009126:	6922      	ldr	r2, [r4, #16]
 8009128:	1a98      	subs	r0, r3, r2
 800912a:	6963      	ldr	r3, [r4, #20]
 800912c:	4283      	cmp	r3, r0
 800912e:	dc05      	bgt.n	800913c <__swbuf_r+0x64>
 8009130:	4621      	mov	r1, r4
 8009132:	4628      	mov	r0, r5
 8009134:	f7ff fdfa 	bl	8008d2c <_fflush_r>
 8009138:	2800      	cmp	r0, #0
 800913a:	d1e2      	bne.n	8009102 <__swbuf_r+0x2a>
 800913c:	68a3      	ldr	r3, [r4, #8]
 800913e:	3b01      	subs	r3, #1
 8009140:	60a3      	str	r3, [r4, #8]
 8009142:	6823      	ldr	r3, [r4, #0]
 8009144:	1c5a      	adds	r2, r3, #1
 8009146:	6022      	str	r2, [r4, #0]
 8009148:	701e      	strb	r6, [r3, #0]
 800914a:	6962      	ldr	r2, [r4, #20]
 800914c:	1c43      	adds	r3, r0, #1
 800914e:	429a      	cmp	r2, r3
 8009150:	d004      	beq.n	800915c <__swbuf_r+0x84>
 8009152:	89a3      	ldrh	r3, [r4, #12]
 8009154:	07db      	lsls	r3, r3, #31
 8009156:	d5d6      	bpl.n	8009106 <__swbuf_r+0x2e>
 8009158:	2e0a      	cmp	r6, #10
 800915a:	d1d4      	bne.n	8009106 <__swbuf_r+0x2e>
 800915c:	4621      	mov	r1, r4
 800915e:	4628      	mov	r0, r5
 8009160:	f7ff fde4 	bl	8008d2c <_fflush_r>
 8009164:	2800      	cmp	r0, #0
 8009166:	d0ce      	beq.n	8009106 <__swbuf_r+0x2e>
 8009168:	e7cb      	b.n	8009102 <__swbuf_r+0x2a>
	...

0800916c <__swsetup_r>:
 800916c:	b538      	push	{r3, r4, r5, lr}
 800916e:	4b29      	ldr	r3, [pc, #164]	@ (8009214 <__swsetup_r+0xa8>)
 8009170:	4605      	mov	r5, r0
 8009172:	6818      	ldr	r0, [r3, #0]
 8009174:	460c      	mov	r4, r1
 8009176:	b118      	cbz	r0, 8009180 <__swsetup_r+0x14>
 8009178:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800917a:	b90b      	cbnz	r3, 8009180 <__swsetup_r+0x14>
 800917c:	f7fc f87c 	bl	8005278 <__sinit>
 8009180:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009184:	0719      	lsls	r1, r3, #28
 8009186:	d422      	bmi.n	80091ce <__swsetup_r+0x62>
 8009188:	06da      	lsls	r2, r3, #27
 800918a:	d407      	bmi.n	800919c <__swsetup_r+0x30>
 800918c:	2209      	movs	r2, #9
 800918e:	602a      	str	r2, [r5, #0]
 8009190:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009194:	f04f 30ff 	mov.w	r0, #4294967295
 8009198:	81a3      	strh	r3, [r4, #12]
 800919a:	e033      	b.n	8009204 <__swsetup_r+0x98>
 800919c:	0758      	lsls	r0, r3, #29
 800919e:	d512      	bpl.n	80091c6 <__swsetup_r+0x5a>
 80091a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80091a2:	b141      	cbz	r1, 80091b6 <__swsetup_r+0x4a>
 80091a4:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80091a8:	4299      	cmp	r1, r3
 80091aa:	d002      	beq.n	80091b2 <__swsetup_r+0x46>
 80091ac:	4628      	mov	r0, r5
 80091ae:	f7fc fb1f 	bl	80057f0 <_free_r>
 80091b2:	2300      	movs	r3, #0
 80091b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80091b6:	89a3      	ldrh	r3, [r4, #12]
 80091b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091bc:	81a3      	strh	r3, [r4, #12]
 80091be:	2300      	movs	r3, #0
 80091c0:	6063      	str	r3, [r4, #4]
 80091c2:	6923      	ldr	r3, [r4, #16]
 80091c4:	6023      	str	r3, [r4, #0]
 80091c6:	89a3      	ldrh	r3, [r4, #12]
 80091c8:	f043 0308 	orr.w	r3, r3, #8
 80091cc:	81a3      	strh	r3, [r4, #12]
 80091ce:	6923      	ldr	r3, [r4, #16]
 80091d0:	b94b      	cbnz	r3, 80091e6 <__swsetup_r+0x7a>
 80091d2:	89a3      	ldrh	r3, [r4, #12]
 80091d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091dc:	d003      	beq.n	80091e6 <__swsetup_r+0x7a>
 80091de:	4621      	mov	r1, r4
 80091e0:	4628      	mov	r0, r5
 80091e2:	f7ff ff3d 	bl	8009060 <__smakebuf_r>
 80091e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ea:	f013 0201 	ands.w	r2, r3, #1
 80091ee:	d00a      	beq.n	8009206 <__swsetup_r+0x9a>
 80091f0:	2200      	movs	r2, #0
 80091f2:	60a2      	str	r2, [r4, #8]
 80091f4:	6962      	ldr	r2, [r4, #20]
 80091f6:	4252      	negs	r2, r2
 80091f8:	61a2      	str	r2, [r4, #24]
 80091fa:	6922      	ldr	r2, [r4, #16]
 80091fc:	b942      	cbnz	r2, 8009210 <__swsetup_r+0xa4>
 80091fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009202:	d1c5      	bne.n	8009190 <__swsetup_r+0x24>
 8009204:	bd38      	pop	{r3, r4, r5, pc}
 8009206:	0799      	lsls	r1, r3, #30
 8009208:	bf58      	it	pl
 800920a:	6962      	ldrpl	r2, [r4, #20]
 800920c:	60a2      	str	r2, [r4, #8]
 800920e:	e7f4      	b.n	80091fa <__swsetup_r+0x8e>
 8009210:	2000      	movs	r0, #0
 8009212:	e7f7      	b.n	8009204 <__swsetup_r+0x98>
 8009214:	20000438 	.word	0x20000438

08009218 <__fputwc>:
 8009218:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800921c:	4680      	mov	r8, r0
 800921e:	460f      	mov	r7, r1
 8009220:	4614      	mov	r4, r2
 8009222:	f000 f891 	bl	8009348 <__locale_mb_cur_max>
 8009226:	2801      	cmp	r0, #1
 8009228:	4605      	mov	r5, r0
 800922a:	d11b      	bne.n	8009264 <__fputwc+0x4c>
 800922c:	1e7b      	subs	r3, r7, #1
 800922e:	2bfe      	cmp	r3, #254	@ 0xfe
 8009230:	d818      	bhi.n	8009264 <__fputwc+0x4c>
 8009232:	f88d 7004 	strb.w	r7, [sp, #4]
 8009236:	2600      	movs	r6, #0
 8009238:	f10d 0904 	add.w	r9, sp, #4
 800923c:	42ae      	cmp	r6, r5
 800923e:	d021      	beq.n	8009284 <__fputwc+0x6c>
 8009240:	68a3      	ldr	r3, [r4, #8]
 8009242:	f816 1009 	ldrb.w	r1, [r6, r9]
 8009246:	3b01      	subs	r3, #1
 8009248:	2b00      	cmp	r3, #0
 800924a:	60a3      	str	r3, [r4, #8]
 800924c:	da04      	bge.n	8009258 <__fputwc+0x40>
 800924e:	69a2      	ldr	r2, [r4, #24]
 8009250:	4293      	cmp	r3, r2
 8009252:	db1b      	blt.n	800928c <__fputwc+0x74>
 8009254:	290a      	cmp	r1, #10
 8009256:	d019      	beq.n	800928c <__fputwc+0x74>
 8009258:	6823      	ldr	r3, [r4, #0]
 800925a:	1c5a      	adds	r2, r3, #1
 800925c:	6022      	str	r2, [r4, #0]
 800925e:	7019      	strb	r1, [r3, #0]
 8009260:	3601      	adds	r6, #1
 8009262:	e7eb      	b.n	800923c <__fputwc+0x24>
 8009264:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 8009268:	463a      	mov	r2, r7
 800926a:	4640      	mov	r0, r8
 800926c:	a901      	add	r1, sp, #4
 800926e:	f001 fc6d 	bl	800ab4c <_wcrtomb_r>
 8009272:	1c43      	adds	r3, r0, #1
 8009274:	4605      	mov	r5, r0
 8009276:	d1de      	bne.n	8009236 <__fputwc+0x1e>
 8009278:	89a3      	ldrh	r3, [r4, #12]
 800927a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800927e:	81a3      	strh	r3, [r4, #12]
 8009280:	f04f 37ff 	mov.w	r7, #4294967295
 8009284:	4638      	mov	r0, r7
 8009286:	b003      	add	sp, #12
 8009288:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800928c:	4622      	mov	r2, r4
 800928e:	4640      	mov	r0, r8
 8009290:	f7ff ff22 	bl	80090d8 <__swbuf_r>
 8009294:	3001      	adds	r0, #1
 8009296:	d1e3      	bne.n	8009260 <__fputwc+0x48>
 8009298:	e7f2      	b.n	8009280 <__fputwc+0x68>

0800929a <_fputwc_r>:
 800929a:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800929c:	b570      	push	{r4, r5, r6, lr}
 800929e:	07db      	lsls	r3, r3, #31
 80092a0:	4605      	mov	r5, r0
 80092a2:	460e      	mov	r6, r1
 80092a4:	4614      	mov	r4, r2
 80092a6:	d405      	bmi.n	80092b4 <_fputwc_r+0x1a>
 80092a8:	8993      	ldrh	r3, [r2, #12]
 80092aa:	0598      	lsls	r0, r3, #22
 80092ac:	d402      	bmi.n	80092b4 <_fputwc_r+0x1a>
 80092ae:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 80092b0:	f7fc fa2a 	bl	8005708 <__retarget_lock_acquire_recursive>
 80092b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092b8:	0499      	lsls	r1, r3, #18
 80092ba:	d406      	bmi.n	80092ca <_fputwc_r+0x30>
 80092bc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80092c0:	81a3      	strh	r3, [r4, #12]
 80092c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092c4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80092c8:	6663      	str	r3, [r4, #100]	@ 0x64
 80092ca:	4622      	mov	r2, r4
 80092cc:	4628      	mov	r0, r5
 80092ce:	4631      	mov	r1, r6
 80092d0:	f7ff ffa2 	bl	8009218 <__fputwc>
 80092d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092d6:	4605      	mov	r5, r0
 80092d8:	07da      	lsls	r2, r3, #31
 80092da:	d405      	bmi.n	80092e8 <_fputwc_r+0x4e>
 80092dc:	89a3      	ldrh	r3, [r4, #12]
 80092de:	059b      	lsls	r3, r3, #22
 80092e0:	d402      	bmi.n	80092e8 <_fputwc_r+0x4e>
 80092e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092e4:	f7fc fa11 	bl	800570a <__retarget_lock_release_recursive>
 80092e8:	4628      	mov	r0, r5
 80092ea:	bd70      	pop	{r4, r5, r6, pc}

080092ec <memmove>:
 80092ec:	4288      	cmp	r0, r1
 80092ee:	b510      	push	{r4, lr}
 80092f0:	eb01 0402 	add.w	r4, r1, r2
 80092f4:	d902      	bls.n	80092fc <memmove+0x10>
 80092f6:	4284      	cmp	r4, r0
 80092f8:	4623      	mov	r3, r4
 80092fa:	d807      	bhi.n	800930c <memmove+0x20>
 80092fc:	1e43      	subs	r3, r0, #1
 80092fe:	42a1      	cmp	r1, r4
 8009300:	d008      	beq.n	8009314 <memmove+0x28>
 8009302:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009306:	f803 2f01 	strb.w	r2, [r3, #1]!
 800930a:	e7f8      	b.n	80092fe <memmove+0x12>
 800930c:	4601      	mov	r1, r0
 800930e:	4402      	add	r2, r0
 8009310:	428a      	cmp	r2, r1
 8009312:	d100      	bne.n	8009316 <memmove+0x2a>
 8009314:	bd10      	pop	{r4, pc}
 8009316:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800931a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800931e:	e7f7      	b.n	8009310 <memmove+0x24>

08009320 <strncpy>:
 8009320:	4603      	mov	r3, r0
 8009322:	b510      	push	{r4, lr}
 8009324:	3901      	subs	r1, #1
 8009326:	b132      	cbz	r2, 8009336 <strncpy+0x16>
 8009328:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800932c:	3a01      	subs	r2, #1
 800932e:	f803 4b01 	strb.w	r4, [r3], #1
 8009332:	2c00      	cmp	r4, #0
 8009334:	d1f7      	bne.n	8009326 <strncpy+0x6>
 8009336:	2100      	movs	r1, #0
 8009338:	441a      	add	r2, r3
 800933a:	4293      	cmp	r3, r2
 800933c:	d100      	bne.n	8009340 <strncpy+0x20>
 800933e:	bd10      	pop	{r4, pc}
 8009340:	f803 1b01 	strb.w	r1, [r3], #1
 8009344:	e7f9      	b.n	800933a <strncpy+0x1a>
	...

08009348 <__locale_mb_cur_max>:
 8009348:	4b01      	ldr	r3, [pc, #4]	@ (8009350 <__locale_mb_cur_max+0x8>)
 800934a:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 800934e:	4770      	bx	lr
 8009350:	20000564 	.word	0x20000564

08009354 <_localeconv_r>:
 8009354:	4800      	ldr	r0, [pc, #0]	@ (8009358 <_localeconv_r+0x4>)
 8009356:	4770      	bx	lr
 8009358:	20000654 	.word	0x20000654

0800935c <_fstat_r>:
 800935c:	b538      	push	{r3, r4, r5, lr}
 800935e:	2300      	movs	r3, #0
 8009360:	4d06      	ldr	r5, [pc, #24]	@ (800937c <_fstat_r+0x20>)
 8009362:	4604      	mov	r4, r0
 8009364:	4608      	mov	r0, r1
 8009366:	4611      	mov	r1, r2
 8009368:	602b      	str	r3, [r5, #0]
 800936a:	f7f8 f84b 	bl	8001404 <_fstat>
 800936e:	1c43      	adds	r3, r0, #1
 8009370:	d102      	bne.n	8009378 <_fstat_r+0x1c>
 8009372:	682b      	ldr	r3, [r5, #0]
 8009374:	b103      	cbz	r3, 8009378 <_fstat_r+0x1c>
 8009376:	6023      	str	r3, [r4, #0]
 8009378:	bd38      	pop	{r3, r4, r5, pc}
 800937a:	bf00      	nop
 800937c:	20000cd8 	.word	0x20000cd8

08009380 <_isatty_r>:
 8009380:	b538      	push	{r3, r4, r5, lr}
 8009382:	2300      	movs	r3, #0
 8009384:	4d05      	ldr	r5, [pc, #20]	@ (800939c <_isatty_r+0x1c>)
 8009386:	4604      	mov	r4, r0
 8009388:	4608      	mov	r0, r1
 800938a:	602b      	str	r3, [r5, #0]
 800938c:	f001 fdbe 	bl	800af0c <_isatty>
 8009390:	1c43      	adds	r3, r0, #1
 8009392:	d102      	bne.n	800939a <_isatty_r+0x1a>
 8009394:	682b      	ldr	r3, [r5, #0]
 8009396:	b103      	cbz	r3, 800939a <_isatty_r+0x1a>
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	bd38      	pop	{r3, r4, r5, pc}
 800939c:	20000cd8 	.word	0x20000cd8

080093a0 <__libc_fini_array>:
 80093a0:	b538      	push	{r3, r4, r5, lr}
 80093a2:	4d07      	ldr	r5, [pc, #28]	@ (80093c0 <__libc_fini_array+0x20>)
 80093a4:	4c07      	ldr	r4, [pc, #28]	@ (80093c4 <__libc_fini_array+0x24>)
 80093a6:	1b64      	subs	r4, r4, r5
 80093a8:	10a4      	asrs	r4, r4, #2
 80093aa:	b91c      	cbnz	r4, 80093b4 <__libc_fini_array+0x14>
 80093ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093b0:	f001 bdd0 	b.w	800af54 <_fini>
 80093b4:	3c01      	subs	r4, #1
 80093b6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80093ba:	4798      	blx	r3
 80093bc:	e7f5      	b.n	80093aa <__libc_fini_array+0xa>
 80093be:	bf00      	nop
 80093c0:	0800b938 	.word	0x0800b938
 80093c4:	0800b93c 	.word	0x0800b93c

080093c8 <memchr>:
 80093c8:	4603      	mov	r3, r0
 80093ca:	b510      	push	{r4, lr}
 80093cc:	b2c9      	uxtb	r1, r1
 80093ce:	4402      	add	r2, r0
 80093d0:	4293      	cmp	r3, r2
 80093d2:	4618      	mov	r0, r3
 80093d4:	d101      	bne.n	80093da <memchr+0x12>
 80093d6:	2000      	movs	r0, #0
 80093d8:	e003      	b.n	80093e2 <memchr+0x1a>
 80093da:	7804      	ldrb	r4, [r0, #0]
 80093dc:	3301      	adds	r3, #1
 80093de:	428c      	cmp	r4, r1
 80093e0:	d1f6      	bne.n	80093d0 <memchr+0x8>
 80093e2:	bd10      	pop	{r4, pc}

080093e4 <memcpy>:
 80093e4:	440a      	add	r2, r1
 80093e6:	4291      	cmp	r1, r2
 80093e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80093ec:	d100      	bne.n	80093f0 <memcpy+0xc>
 80093ee:	4770      	bx	lr
 80093f0:	b510      	push	{r4, lr}
 80093f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093f6:	4291      	cmp	r1, r2
 80093f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093fc:	d1f9      	bne.n	80093f2 <memcpy+0xe>
 80093fe:	bd10      	pop	{r4, pc}

08009400 <frexp>:
 8009400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009402:	4617      	mov	r7, r2
 8009404:	2200      	movs	r2, #0
 8009406:	603a      	str	r2, [r7, #0]
 8009408:	4a14      	ldr	r2, [pc, #80]	@ (800945c <frexp+0x5c>)
 800940a:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800940e:	4296      	cmp	r6, r2
 8009410:	4604      	mov	r4, r0
 8009412:	460d      	mov	r5, r1
 8009414:	460b      	mov	r3, r1
 8009416:	d81e      	bhi.n	8009456 <frexp+0x56>
 8009418:	4602      	mov	r2, r0
 800941a:	4332      	orrs	r2, r6
 800941c:	d01b      	beq.n	8009456 <frexp+0x56>
 800941e:	4a10      	ldr	r2, [pc, #64]	@ (8009460 <frexp+0x60>)
 8009420:	400a      	ands	r2, r1
 8009422:	b952      	cbnz	r2, 800943a <frexp+0x3a>
 8009424:	2200      	movs	r2, #0
 8009426:	4b0f      	ldr	r3, [pc, #60]	@ (8009464 <frexp+0x64>)
 8009428:	f7f7 f856 	bl	80004d8 <__aeabi_dmul>
 800942c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8009430:	4604      	mov	r4, r0
 8009432:	460b      	mov	r3, r1
 8009434:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009438:	603a      	str	r2, [r7, #0]
 800943a:	683a      	ldr	r2, [r7, #0]
 800943c:	1536      	asrs	r6, r6, #20
 800943e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009442:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 8009446:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800944a:	4432      	add	r2, r6
 800944c:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8009450:	603a      	str	r2, [r7, #0]
 8009452:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 8009456:	4620      	mov	r0, r4
 8009458:	4629      	mov	r1, r5
 800945a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800945c:	7fefffff 	.word	0x7fefffff
 8009460:	7ff00000 	.word	0x7ff00000
 8009464:	43500000 	.word	0x43500000

08009468 <__register_exitproc>:
 8009468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800946c:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80094dc <__register_exitproc+0x74>
 8009470:	4606      	mov	r6, r0
 8009472:	f8da 0000 	ldr.w	r0, [sl]
 8009476:	4698      	mov	r8, r3
 8009478:	460f      	mov	r7, r1
 800947a:	4691      	mov	r9, r2
 800947c:	f7fc f944 	bl	8005708 <__retarget_lock_acquire_recursive>
 8009480:	4b17      	ldr	r3, [pc, #92]	@ (80094e0 <__register_exitproc+0x78>)
 8009482:	681c      	ldr	r4, [r3, #0]
 8009484:	b90c      	cbnz	r4, 800948a <__register_exitproc+0x22>
 8009486:	4c17      	ldr	r4, [pc, #92]	@ (80094e4 <__register_exitproc+0x7c>)
 8009488:	601c      	str	r4, [r3, #0]
 800948a:	6865      	ldr	r5, [r4, #4]
 800948c:	f8da 0000 	ldr.w	r0, [sl]
 8009490:	2d1f      	cmp	r5, #31
 8009492:	dd05      	ble.n	80094a0 <__register_exitproc+0x38>
 8009494:	f7fc f939 	bl	800570a <__retarget_lock_release_recursive>
 8009498:	f04f 30ff 	mov.w	r0, #4294967295
 800949c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094a0:	b19e      	cbz	r6, 80094ca <__register_exitproc+0x62>
 80094a2:	2201      	movs	r2, #1
 80094a4:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 80094a8:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 80094ac:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 80094b0:	40aa      	lsls	r2, r5
 80094b2:	4313      	orrs	r3, r2
 80094b4:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 80094b8:	2e02      	cmp	r6, #2
 80094ba:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 80094be:	bf02      	ittt	eq
 80094c0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 80094c4:	4313      	orreq	r3, r2
 80094c6:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 80094ca:	1c6b      	adds	r3, r5, #1
 80094cc:	3502      	adds	r5, #2
 80094ce:	6063      	str	r3, [r4, #4]
 80094d0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 80094d4:	f7fc f919 	bl	800570a <__retarget_lock_release_recursive>
 80094d8:	2000      	movs	r0, #0
 80094da:	e7df      	b.n	800949c <__register_exitproc+0x34>
 80094dc:	20000560 	.word	0x20000560
 80094e0:	20000ce0 	.word	0x20000ce0
 80094e4:	20000ce4 	.word	0x20000ce4

080094e8 <quorem>:
 80094e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ec:	6903      	ldr	r3, [r0, #16]
 80094ee:	690c      	ldr	r4, [r1, #16]
 80094f0:	4607      	mov	r7, r0
 80094f2:	42a3      	cmp	r3, r4
 80094f4:	db7e      	blt.n	80095f4 <quorem+0x10c>
 80094f6:	3c01      	subs	r4, #1
 80094f8:	00a3      	lsls	r3, r4, #2
 80094fa:	f100 0514 	add.w	r5, r0, #20
 80094fe:	f101 0814 	add.w	r8, r1, #20
 8009502:	9300      	str	r3, [sp, #0]
 8009504:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009508:	9301      	str	r3, [sp, #4]
 800950a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800950e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009512:	3301      	adds	r3, #1
 8009514:	429a      	cmp	r2, r3
 8009516:	fbb2 f6f3 	udiv	r6, r2, r3
 800951a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800951e:	d32e      	bcc.n	800957e <quorem+0x96>
 8009520:	f04f 0a00 	mov.w	sl, #0
 8009524:	46c4      	mov	ip, r8
 8009526:	46ae      	mov	lr, r5
 8009528:	46d3      	mov	fp, sl
 800952a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800952e:	b298      	uxth	r0, r3
 8009530:	fb06 a000 	mla	r0, r6, r0, sl
 8009534:	0c1b      	lsrs	r3, r3, #16
 8009536:	0c02      	lsrs	r2, r0, #16
 8009538:	fb06 2303 	mla	r3, r6, r3, r2
 800953c:	f8de 2000 	ldr.w	r2, [lr]
 8009540:	b280      	uxth	r0, r0
 8009542:	b292      	uxth	r2, r2
 8009544:	1a12      	subs	r2, r2, r0
 8009546:	445a      	add	r2, fp
 8009548:	f8de 0000 	ldr.w	r0, [lr]
 800954c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009550:	b29b      	uxth	r3, r3
 8009552:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009556:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800955a:	b292      	uxth	r2, r2
 800955c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009560:	45e1      	cmp	r9, ip
 8009562:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009566:	f84e 2b04 	str.w	r2, [lr], #4
 800956a:	d2de      	bcs.n	800952a <quorem+0x42>
 800956c:	9b00      	ldr	r3, [sp, #0]
 800956e:	58eb      	ldr	r3, [r5, r3]
 8009570:	b92b      	cbnz	r3, 800957e <quorem+0x96>
 8009572:	9b01      	ldr	r3, [sp, #4]
 8009574:	3b04      	subs	r3, #4
 8009576:	429d      	cmp	r5, r3
 8009578:	461a      	mov	r2, r3
 800957a:	d32f      	bcc.n	80095dc <quorem+0xf4>
 800957c:	613c      	str	r4, [r7, #16]
 800957e:	4638      	mov	r0, r7
 8009580:	f001 f822 	bl	800a5c8 <__mcmp>
 8009584:	2800      	cmp	r0, #0
 8009586:	db25      	blt.n	80095d4 <quorem+0xec>
 8009588:	4629      	mov	r1, r5
 800958a:	2000      	movs	r0, #0
 800958c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009590:	f8d1 c000 	ldr.w	ip, [r1]
 8009594:	fa1f fe82 	uxth.w	lr, r2
 8009598:	fa1f f38c 	uxth.w	r3, ip
 800959c:	eba3 030e 	sub.w	r3, r3, lr
 80095a0:	4403      	add	r3, r0
 80095a2:	0c12      	lsrs	r2, r2, #16
 80095a4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80095a8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095b2:	45c1      	cmp	r9, r8
 80095b4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80095b8:	f841 3b04 	str.w	r3, [r1], #4
 80095bc:	d2e6      	bcs.n	800958c <quorem+0xa4>
 80095be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095c6:	b922      	cbnz	r2, 80095d2 <quorem+0xea>
 80095c8:	3b04      	subs	r3, #4
 80095ca:	429d      	cmp	r5, r3
 80095cc:	461a      	mov	r2, r3
 80095ce:	d30b      	bcc.n	80095e8 <quorem+0x100>
 80095d0:	613c      	str	r4, [r7, #16]
 80095d2:	3601      	adds	r6, #1
 80095d4:	4630      	mov	r0, r6
 80095d6:	b003      	add	sp, #12
 80095d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095dc:	6812      	ldr	r2, [r2, #0]
 80095de:	3b04      	subs	r3, #4
 80095e0:	2a00      	cmp	r2, #0
 80095e2:	d1cb      	bne.n	800957c <quorem+0x94>
 80095e4:	3c01      	subs	r4, #1
 80095e6:	e7c6      	b.n	8009576 <quorem+0x8e>
 80095e8:	6812      	ldr	r2, [r2, #0]
 80095ea:	3b04      	subs	r3, #4
 80095ec:	2a00      	cmp	r2, #0
 80095ee:	d1ef      	bne.n	80095d0 <quorem+0xe8>
 80095f0:	3c01      	subs	r4, #1
 80095f2:	e7ea      	b.n	80095ca <quorem+0xe2>
 80095f4:	2000      	movs	r0, #0
 80095f6:	e7ee      	b.n	80095d6 <quorem+0xee>

080095f8 <_dtoa_r>:
 80095f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095fc:	4614      	mov	r4, r2
 80095fe:	461d      	mov	r5, r3
 8009600:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8009602:	b097      	sub	sp, #92	@ 0x5c
 8009604:	4683      	mov	fp, r0
 8009606:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800960a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800960c:	b149      	cbz	r1, 8009622 <_dtoa_r+0x2a>
 800960e:	2301      	movs	r3, #1
 8009610:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009612:	4093      	lsls	r3, r2
 8009614:	608b      	str	r3, [r1, #8]
 8009616:	604a      	str	r2, [r1, #4]
 8009618:	f000 fdd1 	bl	800a1be <_Bfree>
 800961c:	2300      	movs	r3, #0
 800961e:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 8009622:	1e2b      	subs	r3, r5, #0
 8009624:	bfaf      	iteee	ge
 8009626:	2300      	movge	r3, #0
 8009628:	2201      	movlt	r2, #1
 800962a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800962e:	9303      	strlt	r3, [sp, #12]
 8009630:	bfa8      	it	ge
 8009632:	6033      	strge	r3, [r6, #0]
 8009634:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009638:	4b97      	ldr	r3, [pc, #604]	@ (8009898 <_dtoa_r+0x2a0>)
 800963a:	bfb8      	it	lt
 800963c:	6032      	strlt	r2, [r6, #0]
 800963e:	ea33 0308 	bics.w	r3, r3, r8
 8009642:	d114      	bne.n	800966e <_dtoa_r+0x76>
 8009644:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009648:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800964a:	6013      	str	r3, [r2, #0]
 800964c:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009650:	4323      	orrs	r3, r4
 8009652:	f000 854d 	beq.w	800a0f0 <_dtoa_r+0xaf8>
 8009656:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009658:	f8df a240 	ldr.w	sl, [pc, #576]	@ 800989c <_dtoa_r+0x2a4>
 800965c:	b11b      	cbz	r3, 8009666 <_dtoa_r+0x6e>
 800965e:	f10a 0303 	add.w	r3, sl, #3
 8009662:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009664:	6013      	str	r3, [r2, #0]
 8009666:	4650      	mov	r0, sl
 8009668:	b017      	add	sp, #92	@ 0x5c
 800966a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009672:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009676:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800967a:	2200      	movs	r2, #0
 800967c:	2300      	movs	r3, #0
 800967e:	f7f7 f993 	bl	80009a8 <__aeabi_dcmpeq>
 8009682:	4607      	mov	r7, r0
 8009684:	b150      	cbz	r0, 800969c <_dtoa_r+0xa4>
 8009686:	2301      	movs	r3, #1
 8009688:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800968a:	6013      	str	r3, [r2, #0]
 800968c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800968e:	b113      	cbz	r3, 8009696 <_dtoa_r+0x9e>
 8009690:	4b83      	ldr	r3, [pc, #524]	@ (80098a0 <_dtoa_r+0x2a8>)
 8009692:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009694:	6013      	str	r3, [r2, #0]
 8009696:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 80098a4 <_dtoa_r+0x2ac>
 800969a:	e7e4      	b.n	8009666 <_dtoa_r+0x6e>
 800969c:	ab14      	add	r3, sp, #80	@ 0x50
 800969e:	9301      	str	r3, [sp, #4]
 80096a0:	ab15      	add	r3, sp, #84	@ 0x54
 80096a2:	9300      	str	r3, [sp, #0]
 80096a4:	4658      	mov	r0, fp
 80096a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80096aa:	f001 f83d 	bl	800a728 <__d2b>
 80096ae:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80096b2:	4681      	mov	r9, r0
 80096b4:	2e00      	cmp	r6, #0
 80096b6:	d077      	beq.n	80097a8 <_dtoa_r+0x1b0>
 80096b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096be:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80096c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096c6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80096ca:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80096ce:	9712      	str	r7, [sp, #72]	@ 0x48
 80096d0:	4619      	mov	r1, r3
 80096d2:	2200      	movs	r2, #0
 80096d4:	4b74      	ldr	r3, [pc, #464]	@ (80098a8 <_dtoa_r+0x2b0>)
 80096d6:	f7f6 fd47 	bl	8000168 <__aeabi_dsub>
 80096da:	a369      	add	r3, pc, #420	@ (adr r3, 8009880 <_dtoa_r+0x288>)
 80096dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e0:	f7f6 fefa 	bl	80004d8 <__aeabi_dmul>
 80096e4:	a368      	add	r3, pc, #416	@ (adr r3, 8009888 <_dtoa_r+0x290>)
 80096e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ea:	f7f6 fd3f 	bl	800016c <__adddf3>
 80096ee:	4604      	mov	r4, r0
 80096f0:	4630      	mov	r0, r6
 80096f2:	460d      	mov	r5, r1
 80096f4:	f7f6 fe86 	bl	8000404 <__aeabi_i2d>
 80096f8:	a365      	add	r3, pc, #404	@ (adr r3, 8009890 <_dtoa_r+0x298>)
 80096fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096fe:	f7f6 feeb 	bl	80004d8 <__aeabi_dmul>
 8009702:	4602      	mov	r2, r0
 8009704:	460b      	mov	r3, r1
 8009706:	4620      	mov	r0, r4
 8009708:	4629      	mov	r1, r5
 800970a:	f7f6 fd2f 	bl	800016c <__adddf3>
 800970e:	4604      	mov	r4, r0
 8009710:	460d      	mov	r5, r1
 8009712:	f7f7 f991 	bl	8000a38 <__aeabi_d2iz>
 8009716:	2200      	movs	r2, #0
 8009718:	4607      	mov	r7, r0
 800971a:	2300      	movs	r3, #0
 800971c:	4620      	mov	r0, r4
 800971e:	4629      	mov	r1, r5
 8009720:	f7f7 f94c 	bl	80009bc <__aeabi_dcmplt>
 8009724:	b140      	cbz	r0, 8009738 <_dtoa_r+0x140>
 8009726:	4638      	mov	r0, r7
 8009728:	f7f6 fe6c 	bl	8000404 <__aeabi_i2d>
 800972c:	4622      	mov	r2, r4
 800972e:	462b      	mov	r3, r5
 8009730:	f7f7 f93a 	bl	80009a8 <__aeabi_dcmpeq>
 8009734:	b900      	cbnz	r0, 8009738 <_dtoa_r+0x140>
 8009736:	3f01      	subs	r7, #1
 8009738:	2f16      	cmp	r7, #22
 800973a:	d853      	bhi.n	80097e4 <_dtoa_r+0x1ec>
 800973c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009740:	4b5a      	ldr	r3, [pc, #360]	@ (80098ac <_dtoa_r+0x2b4>)
 8009742:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974a:	f7f7 f937 	bl	80009bc <__aeabi_dcmplt>
 800974e:	2800      	cmp	r0, #0
 8009750:	d04a      	beq.n	80097e8 <_dtoa_r+0x1f0>
 8009752:	2300      	movs	r3, #0
 8009754:	3f01      	subs	r7, #1
 8009756:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009758:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800975a:	1b9b      	subs	r3, r3, r6
 800975c:	1e5a      	subs	r2, r3, #1
 800975e:	bf46      	itte	mi
 8009760:	f1c3 0801 	rsbmi	r8, r3, #1
 8009764:	2300      	movmi	r3, #0
 8009766:	f04f 0800 	movpl.w	r8, #0
 800976a:	9209      	str	r2, [sp, #36]	@ 0x24
 800976c:	bf48      	it	mi
 800976e:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8009770:	2f00      	cmp	r7, #0
 8009772:	db3b      	blt.n	80097ec <_dtoa_r+0x1f4>
 8009774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009776:	970e      	str	r7, [sp, #56]	@ 0x38
 8009778:	443b      	add	r3, r7
 800977a:	9309      	str	r3, [sp, #36]	@ 0x24
 800977c:	2300      	movs	r3, #0
 800977e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009780:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009782:	2b09      	cmp	r3, #9
 8009784:	d867      	bhi.n	8009856 <_dtoa_r+0x25e>
 8009786:	2b05      	cmp	r3, #5
 8009788:	bfc4      	itt	gt
 800978a:	3b04      	subgt	r3, #4
 800978c:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800978e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009790:	bfc8      	it	gt
 8009792:	2400      	movgt	r4, #0
 8009794:	f1a3 0302 	sub.w	r3, r3, #2
 8009798:	bfd8      	it	le
 800979a:	2401      	movle	r4, #1
 800979c:	2b03      	cmp	r3, #3
 800979e:	d865      	bhi.n	800986c <_dtoa_r+0x274>
 80097a0:	e8df f003 	tbb	[pc, r3]
 80097a4:	5736382b 	.word	0x5736382b
 80097a8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80097ac:	441e      	add	r6, r3
 80097ae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80097b2:	2b20      	cmp	r3, #32
 80097b4:	bfc1      	itttt	gt
 80097b6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80097ba:	fa08 f803 	lslgt.w	r8, r8, r3
 80097be:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80097c2:	fa24 f303 	lsrgt.w	r3, r4, r3
 80097c6:	bfd6      	itet	le
 80097c8:	f1c3 0320 	rsble	r3, r3, #32
 80097cc:	ea48 0003 	orrgt.w	r0, r8, r3
 80097d0:	fa04 f003 	lslle.w	r0, r4, r3
 80097d4:	f7f6 fe06 	bl	80003e4 <__aeabi_ui2d>
 80097d8:	2201      	movs	r2, #1
 80097da:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80097de:	3e01      	subs	r6, #1
 80097e0:	9212      	str	r2, [sp, #72]	@ 0x48
 80097e2:	e775      	b.n	80096d0 <_dtoa_r+0xd8>
 80097e4:	2301      	movs	r3, #1
 80097e6:	e7b6      	b.n	8009756 <_dtoa_r+0x15e>
 80097e8:	900f      	str	r0, [sp, #60]	@ 0x3c
 80097ea:	e7b5      	b.n	8009758 <_dtoa_r+0x160>
 80097ec:	427b      	negs	r3, r7
 80097ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80097f0:	2300      	movs	r3, #0
 80097f2:	eba8 0807 	sub.w	r8, r8, r7
 80097f6:	930e      	str	r3, [sp, #56]	@ 0x38
 80097f8:	e7c2      	b.n	8009780 <_dtoa_r+0x188>
 80097fa:	2300      	movs	r3, #0
 80097fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80097fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009800:	2b00      	cmp	r3, #0
 8009802:	dc36      	bgt.n	8009872 <_dtoa_r+0x27a>
 8009804:	2301      	movs	r3, #1
 8009806:	461a      	mov	r2, r3
 8009808:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800980c:	9221      	str	r2, [sp, #132]	@ 0x84
 800980e:	e00b      	b.n	8009828 <_dtoa_r+0x230>
 8009810:	2301      	movs	r3, #1
 8009812:	e7f3      	b.n	80097fc <_dtoa_r+0x204>
 8009814:	2300      	movs	r3, #0
 8009816:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009818:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800981a:	18fb      	adds	r3, r7, r3
 800981c:	9308      	str	r3, [sp, #32]
 800981e:	3301      	adds	r3, #1
 8009820:	2b01      	cmp	r3, #1
 8009822:	9307      	str	r3, [sp, #28]
 8009824:	bfb8      	it	lt
 8009826:	2301      	movlt	r3, #1
 8009828:	2100      	movs	r1, #0
 800982a:	2204      	movs	r2, #4
 800982c:	f102 0014 	add.w	r0, r2, #20
 8009830:	4298      	cmp	r0, r3
 8009832:	d922      	bls.n	800987a <_dtoa_r+0x282>
 8009834:	4658      	mov	r0, fp
 8009836:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 800983a:	f000 fc9b 	bl	800a174 <_Balloc>
 800983e:	4682      	mov	sl, r0
 8009840:	2800      	cmp	r0, #0
 8009842:	d139      	bne.n	80098b8 <_dtoa_r+0x2c0>
 8009844:	4602      	mov	r2, r0
 8009846:	f240 11af 	movw	r1, #431	@ 0x1af
 800984a:	4b19      	ldr	r3, [pc, #100]	@ (80098b0 <_dtoa_r+0x2b8>)
 800984c:	4819      	ldr	r0, [pc, #100]	@ (80098b4 <_dtoa_r+0x2bc>)
 800984e:	f001 fa11 	bl	800ac74 <__assert_func>
 8009852:	2301      	movs	r3, #1
 8009854:	e7df      	b.n	8009816 <_dtoa_r+0x21e>
 8009856:	2401      	movs	r4, #1
 8009858:	2300      	movs	r3, #0
 800985a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800985c:	9320      	str	r3, [sp, #128]	@ 0x80
 800985e:	f04f 33ff 	mov.w	r3, #4294967295
 8009862:	2200      	movs	r2, #0
 8009864:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009868:	2312      	movs	r3, #18
 800986a:	e7cf      	b.n	800980c <_dtoa_r+0x214>
 800986c:	2301      	movs	r3, #1
 800986e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009870:	e7f5      	b.n	800985e <_dtoa_r+0x266>
 8009872:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009874:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009878:	e7d6      	b.n	8009828 <_dtoa_r+0x230>
 800987a:	3101      	adds	r1, #1
 800987c:	0052      	lsls	r2, r2, #1
 800987e:	e7d5      	b.n	800982c <_dtoa_r+0x234>
 8009880:	636f4361 	.word	0x636f4361
 8009884:	3fd287a7 	.word	0x3fd287a7
 8009888:	8b60c8b3 	.word	0x8b60c8b3
 800988c:	3fc68a28 	.word	0x3fc68a28
 8009890:	509f79fb 	.word	0x509f79fb
 8009894:	3fd34413 	.word	0x3fd34413
 8009898:	7ff00000 	.word	0x7ff00000
 800989c:	0800b623 	.word	0x0800b623
 80098a0:	0800b5af 	.word	0x0800b5af
 80098a4:	0800b5ae 	.word	0x0800b5ae
 80098a8:	3ff80000 	.word	0x3ff80000
 80098ac:	0800b720 	.word	0x0800b720
 80098b0:	0800b627 	.word	0x0800b627
 80098b4:	0800b638 	.word	0x0800b638
 80098b8:	9b07      	ldr	r3, [sp, #28]
 80098ba:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 80098be:	2b0e      	cmp	r3, #14
 80098c0:	f200 80a4 	bhi.w	8009a0c <_dtoa_r+0x414>
 80098c4:	2c00      	cmp	r4, #0
 80098c6:	f000 80a1 	beq.w	8009a0c <_dtoa_r+0x414>
 80098ca:	2f00      	cmp	r7, #0
 80098cc:	dd33      	ble.n	8009936 <_dtoa_r+0x33e>
 80098ce:	4b86      	ldr	r3, [pc, #536]	@ (8009ae8 <_dtoa_r+0x4f0>)
 80098d0:	f007 020f 	and.w	r2, r7, #15
 80098d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098d8:	05f8      	lsls	r0, r7, #23
 80098da:	e9d3 3400 	ldrd	r3, r4, [r3]
 80098de:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80098e2:	ea4f 1427 	mov.w	r4, r7, asr #4
 80098e6:	d516      	bpl.n	8009916 <_dtoa_r+0x31e>
 80098e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098ec:	4b7f      	ldr	r3, [pc, #508]	@ (8009aec <_dtoa_r+0x4f4>)
 80098ee:	2603      	movs	r6, #3
 80098f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80098f4:	f7f6 ff1a 	bl	800072c <__aeabi_ddiv>
 80098f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098fc:	f004 040f 	and.w	r4, r4, #15
 8009900:	4d7a      	ldr	r5, [pc, #488]	@ (8009aec <_dtoa_r+0x4f4>)
 8009902:	b954      	cbnz	r4, 800991a <_dtoa_r+0x322>
 8009904:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800990c:	f7f6 ff0e 	bl	800072c <__aeabi_ddiv>
 8009910:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009914:	e028      	b.n	8009968 <_dtoa_r+0x370>
 8009916:	2602      	movs	r6, #2
 8009918:	e7f2      	b.n	8009900 <_dtoa_r+0x308>
 800991a:	07e1      	lsls	r1, r4, #31
 800991c:	d508      	bpl.n	8009930 <_dtoa_r+0x338>
 800991e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009922:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009926:	f7f6 fdd7 	bl	80004d8 <__aeabi_dmul>
 800992a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800992e:	3601      	adds	r6, #1
 8009930:	1064      	asrs	r4, r4, #1
 8009932:	3508      	adds	r5, #8
 8009934:	e7e5      	b.n	8009902 <_dtoa_r+0x30a>
 8009936:	f000 80d2 	beq.w	8009ade <_dtoa_r+0x4e6>
 800993a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800993e:	427c      	negs	r4, r7
 8009940:	4b69      	ldr	r3, [pc, #420]	@ (8009ae8 <_dtoa_r+0x4f0>)
 8009942:	f004 020f 	and.w	r2, r4, #15
 8009946:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800994a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994e:	f7f6 fdc3 	bl	80004d8 <__aeabi_dmul>
 8009952:	2602      	movs	r6, #2
 8009954:	2300      	movs	r3, #0
 8009956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800995a:	4d64      	ldr	r5, [pc, #400]	@ (8009aec <_dtoa_r+0x4f4>)
 800995c:	1124      	asrs	r4, r4, #4
 800995e:	2c00      	cmp	r4, #0
 8009960:	f040 80b2 	bne.w	8009ac8 <_dtoa_r+0x4d0>
 8009964:	2b00      	cmp	r3, #0
 8009966:	d1d3      	bne.n	8009910 <_dtoa_r+0x318>
 8009968:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800996c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800996e:	2b00      	cmp	r3, #0
 8009970:	f000 80b7 	beq.w	8009ae2 <_dtoa_r+0x4ea>
 8009974:	2200      	movs	r2, #0
 8009976:	4620      	mov	r0, r4
 8009978:	4629      	mov	r1, r5
 800997a:	4b5d      	ldr	r3, [pc, #372]	@ (8009af0 <_dtoa_r+0x4f8>)
 800997c:	f7f7 f81e 	bl	80009bc <__aeabi_dcmplt>
 8009980:	2800      	cmp	r0, #0
 8009982:	f000 80ae 	beq.w	8009ae2 <_dtoa_r+0x4ea>
 8009986:	9b07      	ldr	r3, [sp, #28]
 8009988:	2b00      	cmp	r3, #0
 800998a:	f000 80aa 	beq.w	8009ae2 <_dtoa_r+0x4ea>
 800998e:	9b08      	ldr	r3, [sp, #32]
 8009990:	2b00      	cmp	r3, #0
 8009992:	dd37      	ble.n	8009a04 <_dtoa_r+0x40c>
 8009994:	1e7b      	subs	r3, r7, #1
 8009996:	4620      	mov	r0, r4
 8009998:	9304      	str	r3, [sp, #16]
 800999a:	2200      	movs	r2, #0
 800999c:	4629      	mov	r1, r5
 800999e:	4b55      	ldr	r3, [pc, #340]	@ (8009af4 <_dtoa_r+0x4fc>)
 80099a0:	f7f6 fd9a 	bl	80004d8 <__aeabi_dmul>
 80099a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099a8:	9c08      	ldr	r4, [sp, #32]
 80099aa:	3601      	adds	r6, #1
 80099ac:	4630      	mov	r0, r6
 80099ae:	f7f6 fd29 	bl	8000404 <__aeabi_i2d>
 80099b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099b6:	f7f6 fd8f 	bl	80004d8 <__aeabi_dmul>
 80099ba:	2200      	movs	r2, #0
 80099bc:	4b4e      	ldr	r3, [pc, #312]	@ (8009af8 <_dtoa_r+0x500>)
 80099be:	f7f6 fbd5 	bl	800016c <__adddf3>
 80099c2:	4605      	mov	r5, r0
 80099c4:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80099c8:	2c00      	cmp	r4, #0
 80099ca:	f040 8099 	bne.w	8009b00 <_dtoa_r+0x508>
 80099ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099d2:	2200      	movs	r2, #0
 80099d4:	4b49      	ldr	r3, [pc, #292]	@ (8009afc <_dtoa_r+0x504>)
 80099d6:	f7f6 fbc7 	bl	8000168 <__aeabi_dsub>
 80099da:	4602      	mov	r2, r0
 80099dc:	460b      	mov	r3, r1
 80099de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80099e2:	462a      	mov	r2, r5
 80099e4:	4633      	mov	r3, r6
 80099e6:	f7f7 f807 	bl	80009f8 <__aeabi_dcmpgt>
 80099ea:	2800      	cmp	r0, #0
 80099ec:	f040 828d 	bne.w	8009f0a <_dtoa_r+0x912>
 80099f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099f4:	462a      	mov	r2, r5
 80099f6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80099fa:	f7f6 ffdf 	bl	80009bc <__aeabi_dcmplt>
 80099fe:	2800      	cmp	r0, #0
 8009a00:	f040 8126 	bne.w	8009c50 <_dtoa_r+0x658>
 8009a04:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009a08:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009a0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	f2c0 8162 	blt.w	8009cd8 <_dtoa_r+0x6e0>
 8009a14:	2f0e      	cmp	r7, #14
 8009a16:	f300 815f 	bgt.w	8009cd8 <_dtoa_r+0x6e0>
 8009a1a:	4b33      	ldr	r3, [pc, #204]	@ (8009ae8 <_dtoa_r+0x4f0>)
 8009a1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a20:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009a24:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009a28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	da03      	bge.n	8009a36 <_dtoa_r+0x43e>
 8009a2e:	9b07      	ldr	r3, [sp, #28]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	f340 80ff 	ble.w	8009c34 <_dtoa_r+0x63c>
 8009a36:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009a3a:	4656      	mov	r6, sl
 8009a3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a40:	4620      	mov	r0, r4
 8009a42:	4629      	mov	r1, r5
 8009a44:	f7f6 fe72 	bl	800072c <__aeabi_ddiv>
 8009a48:	f7f6 fff6 	bl	8000a38 <__aeabi_d2iz>
 8009a4c:	4680      	mov	r8, r0
 8009a4e:	f7f6 fcd9 	bl	8000404 <__aeabi_i2d>
 8009a52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a56:	f7f6 fd3f 	bl	80004d8 <__aeabi_dmul>
 8009a5a:	4602      	mov	r2, r0
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	4620      	mov	r0, r4
 8009a60:	4629      	mov	r1, r5
 8009a62:	f7f6 fb81 	bl	8000168 <__aeabi_dsub>
 8009a66:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009a6a:	9d07      	ldr	r5, [sp, #28]
 8009a6c:	f806 4b01 	strb.w	r4, [r6], #1
 8009a70:	eba6 040a 	sub.w	r4, r6, sl
 8009a74:	42a5      	cmp	r5, r4
 8009a76:	4602      	mov	r2, r0
 8009a78:	460b      	mov	r3, r1
 8009a7a:	f040 8115 	bne.w	8009ca8 <_dtoa_r+0x6b0>
 8009a7e:	f7f6 fb75 	bl	800016c <__adddf3>
 8009a82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a86:	4604      	mov	r4, r0
 8009a88:	460d      	mov	r5, r1
 8009a8a:	f7f6 ffb5 	bl	80009f8 <__aeabi_dcmpgt>
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	f040 80f7 	bne.w	8009c82 <_dtoa_r+0x68a>
 8009a94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a98:	4620      	mov	r0, r4
 8009a9a:	4629      	mov	r1, r5
 8009a9c:	f7f6 ff84 	bl	80009a8 <__aeabi_dcmpeq>
 8009aa0:	b118      	cbz	r0, 8009aaa <_dtoa_r+0x4b2>
 8009aa2:	f018 0f01 	tst.w	r8, #1
 8009aa6:	f040 80ec 	bne.w	8009c82 <_dtoa_r+0x68a>
 8009aaa:	4649      	mov	r1, r9
 8009aac:	4658      	mov	r0, fp
 8009aae:	f000 fb86 	bl	800a1be <_Bfree>
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	7033      	strb	r3, [r6, #0]
 8009ab6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009ab8:	3701      	adds	r7, #1
 8009aba:	601f      	str	r7, [r3, #0]
 8009abc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	f43f add1 	beq.w	8009666 <_dtoa_r+0x6e>
 8009ac4:	601e      	str	r6, [r3, #0]
 8009ac6:	e5ce      	b.n	8009666 <_dtoa_r+0x6e>
 8009ac8:	07e2      	lsls	r2, r4, #31
 8009aca:	d505      	bpl.n	8009ad8 <_dtoa_r+0x4e0>
 8009acc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009ad0:	f7f6 fd02 	bl	80004d8 <__aeabi_dmul>
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	3601      	adds	r6, #1
 8009ad8:	1064      	asrs	r4, r4, #1
 8009ada:	3508      	adds	r5, #8
 8009adc:	e73f      	b.n	800995e <_dtoa_r+0x366>
 8009ade:	2602      	movs	r6, #2
 8009ae0:	e742      	b.n	8009968 <_dtoa_r+0x370>
 8009ae2:	9c07      	ldr	r4, [sp, #28]
 8009ae4:	9704      	str	r7, [sp, #16]
 8009ae6:	e761      	b.n	80099ac <_dtoa_r+0x3b4>
 8009ae8:	0800b720 	.word	0x0800b720
 8009aec:	0800b6f8 	.word	0x0800b6f8
 8009af0:	3ff00000 	.word	0x3ff00000
 8009af4:	40240000 	.word	0x40240000
 8009af8:	401c0000 	.word	0x401c0000
 8009afc:	40140000 	.word	0x40140000
 8009b00:	4b70      	ldr	r3, [pc, #448]	@ (8009cc4 <_dtoa_r+0x6cc>)
 8009b02:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009b04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b0c:	4454      	add	r4, sl
 8009b0e:	2900      	cmp	r1, #0
 8009b10:	d045      	beq.n	8009b9e <_dtoa_r+0x5a6>
 8009b12:	2000      	movs	r0, #0
 8009b14:	496c      	ldr	r1, [pc, #432]	@ (8009cc8 <_dtoa_r+0x6d0>)
 8009b16:	f7f6 fe09 	bl	800072c <__aeabi_ddiv>
 8009b1a:	4633      	mov	r3, r6
 8009b1c:	462a      	mov	r2, r5
 8009b1e:	f7f6 fb23 	bl	8000168 <__aeabi_dsub>
 8009b22:	4656      	mov	r6, sl
 8009b24:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009b28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b2c:	f7f6 ff84 	bl	8000a38 <__aeabi_d2iz>
 8009b30:	4605      	mov	r5, r0
 8009b32:	f7f6 fc67 	bl	8000404 <__aeabi_i2d>
 8009b36:	4602      	mov	r2, r0
 8009b38:	460b      	mov	r3, r1
 8009b3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b3e:	f7f6 fb13 	bl	8000168 <__aeabi_dsub>
 8009b42:	4602      	mov	r2, r0
 8009b44:	460b      	mov	r3, r1
 8009b46:	3530      	adds	r5, #48	@ 0x30
 8009b48:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b50:	f806 5b01 	strb.w	r5, [r6], #1
 8009b54:	f7f6 ff32 	bl	80009bc <__aeabi_dcmplt>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	d163      	bne.n	8009c24 <_dtoa_r+0x62c>
 8009b5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b60:	2000      	movs	r0, #0
 8009b62:	495a      	ldr	r1, [pc, #360]	@ (8009ccc <_dtoa_r+0x6d4>)
 8009b64:	f7f6 fb00 	bl	8000168 <__aeabi_dsub>
 8009b68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b6c:	f7f6 ff26 	bl	80009bc <__aeabi_dcmplt>
 8009b70:	2800      	cmp	r0, #0
 8009b72:	f040 8087 	bne.w	8009c84 <_dtoa_r+0x68c>
 8009b76:	42a6      	cmp	r6, r4
 8009b78:	f43f af44 	beq.w	8009a04 <_dtoa_r+0x40c>
 8009b7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009b80:	2200      	movs	r2, #0
 8009b82:	4b53      	ldr	r3, [pc, #332]	@ (8009cd0 <_dtoa_r+0x6d8>)
 8009b84:	f7f6 fca8 	bl	80004d8 <__aeabi_dmul>
 8009b88:	2200      	movs	r2, #0
 8009b8a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b92:	4b4f      	ldr	r3, [pc, #316]	@ (8009cd0 <_dtoa_r+0x6d8>)
 8009b94:	f7f6 fca0 	bl	80004d8 <__aeabi_dmul>
 8009b98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b9c:	e7c4      	b.n	8009b28 <_dtoa_r+0x530>
 8009b9e:	4631      	mov	r1, r6
 8009ba0:	4628      	mov	r0, r5
 8009ba2:	f7f6 fc99 	bl	80004d8 <__aeabi_dmul>
 8009ba6:	4656      	mov	r6, sl
 8009ba8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009bac:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009bae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bb2:	f7f6 ff41 	bl	8000a38 <__aeabi_d2iz>
 8009bb6:	4605      	mov	r5, r0
 8009bb8:	f7f6 fc24 	bl	8000404 <__aeabi_i2d>
 8009bbc:	4602      	mov	r2, r0
 8009bbe:	460b      	mov	r3, r1
 8009bc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bc4:	f7f6 fad0 	bl	8000168 <__aeabi_dsub>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	460b      	mov	r3, r1
 8009bcc:	3530      	adds	r5, #48	@ 0x30
 8009bce:	f806 5b01 	strb.w	r5, [r6], #1
 8009bd2:	42a6      	cmp	r6, r4
 8009bd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009bd8:	f04f 0200 	mov.w	r2, #0
 8009bdc:	d124      	bne.n	8009c28 <_dtoa_r+0x630>
 8009bde:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009be2:	4b39      	ldr	r3, [pc, #228]	@ (8009cc8 <_dtoa_r+0x6d0>)
 8009be4:	f7f6 fac2 	bl	800016c <__adddf3>
 8009be8:	4602      	mov	r2, r0
 8009bea:	460b      	mov	r3, r1
 8009bec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bf0:	f7f6 ff02 	bl	80009f8 <__aeabi_dcmpgt>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	d145      	bne.n	8009c84 <_dtoa_r+0x68c>
 8009bf8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	4932      	ldr	r1, [pc, #200]	@ (8009cc8 <_dtoa_r+0x6d0>)
 8009c00:	f7f6 fab2 	bl	8000168 <__aeabi_dsub>
 8009c04:	4602      	mov	r2, r0
 8009c06:	460b      	mov	r3, r1
 8009c08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c0c:	f7f6 fed6 	bl	80009bc <__aeabi_dcmplt>
 8009c10:	2800      	cmp	r0, #0
 8009c12:	f43f aef7 	beq.w	8009a04 <_dtoa_r+0x40c>
 8009c16:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009c18:	1e73      	subs	r3, r6, #1
 8009c1a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c1c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c20:	2b30      	cmp	r3, #48	@ 0x30
 8009c22:	d0f8      	beq.n	8009c16 <_dtoa_r+0x61e>
 8009c24:	9f04      	ldr	r7, [sp, #16]
 8009c26:	e740      	b.n	8009aaa <_dtoa_r+0x4b2>
 8009c28:	4b29      	ldr	r3, [pc, #164]	@ (8009cd0 <_dtoa_r+0x6d8>)
 8009c2a:	f7f6 fc55 	bl	80004d8 <__aeabi_dmul>
 8009c2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c32:	e7bc      	b.n	8009bae <_dtoa_r+0x5b6>
 8009c34:	d10c      	bne.n	8009c50 <_dtoa_r+0x658>
 8009c36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	4b25      	ldr	r3, [pc, #148]	@ (8009cd4 <_dtoa_r+0x6dc>)
 8009c3e:	f7f6 fc4b 	bl	80004d8 <__aeabi_dmul>
 8009c42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c46:	f7f6 fecd 	bl	80009e4 <__aeabi_dcmpge>
 8009c4a:	2800      	cmp	r0, #0
 8009c4c:	f000 815b 	beq.w	8009f06 <_dtoa_r+0x90e>
 8009c50:	2400      	movs	r4, #0
 8009c52:	4625      	mov	r5, r4
 8009c54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c56:	4656      	mov	r6, sl
 8009c58:	43db      	mvns	r3, r3
 8009c5a:	9304      	str	r3, [sp, #16]
 8009c5c:	2700      	movs	r7, #0
 8009c5e:	4621      	mov	r1, r4
 8009c60:	4658      	mov	r0, fp
 8009c62:	f000 faac 	bl	800a1be <_Bfree>
 8009c66:	2d00      	cmp	r5, #0
 8009c68:	d0dc      	beq.n	8009c24 <_dtoa_r+0x62c>
 8009c6a:	b12f      	cbz	r7, 8009c78 <_dtoa_r+0x680>
 8009c6c:	42af      	cmp	r7, r5
 8009c6e:	d003      	beq.n	8009c78 <_dtoa_r+0x680>
 8009c70:	4639      	mov	r1, r7
 8009c72:	4658      	mov	r0, fp
 8009c74:	f000 faa3 	bl	800a1be <_Bfree>
 8009c78:	4629      	mov	r1, r5
 8009c7a:	4658      	mov	r0, fp
 8009c7c:	f000 fa9f 	bl	800a1be <_Bfree>
 8009c80:	e7d0      	b.n	8009c24 <_dtoa_r+0x62c>
 8009c82:	9704      	str	r7, [sp, #16]
 8009c84:	4633      	mov	r3, r6
 8009c86:	461e      	mov	r6, r3
 8009c88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c8c:	2a39      	cmp	r2, #57	@ 0x39
 8009c8e:	d107      	bne.n	8009ca0 <_dtoa_r+0x6a8>
 8009c90:	459a      	cmp	sl, r3
 8009c92:	d1f8      	bne.n	8009c86 <_dtoa_r+0x68e>
 8009c94:	9a04      	ldr	r2, [sp, #16]
 8009c96:	3201      	adds	r2, #1
 8009c98:	9204      	str	r2, [sp, #16]
 8009c9a:	2230      	movs	r2, #48	@ 0x30
 8009c9c:	f88a 2000 	strb.w	r2, [sl]
 8009ca0:	781a      	ldrb	r2, [r3, #0]
 8009ca2:	3201      	adds	r2, #1
 8009ca4:	701a      	strb	r2, [r3, #0]
 8009ca6:	e7bd      	b.n	8009c24 <_dtoa_r+0x62c>
 8009ca8:	2200      	movs	r2, #0
 8009caa:	4b09      	ldr	r3, [pc, #36]	@ (8009cd0 <_dtoa_r+0x6d8>)
 8009cac:	f7f6 fc14 	bl	80004d8 <__aeabi_dmul>
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	4604      	mov	r4, r0
 8009cb6:	460d      	mov	r5, r1
 8009cb8:	f7f6 fe76 	bl	80009a8 <__aeabi_dcmpeq>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	f43f aebd 	beq.w	8009a3c <_dtoa_r+0x444>
 8009cc2:	e6f2      	b.n	8009aaa <_dtoa_r+0x4b2>
 8009cc4:	0800b720 	.word	0x0800b720
 8009cc8:	3fe00000 	.word	0x3fe00000
 8009ccc:	3ff00000 	.word	0x3ff00000
 8009cd0:	40240000 	.word	0x40240000
 8009cd4:	40140000 	.word	0x40140000
 8009cd8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009cda:	2a00      	cmp	r2, #0
 8009cdc:	f000 80db 	beq.w	8009e96 <_dtoa_r+0x89e>
 8009ce0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009ce2:	2a01      	cmp	r2, #1
 8009ce4:	f300 80bf 	bgt.w	8009e66 <_dtoa_r+0x86e>
 8009ce8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009cea:	2a00      	cmp	r2, #0
 8009cec:	f000 80b7 	beq.w	8009e5e <_dtoa_r+0x866>
 8009cf0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009cf4:	4646      	mov	r6, r8
 8009cf6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cfa:	2101      	movs	r1, #1
 8009cfc:	441a      	add	r2, r3
 8009cfe:	4658      	mov	r0, fp
 8009d00:	4498      	add	r8, r3
 8009d02:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d04:	f000 faf6 	bl	800a2f4 <__i2b>
 8009d08:	4605      	mov	r5, r0
 8009d0a:	b15e      	cbz	r6, 8009d24 <_dtoa_r+0x72c>
 8009d0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	dd08      	ble.n	8009d24 <_dtoa_r+0x72c>
 8009d12:	42b3      	cmp	r3, r6
 8009d14:	bfa8      	it	ge
 8009d16:	4633      	movge	r3, r6
 8009d18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d1a:	eba8 0803 	sub.w	r8, r8, r3
 8009d1e:	1af6      	subs	r6, r6, r3
 8009d20:	1ad3      	subs	r3, r2, r3
 8009d22:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d26:	b1f3      	cbz	r3, 8009d66 <_dtoa_r+0x76e>
 8009d28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	f000 80b7 	beq.w	8009e9e <_dtoa_r+0x8a6>
 8009d30:	b18c      	cbz	r4, 8009d56 <_dtoa_r+0x75e>
 8009d32:	4629      	mov	r1, r5
 8009d34:	4622      	mov	r2, r4
 8009d36:	4658      	mov	r0, fp
 8009d38:	f000 fb9a 	bl	800a470 <__pow5mult>
 8009d3c:	464a      	mov	r2, r9
 8009d3e:	4601      	mov	r1, r0
 8009d40:	4605      	mov	r5, r0
 8009d42:	4658      	mov	r0, fp
 8009d44:	f000 faec 	bl	800a320 <__multiply>
 8009d48:	4649      	mov	r1, r9
 8009d4a:	9004      	str	r0, [sp, #16]
 8009d4c:	4658      	mov	r0, fp
 8009d4e:	f000 fa36 	bl	800a1be <_Bfree>
 8009d52:	9b04      	ldr	r3, [sp, #16]
 8009d54:	4699      	mov	r9, r3
 8009d56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d58:	1b1a      	subs	r2, r3, r4
 8009d5a:	d004      	beq.n	8009d66 <_dtoa_r+0x76e>
 8009d5c:	4649      	mov	r1, r9
 8009d5e:	4658      	mov	r0, fp
 8009d60:	f000 fb86 	bl	800a470 <__pow5mult>
 8009d64:	4681      	mov	r9, r0
 8009d66:	2101      	movs	r1, #1
 8009d68:	4658      	mov	r0, fp
 8009d6a:	f000 fac3 	bl	800a2f4 <__i2b>
 8009d6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d70:	4604      	mov	r4, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 81c6 	beq.w	800a104 <_dtoa_r+0xb0c>
 8009d78:	461a      	mov	r2, r3
 8009d7a:	4601      	mov	r1, r0
 8009d7c:	4658      	mov	r0, fp
 8009d7e:	f000 fb77 	bl	800a470 <__pow5mult>
 8009d82:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009d84:	4604      	mov	r4, r0
 8009d86:	2b01      	cmp	r3, #1
 8009d88:	f300 808f 	bgt.w	8009eaa <_dtoa_r+0x8b2>
 8009d8c:	9b02      	ldr	r3, [sp, #8]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	f040 8087 	bne.w	8009ea2 <_dtoa_r+0x8aa>
 8009d94:	9b03      	ldr	r3, [sp, #12]
 8009d96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	f040 8083 	bne.w	8009ea6 <_dtoa_r+0x8ae>
 8009da0:	9b03      	ldr	r3, [sp, #12]
 8009da2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009da6:	0d1b      	lsrs	r3, r3, #20
 8009da8:	051b      	lsls	r3, r3, #20
 8009daa:	b12b      	cbz	r3, 8009db8 <_dtoa_r+0x7c0>
 8009dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dae:	f108 0801 	add.w	r8, r8, #1
 8009db2:	3301      	adds	r3, #1
 8009db4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009db6:	2301      	movs	r3, #1
 8009db8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009dba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	f000 81a7 	beq.w	800a110 <_dtoa_r+0xb18>
 8009dc2:	6923      	ldr	r3, [r4, #16]
 8009dc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009dc8:	6918      	ldr	r0, [r3, #16]
 8009dca:	f000 fa47 	bl	800a25c <__hi0bits>
 8009dce:	f1c0 0020 	rsb	r0, r0, #32
 8009dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dd4:	4418      	add	r0, r3
 8009dd6:	f010 001f 	ands.w	r0, r0, #31
 8009dda:	d071      	beq.n	8009ec0 <_dtoa_r+0x8c8>
 8009ddc:	f1c0 0320 	rsb	r3, r0, #32
 8009de0:	2b04      	cmp	r3, #4
 8009de2:	dd65      	ble.n	8009eb0 <_dtoa_r+0x8b8>
 8009de4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009de6:	f1c0 001c 	rsb	r0, r0, #28
 8009dea:	4403      	add	r3, r0
 8009dec:	4480      	add	r8, r0
 8009dee:	4406      	add	r6, r0
 8009df0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009df2:	f1b8 0f00 	cmp.w	r8, #0
 8009df6:	dd05      	ble.n	8009e04 <_dtoa_r+0x80c>
 8009df8:	4649      	mov	r1, r9
 8009dfa:	4642      	mov	r2, r8
 8009dfc:	4658      	mov	r0, fp
 8009dfe:	f000 fb77 	bl	800a4f0 <__lshift>
 8009e02:	4681      	mov	r9, r0
 8009e04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	dd05      	ble.n	8009e16 <_dtoa_r+0x81e>
 8009e0a:	4621      	mov	r1, r4
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	4658      	mov	r0, fp
 8009e10:	f000 fb6e 	bl	800a4f0 <__lshift>
 8009e14:	4604      	mov	r4, r0
 8009e16:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d053      	beq.n	8009ec4 <_dtoa_r+0x8cc>
 8009e1c:	4621      	mov	r1, r4
 8009e1e:	4648      	mov	r0, r9
 8009e20:	f000 fbd2 	bl	800a5c8 <__mcmp>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	da4d      	bge.n	8009ec4 <_dtoa_r+0x8cc>
 8009e28:	1e7b      	subs	r3, r7, #1
 8009e2a:	4649      	mov	r1, r9
 8009e2c:	9304      	str	r3, [sp, #16]
 8009e2e:	220a      	movs	r2, #10
 8009e30:	2300      	movs	r3, #0
 8009e32:	4658      	mov	r0, fp
 8009e34:	f000 f9cc 	bl	800a1d0 <__multadd>
 8009e38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e3a:	4681      	mov	r9, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	f000 8169 	beq.w	800a114 <_dtoa_r+0xb1c>
 8009e42:	2300      	movs	r3, #0
 8009e44:	4629      	mov	r1, r5
 8009e46:	220a      	movs	r2, #10
 8009e48:	4658      	mov	r0, fp
 8009e4a:	f000 f9c1 	bl	800a1d0 <__multadd>
 8009e4e:	9b08      	ldr	r3, [sp, #32]
 8009e50:	4605      	mov	r5, r0
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	dc61      	bgt.n	8009f1a <_dtoa_r+0x922>
 8009e56:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	dc3b      	bgt.n	8009ed4 <_dtoa_r+0x8dc>
 8009e5c:	e05d      	b.n	8009f1a <_dtoa_r+0x922>
 8009e5e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009e60:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009e64:	e746      	b.n	8009cf4 <_dtoa_r+0x6fc>
 8009e66:	9b07      	ldr	r3, [sp, #28]
 8009e68:	1e5c      	subs	r4, r3, #1
 8009e6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e6c:	42a3      	cmp	r3, r4
 8009e6e:	bfbf      	itttt	lt
 8009e70:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009e72:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8009e74:	1ae3      	sublt	r3, r4, r3
 8009e76:	18d2      	addlt	r2, r2, r3
 8009e78:	bfa8      	it	ge
 8009e7a:	1b1c      	subge	r4, r3, r4
 8009e7c:	9b07      	ldr	r3, [sp, #28]
 8009e7e:	bfbe      	ittt	lt
 8009e80:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009e82:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8009e84:	2400      	movlt	r4, #0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	bfb5      	itete	lt
 8009e8a:	eba8 0603 	sublt.w	r6, r8, r3
 8009e8e:	4646      	movge	r6, r8
 8009e90:	2300      	movlt	r3, #0
 8009e92:	9b07      	ldrge	r3, [sp, #28]
 8009e94:	e730      	b.n	8009cf8 <_dtoa_r+0x700>
 8009e96:	4646      	mov	r6, r8
 8009e98:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009e9a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009e9c:	e735      	b.n	8009d0a <_dtoa_r+0x712>
 8009e9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ea0:	e75c      	b.n	8009d5c <_dtoa_r+0x764>
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	e788      	b.n	8009db8 <_dtoa_r+0x7c0>
 8009ea6:	9b02      	ldr	r3, [sp, #8]
 8009ea8:	e786      	b.n	8009db8 <_dtoa_r+0x7c0>
 8009eaa:	2300      	movs	r3, #0
 8009eac:	930a      	str	r3, [sp, #40]	@ 0x28
 8009eae:	e788      	b.n	8009dc2 <_dtoa_r+0x7ca>
 8009eb0:	d09f      	beq.n	8009df2 <_dtoa_r+0x7fa>
 8009eb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009eb4:	331c      	adds	r3, #28
 8009eb6:	441a      	add	r2, r3
 8009eb8:	4498      	add	r8, r3
 8009eba:	441e      	add	r6, r3
 8009ebc:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ebe:	e798      	b.n	8009df2 <_dtoa_r+0x7fa>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	e7f6      	b.n	8009eb2 <_dtoa_r+0x8ba>
 8009ec4:	9b07      	ldr	r3, [sp, #28]
 8009ec6:	9704      	str	r7, [sp, #16]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	dc20      	bgt.n	8009f0e <_dtoa_r+0x916>
 8009ecc:	9308      	str	r3, [sp, #32]
 8009ece:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009ed0:	2b02      	cmp	r3, #2
 8009ed2:	dd1e      	ble.n	8009f12 <_dtoa_r+0x91a>
 8009ed4:	9b08      	ldr	r3, [sp, #32]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	f47f aebc 	bne.w	8009c54 <_dtoa_r+0x65c>
 8009edc:	4621      	mov	r1, r4
 8009ede:	2205      	movs	r2, #5
 8009ee0:	4658      	mov	r0, fp
 8009ee2:	f000 f975 	bl	800a1d0 <__multadd>
 8009ee6:	4601      	mov	r1, r0
 8009ee8:	4604      	mov	r4, r0
 8009eea:	4648      	mov	r0, r9
 8009eec:	f000 fb6c 	bl	800a5c8 <__mcmp>
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	f77f aeaf 	ble.w	8009c54 <_dtoa_r+0x65c>
 8009ef6:	2331      	movs	r3, #49	@ 0x31
 8009ef8:	4656      	mov	r6, sl
 8009efa:	f806 3b01 	strb.w	r3, [r6], #1
 8009efe:	9b04      	ldr	r3, [sp, #16]
 8009f00:	3301      	adds	r3, #1
 8009f02:	9304      	str	r3, [sp, #16]
 8009f04:	e6aa      	b.n	8009c5c <_dtoa_r+0x664>
 8009f06:	9c07      	ldr	r4, [sp, #28]
 8009f08:	9704      	str	r7, [sp, #16]
 8009f0a:	4625      	mov	r5, r4
 8009f0c:	e7f3      	b.n	8009ef6 <_dtoa_r+0x8fe>
 8009f0e:	9b07      	ldr	r3, [sp, #28]
 8009f10:	9308      	str	r3, [sp, #32]
 8009f12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	f000 8101 	beq.w	800a11c <_dtoa_r+0xb24>
 8009f1a:	2e00      	cmp	r6, #0
 8009f1c:	dd05      	ble.n	8009f2a <_dtoa_r+0x932>
 8009f1e:	4629      	mov	r1, r5
 8009f20:	4632      	mov	r2, r6
 8009f22:	4658      	mov	r0, fp
 8009f24:	f000 fae4 	bl	800a4f0 <__lshift>
 8009f28:	4605      	mov	r5, r0
 8009f2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d059      	beq.n	8009fe4 <_dtoa_r+0x9ec>
 8009f30:	4658      	mov	r0, fp
 8009f32:	6869      	ldr	r1, [r5, #4]
 8009f34:	f000 f91e 	bl	800a174 <_Balloc>
 8009f38:	4606      	mov	r6, r0
 8009f3a:	b920      	cbnz	r0, 8009f46 <_dtoa_r+0x94e>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009f42:	4b81      	ldr	r3, [pc, #516]	@ (800a148 <_dtoa_r+0xb50>)
 8009f44:	e482      	b.n	800984c <_dtoa_r+0x254>
 8009f46:	692a      	ldr	r2, [r5, #16]
 8009f48:	f105 010c 	add.w	r1, r5, #12
 8009f4c:	3202      	adds	r2, #2
 8009f4e:	0092      	lsls	r2, r2, #2
 8009f50:	300c      	adds	r0, #12
 8009f52:	f7ff fa47 	bl	80093e4 <memcpy>
 8009f56:	2201      	movs	r2, #1
 8009f58:	4631      	mov	r1, r6
 8009f5a:	4658      	mov	r0, fp
 8009f5c:	f000 fac8 	bl	800a4f0 <__lshift>
 8009f60:	462f      	mov	r7, r5
 8009f62:	4605      	mov	r5, r0
 8009f64:	f10a 0301 	add.w	r3, sl, #1
 8009f68:	9307      	str	r3, [sp, #28]
 8009f6a:	9b08      	ldr	r3, [sp, #32]
 8009f6c:	4453      	add	r3, sl
 8009f6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f70:	9b02      	ldr	r3, [sp, #8]
 8009f72:	f003 0301 	and.w	r3, r3, #1
 8009f76:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f78:	9b07      	ldr	r3, [sp, #28]
 8009f7a:	4621      	mov	r1, r4
 8009f7c:	3b01      	subs	r3, #1
 8009f7e:	4648      	mov	r0, r9
 8009f80:	9302      	str	r3, [sp, #8]
 8009f82:	f7ff fab1 	bl	80094e8 <quorem>
 8009f86:	4639      	mov	r1, r7
 8009f88:	9008      	str	r0, [sp, #32]
 8009f8a:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009f8e:	4648      	mov	r0, r9
 8009f90:	f000 fb1a 	bl	800a5c8 <__mcmp>
 8009f94:	462a      	mov	r2, r5
 8009f96:	9009      	str	r0, [sp, #36]	@ 0x24
 8009f98:	4621      	mov	r1, r4
 8009f9a:	4658      	mov	r0, fp
 8009f9c:	f000 fb30 	bl	800a600 <__mdiff>
 8009fa0:	68c2      	ldr	r2, [r0, #12]
 8009fa2:	4606      	mov	r6, r0
 8009fa4:	bb02      	cbnz	r2, 8009fe8 <_dtoa_r+0x9f0>
 8009fa6:	4601      	mov	r1, r0
 8009fa8:	4648      	mov	r0, r9
 8009faa:	f000 fb0d 	bl	800a5c8 <__mcmp>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	4631      	mov	r1, r6
 8009fb2:	4658      	mov	r0, fp
 8009fb4:	920c      	str	r2, [sp, #48]	@ 0x30
 8009fb6:	f000 f902 	bl	800a1be <_Bfree>
 8009fba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009fbc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009fbe:	9e07      	ldr	r6, [sp, #28]
 8009fc0:	ea43 0102 	orr.w	r1, r3, r2
 8009fc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fc6:	4319      	orrs	r1, r3
 8009fc8:	d110      	bne.n	8009fec <_dtoa_r+0x9f4>
 8009fca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009fce:	d029      	beq.n	800a024 <_dtoa_r+0xa2c>
 8009fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	dd02      	ble.n	8009fdc <_dtoa_r+0x9e4>
 8009fd6:	9b08      	ldr	r3, [sp, #32]
 8009fd8:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009fdc:	9b02      	ldr	r3, [sp, #8]
 8009fde:	f883 8000 	strb.w	r8, [r3]
 8009fe2:	e63c      	b.n	8009c5e <_dtoa_r+0x666>
 8009fe4:	4628      	mov	r0, r5
 8009fe6:	e7bb      	b.n	8009f60 <_dtoa_r+0x968>
 8009fe8:	2201      	movs	r2, #1
 8009fea:	e7e1      	b.n	8009fb0 <_dtoa_r+0x9b8>
 8009fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	db04      	blt.n	8009ffc <_dtoa_r+0xa04>
 8009ff2:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8009ff4:	430b      	orrs	r3, r1
 8009ff6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ff8:	430b      	orrs	r3, r1
 8009ffa:	d120      	bne.n	800a03e <_dtoa_r+0xa46>
 8009ffc:	2a00      	cmp	r2, #0
 8009ffe:	dded      	ble.n	8009fdc <_dtoa_r+0x9e4>
 800a000:	4649      	mov	r1, r9
 800a002:	2201      	movs	r2, #1
 800a004:	4658      	mov	r0, fp
 800a006:	f000 fa73 	bl	800a4f0 <__lshift>
 800a00a:	4621      	mov	r1, r4
 800a00c:	4681      	mov	r9, r0
 800a00e:	f000 fadb 	bl	800a5c8 <__mcmp>
 800a012:	2800      	cmp	r0, #0
 800a014:	dc03      	bgt.n	800a01e <_dtoa_r+0xa26>
 800a016:	d1e1      	bne.n	8009fdc <_dtoa_r+0x9e4>
 800a018:	f018 0f01 	tst.w	r8, #1
 800a01c:	d0de      	beq.n	8009fdc <_dtoa_r+0x9e4>
 800a01e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a022:	d1d8      	bne.n	8009fd6 <_dtoa_r+0x9de>
 800a024:	2339      	movs	r3, #57	@ 0x39
 800a026:	9a02      	ldr	r2, [sp, #8]
 800a028:	7013      	strb	r3, [r2, #0]
 800a02a:	4633      	mov	r3, r6
 800a02c:	461e      	mov	r6, r3
 800a02e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a032:	3b01      	subs	r3, #1
 800a034:	2a39      	cmp	r2, #57	@ 0x39
 800a036:	d052      	beq.n	800a0de <_dtoa_r+0xae6>
 800a038:	3201      	adds	r2, #1
 800a03a:	701a      	strb	r2, [r3, #0]
 800a03c:	e60f      	b.n	8009c5e <_dtoa_r+0x666>
 800a03e:	2a00      	cmp	r2, #0
 800a040:	dd07      	ble.n	800a052 <_dtoa_r+0xa5a>
 800a042:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a046:	d0ed      	beq.n	800a024 <_dtoa_r+0xa2c>
 800a048:	9a02      	ldr	r2, [sp, #8]
 800a04a:	f108 0301 	add.w	r3, r8, #1
 800a04e:	7013      	strb	r3, [r2, #0]
 800a050:	e605      	b.n	8009c5e <_dtoa_r+0x666>
 800a052:	9b07      	ldr	r3, [sp, #28]
 800a054:	9a07      	ldr	r2, [sp, #28]
 800a056:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a05a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d028      	beq.n	800a0b2 <_dtoa_r+0xaba>
 800a060:	4649      	mov	r1, r9
 800a062:	2300      	movs	r3, #0
 800a064:	220a      	movs	r2, #10
 800a066:	4658      	mov	r0, fp
 800a068:	f000 f8b2 	bl	800a1d0 <__multadd>
 800a06c:	42af      	cmp	r7, r5
 800a06e:	4681      	mov	r9, r0
 800a070:	f04f 0300 	mov.w	r3, #0
 800a074:	f04f 020a 	mov.w	r2, #10
 800a078:	4639      	mov	r1, r7
 800a07a:	4658      	mov	r0, fp
 800a07c:	d107      	bne.n	800a08e <_dtoa_r+0xa96>
 800a07e:	f000 f8a7 	bl	800a1d0 <__multadd>
 800a082:	4607      	mov	r7, r0
 800a084:	4605      	mov	r5, r0
 800a086:	9b07      	ldr	r3, [sp, #28]
 800a088:	3301      	adds	r3, #1
 800a08a:	9307      	str	r3, [sp, #28]
 800a08c:	e774      	b.n	8009f78 <_dtoa_r+0x980>
 800a08e:	f000 f89f 	bl	800a1d0 <__multadd>
 800a092:	4629      	mov	r1, r5
 800a094:	4607      	mov	r7, r0
 800a096:	2300      	movs	r3, #0
 800a098:	220a      	movs	r2, #10
 800a09a:	4658      	mov	r0, fp
 800a09c:	f000 f898 	bl	800a1d0 <__multadd>
 800a0a0:	4605      	mov	r5, r0
 800a0a2:	e7f0      	b.n	800a086 <_dtoa_r+0xa8e>
 800a0a4:	9b08      	ldr	r3, [sp, #32]
 800a0a6:	2700      	movs	r7, #0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	bfcc      	ite	gt
 800a0ac:	461e      	movgt	r6, r3
 800a0ae:	2601      	movle	r6, #1
 800a0b0:	4456      	add	r6, sl
 800a0b2:	4649      	mov	r1, r9
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	4658      	mov	r0, fp
 800a0b8:	f000 fa1a 	bl	800a4f0 <__lshift>
 800a0bc:	4621      	mov	r1, r4
 800a0be:	4681      	mov	r9, r0
 800a0c0:	f000 fa82 	bl	800a5c8 <__mcmp>
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	dcb0      	bgt.n	800a02a <_dtoa_r+0xa32>
 800a0c8:	d102      	bne.n	800a0d0 <_dtoa_r+0xad8>
 800a0ca:	f018 0f01 	tst.w	r8, #1
 800a0ce:	d1ac      	bne.n	800a02a <_dtoa_r+0xa32>
 800a0d0:	4633      	mov	r3, r6
 800a0d2:	461e      	mov	r6, r3
 800a0d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0d8:	2a30      	cmp	r2, #48	@ 0x30
 800a0da:	d0fa      	beq.n	800a0d2 <_dtoa_r+0xada>
 800a0dc:	e5bf      	b.n	8009c5e <_dtoa_r+0x666>
 800a0de:	459a      	cmp	sl, r3
 800a0e0:	d1a4      	bne.n	800a02c <_dtoa_r+0xa34>
 800a0e2:	9b04      	ldr	r3, [sp, #16]
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	9304      	str	r3, [sp, #16]
 800a0e8:	2331      	movs	r3, #49	@ 0x31
 800a0ea:	f88a 3000 	strb.w	r3, [sl]
 800a0ee:	e5b6      	b.n	8009c5e <_dtoa_r+0x666>
 800a0f0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a0f2:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a14c <_dtoa_r+0xb54>
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	f43f aab5 	beq.w	8009666 <_dtoa_r+0x6e>
 800a0fc:	f10a 0308 	add.w	r3, sl, #8
 800a100:	f7ff baaf 	b.w	8009662 <_dtoa_r+0x6a>
 800a104:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a106:	2b01      	cmp	r3, #1
 800a108:	f77f ae40 	ble.w	8009d8c <_dtoa_r+0x794>
 800a10c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a10e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a110:	2001      	movs	r0, #1
 800a112:	e65e      	b.n	8009dd2 <_dtoa_r+0x7da>
 800a114:	9b08      	ldr	r3, [sp, #32]
 800a116:	2b00      	cmp	r3, #0
 800a118:	f77f aed9 	ble.w	8009ece <_dtoa_r+0x8d6>
 800a11c:	4656      	mov	r6, sl
 800a11e:	4621      	mov	r1, r4
 800a120:	4648      	mov	r0, r9
 800a122:	f7ff f9e1 	bl	80094e8 <quorem>
 800a126:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a12a:	9b08      	ldr	r3, [sp, #32]
 800a12c:	f806 8b01 	strb.w	r8, [r6], #1
 800a130:	eba6 020a 	sub.w	r2, r6, sl
 800a134:	4293      	cmp	r3, r2
 800a136:	ddb5      	ble.n	800a0a4 <_dtoa_r+0xaac>
 800a138:	4649      	mov	r1, r9
 800a13a:	2300      	movs	r3, #0
 800a13c:	220a      	movs	r2, #10
 800a13e:	4658      	mov	r0, fp
 800a140:	f000 f846 	bl	800a1d0 <__multadd>
 800a144:	4681      	mov	r9, r0
 800a146:	e7ea      	b.n	800a11e <_dtoa_r+0xb26>
 800a148:	0800b627 	.word	0x0800b627
 800a14c:	0800b61a 	.word	0x0800b61a

0800a150 <__ascii_mbtowc>:
 800a150:	b082      	sub	sp, #8
 800a152:	b901      	cbnz	r1, 800a156 <__ascii_mbtowc+0x6>
 800a154:	a901      	add	r1, sp, #4
 800a156:	b142      	cbz	r2, 800a16a <__ascii_mbtowc+0x1a>
 800a158:	b14b      	cbz	r3, 800a16e <__ascii_mbtowc+0x1e>
 800a15a:	7813      	ldrb	r3, [r2, #0]
 800a15c:	600b      	str	r3, [r1, #0]
 800a15e:	7812      	ldrb	r2, [r2, #0]
 800a160:	1e10      	subs	r0, r2, #0
 800a162:	bf18      	it	ne
 800a164:	2001      	movne	r0, #1
 800a166:	b002      	add	sp, #8
 800a168:	4770      	bx	lr
 800a16a:	4610      	mov	r0, r2
 800a16c:	e7fb      	b.n	800a166 <__ascii_mbtowc+0x16>
 800a16e:	f06f 0001 	mvn.w	r0, #1
 800a172:	e7f8      	b.n	800a166 <__ascii_mbtowc+0x16>

0800a174 <_Balloc>:
 800a174:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800a176:	b570      	push	{r4, r5, r6, lr}
 800a178:	4605      	mov	r5, r0
 800a17a:	460c      	mov	r4, r1
 800a17c:	b17b      	cbz	r3, 800a19e <_Balloc+0x2a>
 800a17e:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800a180:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a184:	b9a0      	cbnz	r0, 800a1b0 <_Balloc+0x3c>
 800a186:	2101      	movs	r1, #1
 800a188:	fa01 f604 	lsl.w	r6, r1, r4
 800a18c:	1d72      	adds	r2, r6, #5
 800a18e:	4628      	mov	r0, r5
 800a190:	0092      	lsls	r2, r2, #2
 800a192:	f000 fd8d 	bl	800acb0 <_calloc_r>
 800a196:	b148      	cbz	r0, 800a1ac <_Balloc+0x38>
 800a198:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800a19c:	e00b      	b.n	800a1b6 <_Balloc+0x42>
 800a19e:	2221      	movs	r2, #33	@ 0x21
 800a1a0:	2104      	movs	r1, #4
 800a1a2:	f000 fd85 	bl	800acb0 <_calloc_r>
 800a1a6:	6468      	str	r0, [r5, #68]	@ 0x44
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	d1e8      	bne.n	800a17e <_Balloc+0xa>
 800a1ac:	2000      	movs	r0, #0
 800a1ae:	bd70      	pop	{r4, r5, r6, pc}
 800a1b0:	6802      	ldr	r2, [r0, #0]
 800a1b2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a1bc:	e7f7      	b.n	800a1ae <_Balloc+0x3a>

0800a1be <_Bfree>:
 800a1be:	b131      	cbz	r1, 800a1ce <_Bfree+0x10>
 800a1c0:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800a1c2:	684a      	ldr	r2, [r1, #4]
 800a1c4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a1c8:	6008      	str	r0, [r1, #0]
 800a1ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a1ce:	4770      	bx	lr

0800a1d0 <__multadd>:
 800a1d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1d4:	4607      	mov	r7, r0
 800a1d6:	460c      	mov	r4, r1
 800a1d8:	461e      	mov	r6, r3
 800a1da:	2000      	movs	r0, #0
 800a1dc:	690d      	ldr	r5, [r1, #16]
 800a1de:	f101 0c14 	add.w	ip, r1, #20
 800a1e2:	f8dc 3000 	ldr.w	r3, [ip]
 800a1e6:	3001      	adds	r0, #1
 800a1e8:	b299      	uxth	r1, r3
 800a1ea:	fb02 6101 	mla	r1, r2, r1, r6
 800a1ee:	0c1e      	lsrs	r6, r3, #16
 800a1f0:	0c0b      	lsrs	r3, r1, #16
 800a1f2:	fb02 3306 	mla	r3, r2, r6, r3
 800a1f6:	b289      	uxth	r1, r1
 800a1f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a1fc:	4285      	cmp	r5, r0
 800a1fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a202:	f84c 1b04 	str.w	r1, [ip], #4
 800a206:	dcec      	bgt.n	800a1e2 <__multadd+0x12>
 800a208:	b30e      	cbz	r6, 800a24e <__multadd+0x7e>
 800a20a:	68a3      	ldr	r3, [r4, #8]
 800a20c:	42ab      	cmp	r3, r5
 800a20e:	dc19      	bgt.n	800a244 <__multadd+0x74>
 800a210:	6861      	ldr	r1, [r4, #4]
 800a212:	4638      	mov	r0, r7
 800a214:	3101      	adds	r1, #1
 800a216:	f7ff ffad 	bl	800a174 <_Balloc>
 800a21a:	4680      	mov	r8, r0
 800a21c:	b928      	cbnz	r0, 800a22a <__multadd+0x5a>
 800a21e:	4602      	mov	r2, r0
 800a220:	21ba      	movs	r1, #186	@ 0xba
 800a222:	4b0c      	ldr	r3, [pc, #48]	@ (800a254 <__multadd+0x84>)
 800a224:	480c      	ldr	r0, [pc, #48]	@ (800a258 <__multadd+0x88>)
 800a226:	f000 fd25 	bl	800ac74 <__assert_func>
 800a22a:	6922      	ldr	r2, [r4, #16]
 800a22c:	f104 010c 	add.w	r1, r4, #12
 800a230:	3202      	adds	r2, #2
 800a232:	0092      	lsls	r2, r2, #2
 800a234:	300c      	adds	r0, #12
 800a236:	f7ff f8d5 	bl	80093e4 <memcpy>
 800a23a:	4621      	mov	r1, r4
 800a23c:	4638      	mov	r0, r7
 800a23e:	f7ff ffbe 	bl	800a1be <_Bfree>
 800a242:	4644      	mov	r4, r8
 800a244:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a248:	3501      	adds	r5, #1
 800a24a:	615e      	str	r6, [r3, #20]
 800a24c:	6125      	str	r5, [r4, #16]
 800a24e:	4620      	mov	r0, r4
 800a250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a254:	0800b627 	.word	0x0800b627
 800a258:	0800b690 	.word	0x0800b690

0800a25c <__hi0bits>:
 800a25c:	4603      	mov	r3, r0
 800a25e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a262:	bf3a      	itte	cc
 800a264:	0403      	lslcc	r3, r0, #16
 800a266:	2010      	movcc	r0, #16
 800a268:	2000      	movcs	r0, #0
 800a26a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a26e:	bf3c      	itt	cc
 800a270:	021b      	lslcc	r3, r3, #8
 800a272:	3008      	addcc	r0, #8
 800a274:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a278:	bf3c      	itt	cc
 800a27a:	011b      	lslcc	r3, r3, #4
 800a27c:	3004      	addcc	r0, #4
 800a27e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a282:	bf3c      	itt	cc
 800a284:	009b      	lslcc	r3, r3, #2
 800a286:	3002      	addcc	r0, #2
 800a288:	2b00      	cmp	r3, #0
 800a28a:	db05      	blt.n	800a298 <__hi0bits+0x3c>
 800a28c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a290:	f100 0001 	add.w	r0, r0, #1
 800a294:	bf08      	it	eq
 800a296:	2020      	moveq	r0, #32
 800a298:	4770      	bx	lr

0800a29a <__lo0bits>:
 800a29a:	6803      	ldr	r3, [r0, #0]
 800a29c:	4602      	mov	r2, r0
 800a29e:	f013 0007 	ands.w	r0, r3, #7
 800a2a2:	d00b      	beq.n	800a2bc <__lo0bits+0x22>
 800a2a4:	07d9      	lsls	r1, r3, #31
 800a2a6:	d421      	bmi.n	800a2ec <__lo0bits+0x52>
 800a2a8:	0798      	lsls	r0, r3, #30
 800a2aa:	bf49      	itett	mi
 800a2ac:	085b      	lsrmi	r3, r3, #1
 800a2ae:	089b      	lsrpl	r3, r3, #2
 800a2b0:	2001      	movmi	r0, #1
 800a2b2:	6013      	strmi	r3, [r2, #0]
 800a2b4:	bf5c      	itt	pl
 800a2b6:	2002      	movpl	r0, #2
 800a2b8:	6013      	strpl	r3, [r2, #0]
 800a2ba:	4770      	bx	lr
 800a2bc:	b299      	uxth	r1, r3
 800a2be:	b909      	cbnz	r1, 800a2c4 <__lo0bits+0x2a>
 800a2c0:	2010      	movs	r0, #16
 800a2c2:	0c1b      	lsrs	r3, r3, #16
 800a2c4:	b2d9      	uxtb	r1, r3
 800a2c6:	b909      	cbnz	r1, 800a2cc <__lo0bits+0x32>
 800a2c8:	3008      	adds	r0, #8
 800a2ca:	0a1b      	lsrs	r3, r3, #8
 800a2cc:	0719      	lsls	r1, r3, #28
 800a2ce:	bf04      	itt	eq
 800a2d0:	091b      	lsreq	r3, r3, #4
 800a2d2:	3004      	addeq	r0, #4
 800a2d4:	0799      	lsls	r1, r3, #30
 800a2d6:	bf04      	itt	eq
 800a2d8:	089b      	lsreq	r3, r3, #2
 800a2da:	3002      	addeq	r0, #2
 800a2dc:	07d9      	lsls	r1, r3, #31
 800a2de:	d403      	bmi.n	800a2e8 <__lo0bits+0x4e>
 800a2e0:	085b      	lsrs	r3, r3, #1
 800a2e2:	f100 0001 	add.w	r0, r0, #1
 800a2e6:	d003      	beq.n	800a2f0 <__lo0bits+0x56>
 800a2e8:	6013      	str	r3, [r2, #0]
 800a2ea:	4770      	bx	lr
 800a2ec:	2000      	movs	r0, #0
 800a2ee:	4770      	bx	lr
 800a2f0:	2020      	movs	r0, #32
 800a2f2:	4770      	bx	lr

0800a2f4 <__i2b>:
 800a2f4:	b510      	push	{r4, lr}
 800a2f6:	460c      	mov	r4, r1
 800a2f8:	2101      	movs	r1, #1
 800a2fa:	f7ff ff3b 	bl	800a174 <_Balloc>
 800a2fe:	4602      	mov	r2, r0
 800a300:	b928      	cbnz	r0, 800a30e <__i2b+0x1a>
 800a302:	f240 1145 	movw	r1, #325	@ 0x145
 800a306:	4b04      	ldr	r3, [pc, #16]	@ (800a318 <__i2b+0x24>)
 800a308:	4804      	ldr	r0, [pc, #16]	@ (800a31c <__i2b+0x28>)
 800a30a:	f000 fcb3 	bl	800ac74 <__assert_func>
 800a30e:	2301      	movs	r3, #1
 800a310:	6144      	str	r4, [r0, #20]
 800a312:	6103      	str	r3, [r0, #16]
 800a314:	bd10      	pop	{r4, pc}
 800a316:	bf00      	nop
 800a318:	0800b627 	.word	0x0800b627
 800a31c:	0800b690 	.word	0x0800b690

0800a320 <__multiply>:
 800a320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a324:	4614      	mov	r4, r2
 800a326:	690a      	ldr	r2, [r1, #16]
 800a328:	6923      	ldr	r3, [r4, #16]
 800a32a:	460f      	mov	r7, r1
 800a32c:	429a      	cmp	r2, r3
 800a32e:	bfa2      	ittt	ge
 800a330:	4623      	movge	r3, r4
 800a332:	460c      	movge	r4, r1
 800a334:	461f      	movge	r7, r3
 800a336:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a33a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a33e:	68a3      	ldr	r3, [r4, #8]
 800a340:	6861      	ldr	r1, [r4, #4]
 800a342:	eb0a 0609 	add.w	r6, sl, r9
 800a346:	42b3      	cmp	r3, r6
 800a348:	b085      	sub	sp, #20
 800a34a:	bfb8      	it	lt
 800a34c:	3101      	addlt	r1, #1
 800a34e:	f7ff ff11 	bl	800a174 <_Balloc>
 800a352:	b930      	cbnz	r0, 800a362 <__multiply+0x42>
 800a354:	4602      	mov	r2, r0
 800a356:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a35a:	4b43      	ldr	r3, [pc, #268]	@ (800a468 <__multiply+0x148>)
 800a35c:	4843      	ldr	r0, [pc, #268]	@ (800a46c <__multiply+0x14c>)
 800a35e:	f000 fc89 	bl	800ac74 <__assert_func>
 800a362:	f100 0514 	add.w	r5, r0, #20
 800a366:	462b      	mov	r3, r5
 800a368:	2200      	movs	r2, #0
 800a36a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a36e:	4543      	cmp	r3, r8
 800a370:	d321      	bcc.n	800a3b6 <__multiply+0x96>
 800a372:	f107 0114 	add.w	r1, r7, #20
 800a376:	f104 0214 	add.w	r2, r4, #20
 800a37a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a37e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a382:	9302      	str	r3, [sp, #8]
 800a384:	1b13      	subs	r3, r2, r4
 800a386:	3b15      	subs	r3, #21
 800a388:	f023 0303 	bic.w	r3, r3, #3
 800a38c:	3304      	adds	r3, #4
 800a38e:	f104 0715 	add.w	r7, r4, #21
 800a392:	42ba      	cmp	r2, r7
 800a394:	bf38      	it	cc
 800a396:	2304      	movcc	r3, #4
 800a398:	9301      	str	r3, [sp, #4]
 800a39a:	9b02      	ldr	r3, [sp, #8]
 800a39c:	9103      	str	r1, [sp, #12]
 800a39e:	428b      	cmp	r3, r1
 800a3a0:	d80c      	bhi.n	800a3bc <__multiply+0x9c>
 800a3a2:	2e00      	cmp	r6, #0
 800a3a4:	dd03      	ble.n	800a3ae <__multiply+0x8e>
 800a3a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d05a      	beq.n	800a464 <__multiply+0x144>
 800a3ae:	6106      	str	r6, [r0, #16]
 800a3b0:	b005      	add	sp, #20
 800a3b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3b6:	f843 2b04 	str.w	r2, [r3], #4
 800a3ba:	e7d8      	b.n	800a36e <__multiply+0x4e>
 800a3bc:	f8b1 a000 	ldrh.w	sl, [r1]
 800a3c0:	f1ba 0f00 	cmp.w	sl, #0
 800a3c4:	d023      	beq.n	800a40e <__multiply+0xee>
 800a3c6:	46a9      	mov	r9, r5
 800a3c8:	f04f 0c00 	mov.w	ip, #0
 800a3cc:	f104 0e14 	add.w	lr, r4, #20
 800a3d0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a3d4:	f8d9 3000 	ldr.w	r3, [r9]
 800a3d8:	fa1f fb87 	uxth.w	fp, r7
 800a3dc:	b29b      	uxth	r3, r3
 800a3de:	fb0a 330b 	mla	r3, sl, fp, r3
 800a3e2:	4463      	add	r3, ip
 800a3e4:	f8d9 c000 	ldr.w	ip, [r9]
 800a3e8:	0c3f      	lsrs	r7, r7, #16
 800a3ea:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a3ee:	fb0a c707 	mla	r7, sl, r7, ip
 800a3f2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a3f6:	b29b      	uxth	r3, r3
 800a3f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a3fc:	4572      	cmp	r2, lr
 800a3fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a402:	f849 3b04 	str.w	r3, [r9], #4
 800a406:	d8e3      	bhi.n	800a3d0 <__multiply+0xb0>
 800a408:	9b01      	ldr	r3, [sp, #4]
 800a40a:	f845 c003 	str.w	ip, [r5, r3]
 800a40e:	9b03      	ldr	r3, [sp, #12]
 800a410:	3104      	adds	r1, #4
 800a412:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a416:	f1b9 0f00 	cmp.w	r9, #0
 800a41a:	d021      	beq.n	800a460 <__multiply+0x140>
 800a41c:	46ae      	mov	lr, r5
 800a41e:	f04f 0a00 	mov.w	sl, #0
 800a422:	682b      	ldr	r3, [r5, #0]
 800a424:	f104 0c14 	add.w	ip, r4, #20
 800a428:	f8bc b000 	ldrh.w	fp, [ip]
 800a42c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a430:	b29b      	uxth	r3, r3
 800a432:	fb09 770b 	mla	r7, r9, fp, r7
 800a436:	4457      	add	r7, sl
 800a438:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a43c:	f84e 3b04 	str.w	r3, [lr], #4
 800a440:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a444:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a448:	f8be 3000 	ldrh.w	r3, [lr]
 800a44c:	4562      	cmp	r2, ip
 800a44e:	fb09 330a 	mla	r3, r9, sl, r3
 800a452:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a456:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a45a:	d8e5      	bhi.n	800a428 <__multiply+0x108>
 800a45c:	9f01      	ldr	r7, [sp, #4]
 800a45e:	51eb      	str	r3, [r5, r7]
 800a460:	3504      	adds	r5, #4
 800a462:	e79a      	b.n	800a39a <__multiply+0x7a>
 800a464:	3e01      	subs	r6, #1
 800a466:	e79c      	b.n	800a3a2 <__multiply+0x82>
 800a468:	0800b627 	.word	0x0800b627
 800a46c:	0800b690 	.word	0x0800b690

0800a470 <__pow5mult>:
 800a470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a474:	4615      	mov	r5, r2
 800a476:	f012 0203 	ands.w	r2, r2, #3
 800a47a:	4607      	mov	r7, r0
 800a47c:	460e      	mov	r6, r1
 800a47e:	d007      	beq.n	800a490 <__pow5mult+0x20>
 800a480:	4c1a      	ldr	r4, [pc, #104]	@ (800a4ec <__pow5mult+0x7c>)
 800a482:	3a01      	subs	r2, #1
 800a484:	2300      	movs	r3, #0
 800a486:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a48a:	f7ff fea1 	bl	800a1d0 <__multadd>
 800a48e:	4606      	mov	r6, r0
 800a490:	10ad      	asrs	r5, r5, #2
 800a492:	d027      	beq.n	800a4e4 <__pow5mult+0x74>
 800a494:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800a496:	b944      	cbnz	r4, 800a4aa <__pow5mult+0x3a>
 800a498:	f240 2171 	movw	r1, #625	@ 0x271
 800a49c:	4638      	mov	r0, r7
 800a49e:	f7ff ff29 	bl	800a2f4 <__i2b>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	4604      	mov	r4, r0
 800a4a6:	6438      	str	r0, [r7, #64]	@ 0x40
 800a4a8:	6003      	str	r3, [r0, #0]
 800a4aa:	f04f 0900 	mov.w	r9, #0
 800a4ae:	07eb      	lsls	r3, r5, #31
 800a4b0:	d50a      	bpl.n	800a4c8 <__pow5mult+0x58>
 800a4b2:	4631      	mov	r1, r6
 800a4b4:	4622      	mov	r2, r4
 800a4b6:	4638      	mov	r0, r7
 800a4b8:	f7ff ff32 	bl	800a320 <__multiply>
 800a4bc:	4680      	mov	r8, r0
 800a4be:	4631      	mov	r1, r6
 800a4c0:	4638      	mov	r0, r7
 800a4c2:	f7ff fe7c 	bl	800a1be <_Bfree>
 800a4c6:	4646      	mov	r6, r8
 800a4c8:	106d      	asrs	r5, r5, #1
 800a4ca:	d00b      	beq.n	800a4e4 <__pow5mult+0x74>
 800a4cc:	6820      	ldr	r0, [r4, #0]
 800a4ce:	b938      	cbnz	r0, 800a4e0 <__pow5mult+0x70>
 800a4d0:	4622      	mov	r2, r4
 800a4d2:	4621      	mov	r1, r4
 800a4d4:	4638      	mov	r0, r7
 800a4d6:	f7ff ff23 	bl	800a320 <__multiply>
 800a4da:	6020      	str	r0, [r4, #0]
 800a4dc:	f8c0 9000 	str.w	r9, [r0]
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	e7e4      	b.n	800a4ae <__pow5mult+0x3e>
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ea:	bf00      	nop
 800a4ec:	0800b6ec 	.word	0x0800b6ec

0800a4f0 <__lshift>:
 800a4f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4f4:	460c      	mov	r4, r1
 800a4f6:	4607      	mov	r7, r0
 800a4f8:	4691      	mov	r9, r2
 800a4fa:	6923      	ldr	r3, [r4, #16]
 800a4fc:	6849      	ldr	r1, [r1, #4]
 800a4fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a502:	68a3      	ldr	r3, [r4, #8]
 800a504:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a508:	f108 0601 	add.w	r6, r8, #1
 800a50c:	42b3      	cmp	r3, r6
 800a50e:	db0b      	blt.n	800a528 <__lshift+0x38>
 800a510:	4638      	mov	r0, r7
 800a512:	f7ff fe2f 	bl	800a174 <_Balloc>
 800a516:	4605      	mov	r5, r0
 800a518:	b948      	cbnz	r0, 800a52e <__lshift+0x3e>
 800a51a:	4602      	mov	r2, r0
 800a51c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a520:	4b27      	ldr	r3, [pc, #156]	@ (800a5c0 <__lshift+0xd0>)
 800a522:	4828      	ldr	r0, [pc, #160]	@ (800a5c4 <__lshift+0xd4>)
 800a524:	f000 fba6 	bl	800ac74 <__assert_func>
 800a528:	3101      	adds	r1, #1
 800a52a:	005b      	lsls	r3, r3, #1
 800a52c:	e7ee      	b.n	800a50c <__lshift+0x1c>
 800a52e:	2300      	movs	r3, #0
 800a530:	f100 0114 	add.w	r1, r0, #20
 800a534:	f100 0210 	add.w	r2, r0, #16
 800a538:	4618      	mov	r0, r3
 800a53a:	4553      	cmp	r3, sl
 800a53c:	db33      	blt.n	800a5a6 <__lshift+0xb6>
 800a53e:	6920      	ldr	r0, [r4, #16]
 800a540:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a544:	f104 0314 	add.w	r3, r4, #20
 800a548:	f019 091f 	ands.w	r9, r9, #31
 800a54c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a550:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a554:	d02b      	beq.n	800a5ae <__lshift+0xbe>
 800a556:	468a      	mov	sl, r1
 800a558:	2200      	movs	r2, #0
 800a55a:	f1c9 0e20 	rsb	lr, r9, #32
 800a55e:	6818      	ldr	r0, [r3, #0]
 800a560:	fa00 f009 	lsl.w	r0, r0, r9
 800a564:	4310      	orrs	r0, r2
 800a566:	f84a 0b04 	str.w	r0, [sl], #4
 800a56a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a56e:	459c      	cmp	ip, r3
 800a570:	fa22 f20e 	lsr.w	r2, r2, lr
 800a574:	d8f3      	bhi.n	800a55e <__lshift+0x6e>
 800a576:	ebac 0304 	sub.w	r3, ip, r4
 800a57a:	3b15      	subs	r3, #21
 800a57c:	f023 0303 	bic.w	r3, r3, #3
 800a580:	3304      	adds	r3, #4
 800a582:	f104 0015 	add.w	r0, r4, #21
 800a586:	4584      	cmp	ip, r0
 800a588:	bf38      	it	cc
 800a58a:	2304      	movcc	r3, #4
 800a58c:	50ca      	str	r2, [r1, r3]
 800a58e:	b10a      	cbz	r2, 800a594 <__lshift+0xa4>
 800a590:	f108 0602 	add.w	r6, r8, #2
 800a594:	3e01      	subs	r6, #1
 800a596:	4638      	mov	r0, r7
 800a598:	4621      	mov	r1, r4
 800a59a:	612e      	str	r6, [r5, #16]
 800a59c:	f7ff fe0f 	bl	800a1be <_Bfree>
 800a5a0:	4628      	mov	r0, r5
 800a5a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5a6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	e7c5      	b.n	800a53a <__lshift+0x4a>
 800a5ae:	3904      	subs	r1, #4
 800a5b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5b4:	459c      	cmp	ip, r3
 800a5b6:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5ba:	d8f9      	bhi.n	800a5b0 <__lshift+0xc0>
 800a5bc:	e7ea      	b.n	800a594 <__lshift+0xa4>
 800a5be:	bf00      	nop
 800a5c0:	0800b627 	.word	0x0800b627
 800a5c4:	0800b690 	.word	0x0800b690

0800a5c8 <__mcmp>:
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	690a      	ldr	r2, [r1, #16]
 800a5cc:	6900      	ldr	r0, [r0, #16]
 800a5ce:	b530      	push	{r4, r5, lr}
 800a5d0:	1a80      	subs	r0, r0, r2
 800a5d2:	d10e      	bne.n	800a5f2 <__mcmp+0x2a>
 800a5d4:	3314      	adds	r3, #20
 800a5d6:	3114      	adds	r1, #20
 800a5d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a5dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a5e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a5e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a5e8:	4295      	cmp	r5, r2
 800a5ea:	d003      	beq.n	800a5f4 <__mcmp+0x2c>
 800a5ec:	d205      	bcs.n	800a5fa <__mcmp+0x32>
 800a5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a5f2:	bd30      	pop	{r4, r5, pc}
 800a5f4:	42a3      	cmp	r3, r4
 800a5f6:	d3f3      	bcc.n	800a5e0 <__mcmp+0x18>
 800a5f8:	e7fb      	b.n	800a5f2 <__mcmp+0x2a>
 800a5fa:	2001      	movs	r0, #1
 800a5fc:	e7f9      	b.n	800a5f2 <__mcmp+0x2a>
	...

0800a600 <__mdiff>:
 800a600:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a604:	4689      	mov	r9, r1
 800a606:	4606      	mov	r6, r0
 800a608:	4611      	mov	r1, r2
 800a60a:	4648      	mov	r0, r9
 800a60c:	4614      	mov	r4, r2
 800a60e:	f7ff ffdb 	bl	800a5c8 <__mcmp>
 800a612:	1e05      	subs	r5, r0, #0
 800a614:	d112      	bne.n	800a63c <__mdiff+0x3c>
 800a616:	4629      	mov	r1, r5
 800a618:	4630      	mov	r0, r6
 800a61a:	f7ff fdab 	bl	800a174 <_Balloc>
 800a61e:	4602      	mov	r2, r0
 800a620:	b928      	cbnz	r0, 800a62e <__mdiff+0x2e>
 800a622:	f240 2137 	movw	r1, #567	@ 0x237
 800a626:	4b3e      	ldr	r3, [pc, #248]	@ (800a720 <__mdiff+0x120>)
 800a628:	483e      	ldr	r0, [pc, #248]	@ (800a724 <__mdiff+0x124>)
 800a62a:	f000 fb23 	bl	800ac74 <__assert_func>
 800a62e:	2301      	movs	r3, #1
 800a630:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a634:	4610      	mov	r0, r2
 800a636:	b003      	add	sp, #12
 800a638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a63c:	bfbc      	itt	lt
 800a63e:	464b      	movlt	r3, r9
 800a640:	46a1      	movlt	r9, r4
 800a642:	4630      	mov	r0, r6
 800a644:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a648:	bfba      	itte	lt
 800a64a:	461c      	movlt	r4, r3
 800a64c:	2501      	movlt	r5, #1
 800a64e:	2500      	movge	r5, #0
 800a650:	f7ff fd90 	bl	800a174 <_Balloc>
 800a654:	4602      	mov	r2, r0
 800a656:	b918      	cbnz	r0, 800a660 <__mdiff+0x60>
 800a658:	f240 2145 	movw	r1, #581	@ 0x245
 800a65c:	4b30      	ldr	r3, [pc, #192]	@ (800a720 <__mdiff+0x120>)
 800a65e:	e7e3      	b.n	800a628 <__mdiff+0x28>
 800a660:	f100 0b14 	add.w	fp, r0, #20
 800a664:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a668:	f109 0310 	add.w	r3, r9, #16
 800a66c:	60c5      	str	r5, [r0, #12]
 800a66e:	f04f 0c00 	mov.w	ip, #0
 800a672:	f109 0514 	add.w	r5, r9, #20
 800a676:	46d9      	mov	r9, fp
 800a678:	6926      	ldr	r6, [r4, #16]
 800a67a:	f104 0e14 	add.w	lr, r4, #20
 800a67e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a682:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a686:	9301      	str	r3, [sp, #4]
 800a688:	9b01      	ldr	r3, [sp, #4]
 800a68a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a68e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a692:	b281      	uxth	r1, r0
 800a694:	9301      	str	r3, [sp, #4]
 800a696:	fa1f f38a 	uxth.w	r3, sl
 800a69a:	1a5b      	subs	r3, r3, r1
 800a69c:	0c00      	lsrs	r0, r0, #16
 800a69e:	4463      	add	r3, ip
 800a6a0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a6a4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a6ae:	4576      	cmp	r6, lr
 800a6b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a6b4:	f849 3b04 	str.w	r3, [r9], #4
 800a6b8:	d8e6      	bhi.n	800a688 <__mdiff+0x88>
 800a6ba:	1b33      	subs	r3, r6, r4
 800a6bc:	3b15      	subs	r3, #21
 800a6be:	f023 0303 	bic.w	r3, r3, #3
 800a6c2:	3415      	adds	r4, #21
 800a6c4:	3304      	adds	r3, #4
 800a6c6:	42a6      	cmp	r6, r4
 800a6c8:	bf38      	it	cc
 800a6ca:	2304      	movcc	r3, #4
 800a6cc:	441d      	add	r5, r3
 800a6ce:	445b      	add	r3, fp
 800a6d0:	461e      	mov	r6, r3
 800a6d2:	462c      	mov	r4, r5
 800a6d4:	4544      	cmp	r4, r8
 800a6d6:	d30e      	bcc.n	800a6f6 <__mdiff+0xf6>
 800a6d8:	f108 0103 	add.w	r1, r8, #3
 800a6dc:	1b49      	subs	r1, r1, r5
 800a6de:	f021 0103 	bic.w	r1, r1, #3
 800a6e2:	3d03      	subs	r5, #3
 800a6e4:	45a8      	cmp	r8, r5
 800a6e6:	bf38      	it	cc
 800a6e8:	2100      	movcc	r1, #0
 800a6ea:	440b      	add	r3, r1
 800a6ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a6f0:	b199      	cbz	r1, 800a71a <__mdiff+0x11a>
 800a6f2:	6117      	str	r7, [r2, #16]
 800a6f4:	e79e      	b.n	800a634 <__mdiff+0x34>
 800a6f6:	46e6      	mov	lr, ip
 800a6f8:	f854 1b04 	ldr.w	r1, [r4], #4
 800a6fc:	fa1f fc81 	uxth.w	ip, r1
 800a700:	44f4      	add	ip, lr
 800a702:	0c08      	lsrs	r0, r1, #16
 800a704:	4471      	add	r1, lr
 800a706:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a70a:	b289      	uxth	r1, r1
 800a70c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a710:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a714:	f846 1b04 	str.w	r1, [r6], #4
 800a718:	e7dc      	b.n	800a6d4 <__mdiff+0xd4>
 800a71a:	3f01      	subs	r7, #1
 800a71c:	e7e6      	b.n	800a6ec <__mdiff+0xec>
 800a71e:	bf00      	nop
 800a720:	0800b627 	.word	0x0800b627
 800a724:	0800b690 	.word	0x0800b690

0800a728 <__d2b>:
 800a728:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a72c:	2101      	movs	r1, #1
 800a72e:	4690      	mov	r8, r2
 800a730:	4699      	mov	r9, r3
 800a732:	9e08      	ldr	r6, [sp, #32]
 800a734:	f7ff fd1e 	bl	800a174 <_Balloc>
 800a738:	4604      	mov	r4, r0
 800a73a:	b930      	cbnz	r0, 800a74a <__d2b+0x22>
 800a73c:	4602      	mov	r2, r0
 800a73e:	f240 310f 	movw	r1, #783	@ 0x30f
 800a742:	4b23      	ldr	r3, [pc, #140]	@ (800a7d0 <__d2b+0xa8>)
 800a744:	4823      	ldr	r0, [pc, #140]	@ (800a7d4 <__d2b+0xac>)
 800a746:	f000 fa95 	bl	800ac74 <__assert_func>
 800a74a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a74e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a752:	b10d      	cbz	r5, 800a758 <__d2b+0x30>
 800a754:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a758:	9301      	str	r3, [sp, #4]
 800a75a:	f1b8 0300 	subs.w	r3, r8, #0
 800a75e:	d024      	beq.n	800a7aa <__d2b+0x82>
 800a760:	4668      	mov	r0, sp
 800a762:	9300      	str	r3, [sp, #0]
 800a764:	f7ff fd99 	bl	800a29a <__lo0bits>
 800a768:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a76c:	b1d8      	cbz	r0, 800a7a6 <__d2b+0x7e>
 800a76e:	f1c0 0320 	rsb	r3, r0, #32
 800a772:	fa02 f303 	lsl.w	r3, r2, r3
 800a776:	430b      	orrs	r3, r1
 800a778:	40c2      	lsrs	r2, r0
 800a77a:	6163      	str	r3, [r4, #20]
 800a77c:	9201      	str	r2, [sp, #4]
 800a77e:	9b01      	ldr	r3, [sp, #4]
 800a780:	2b00      	cmp	r3, #0
 800a782:	bf0c      	ite	eq
 800a784:	2201      	moveq	r2, #1
 800a786:	2202      	movne	r2, #2
 800a788:	61a3      	str	r3, [r4, #24]
 800a78a:	6122      	str	r2, [r4, #16]
 800a78c:	b1ad      	cbz	r5, 800a7ba <__d2b+0x92>
 800a78e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a792:	4405      	add	r5, r0
 800a794:	6035      	str	r5, [r6, #0]
 800a796:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a79a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a79c:	6018      	str	r0, [r3, #0]
 800a79e:	4620      	mov	r0, r4
 800a7a0:	b002      	add	sp, #8
 800a7a2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a7a6:	6161      	str	r1, [r4, #20]
 800a7a8:	e7e9      	b.n	800a77e <__d2b+0x56>
 800a7aa:	a801      	add	r0, sp, #4
 800a7ac:	f7ff fd75 	bl	800a29a <__lo0bits>
 800a7b0:	9b01      	ldr	r3, [sp, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	6163      	str	r3, [r4, #20]
 800a7b6:	3020      	adds	r0, #32
 800a7b8:	e7e7      	b.n	800a78a <__d2b+0x62>
 800a7ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a7be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a7c2:	6030      	str	r0, [r6, #0]
 800a7c4:	6918      	ldr	r0, [r3, #16]
 800a7c6:	f7ff fd49 	bl	800a25c <__hi0bits>
 800a7ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a7ce:	e7e4      	b.n	800a79a <__d2b+0x72>
 800a7d0:	0800b627 	.word	0x0800b627
 800a7d4:	0800b690 	.word	0x0800b690

0800a7d8 <_realloc_r>:
 800a7d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7dc:	4682      	mov	sl, r0
 800a7de:	4693      	mov	fp, r2
 800a7e0:	460c      	mov	r4, r1
 800a7e2:	b929      	cbnz	r1, 800a7f0 <_realloc_r+0x18>
 800a7e4:	4611      	mov	r1, r2
 800a7e6:	b003      	add	sp, #12
 800a7e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ec:	f7fa ba72 	b.w	8004cd4 <_malloc_r>
 800a7f0:	f7fa fcaa 	bl	8005148 <__malloc_lock>
 800a7f4:	f10b 080b 	add.w	r8, fp, #11
 800a7f8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a7fc:	f1b8 0f16 	cmp.w	r8, #22
 800a800:	f1a4 0908 	sub.w	r9, r4, #8
 800a804:	f025 0603 	bic.w	r6, r5, #3
 800a808:	d908      	bls.n	800a81c <_realloc_r+0x44>
 800a80a:	f038 0807 	bics.w	r8, r8, #7
 800a80e:	d507      	bpl.n	800a820 <_realloc_r+0x48>
 800a810:	230c      	movs	r3, #12
 800a812:	f8ca 3000 	str.w	r3, [sl]
 800a816:	f04f 0b00 	mov.w	fp, #0
 800a81a:	e032      	b.n	800a882 <_realloc_r+0xaa>
 800a81c:	f04f 0810 	mov.w	r8, #16
 800a820:	45c3      	cmp	fp, r8
 800a822:	d8f5      	bhi.n	800a810 <_realloc_r+0x38>
 800a824:	4546      	cmp	r6, r8
 800a826:	f280 8179 	bge.w	800ab1c <_realloc_r+0x344>
 800a82a:	4ba0      	ldr	r3, [pc, #640]	@ (800aaac <_realloc_r+0x2d4>)
 800a82c:	eb09 0106 	add.w	r1, r9, r6
 800a830:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800a834:	6848      	ldr	r0, [r1, #4]
 800a836:	458c      	cmp	ip, r1
 800a838:	d005      	beq.n	800a846 <_realloc_r+0x6e>
 800a83a:	f020 0201 	bic.w	r2, r0, #1
 800a83e:	440a      	add	r2, r1
 800a840:	6852      	ldr	r2, [r2, #4]
 800a842:	07d7      	lsls	r7, r2, #31
 800a844:	d449      	bmi.n	800a8da <_realloc_r+0x102>
 800a846:	f020 0003 	bic.w	r0, r0, #3
 800a84a:	458c      	cmp	ip, r1
 800a84c:	eb06 0700 	add.w	r7, r6, r0
 800a850:	d11b      	bne.n	800a88a <_realloc_r+0xb2>
 800a852:	f108 0210 	add.w	r2, r8, #16
 800a856:	42ba      	cmp	r2, r7
 800a858:	dc41      	bgt.n	800a8de <_realloc_r+0x106>
 800a85a:	eba7 0708 	sub.w	r7, r7, r8
 800a85e:	eb09 0208 	add.w	r2, r9, r8
 800a862:	f047 0701 	orr.w	r7, r7, #1
 800a866:	609a      	str	r2, [r3, #8]
 800a868:	6057      	str	r7, [r2, #4]
 800a86a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a86e:	4650      	mov	r0, sl
 800a870:	f003 0301 	and.w	r3, r3, #1
 800a874:	ea43 0308 	orr.w	r3, r3, r8
 800a878:	f844 3c04 	str.w	r3, [r4, #-4]
 800a87c:	f7fa fc6a 	bl	8005154 <__malloc_unlock>
 800a880:	46a3      	mov	fp, r4
 800a882:	4658      	mov	r0, fp
 800a884:	b003      	add	sp, #12
 800a886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a88a:	45b8      	cmp	r8, r7
 800a88c:	dc27      	bgt.n	800a8de <_realloc_r+0x106>
 800a88e:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800a892:	60d3      	str	r3, [r2, #12]
 800a894:	609a      	str	r2, [r3, #8]
 800a896:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a89a:	eba7 0008 	sub.w	r0, r7, r8
 800a89e:	280f      	cmp	r0, #15
 800a8a0:	f003 0301 	and.w	r3, r3, #1
 800a8a4:	eb09 0207 	add.w	r2, r9, r7
 800a8a8:	f240 813a 	bls.w	800ab20 <_realloc_r+0x348>
 800a8ac:	eb09 0108 	add.w	r1, r9, r8
 800a8b0:	ea48 0303 	orr.w	r3, r8, r3
 800a8b4:	f040 0001 	orr.w	r0, r0, #1
 800a8b8:	f8c9 3004 	str.w	r3, [r9, #4]
 800a8bc:	6048      	str	r0, [r1, #4]
 800a8be:	6853      	ldr	r3, [r2, #4]
 800a8c0:	4650      	mov	r0, sl
 800a8c2:	f043 0301 	orr.w	r3, r3, #1
 800a8c6:	6053      	str	r3, [r2, #4]
 800a8c8:	3108      	adds	r1, #8
 800a8ca:	f7fa ff91 	bl	80057f0 <_free_r>
 800a8ce:	4650      	mov	r0, sl
 800a8d0:	f7fa fc40 	bl	8005154 <__malloc_unlock>
 800a8d4:	f109 0b08 	add.w	fp, r9, #8
 800a8d8:	e7d3      	b.n	800a882 <_realloc_r+0xaa>
 800a8da:	2000      	movs	r0, #0
 800a8dc:	4601      	mov	r1, r0
 800a8de:	07ea      	lsls	r2, r5, #31
 800a8e0:	f100 80ca 	bmi.w	800aa78 <_realloc_r+0x2a0>
 800a8e4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a8e8:	eba9 0505 	sub.w	r5, r9, r5
 800a8ec:	686a      	ldr	r2, [r5, #4]
 800a8ee:	f022 0203 	bic.w	r2, r2, #3
 800a8f2:	4432      	add	r2, r6
 800a8f4:	9201      	str	r2, [sp, #4]
 800a8f6:	2900      	cmp	r1, #0
 800a8f8:	f000 8088 	beq.w	800aa0c <_realloc_r+0x234>
 800a8fc:	458c      	cmp	ip, r1
 800a8fe:	eb00 0702 	add.w	r7, r0, r2
 800a902:	d14a      	bne.n	800a99a <_realloc_r+0x1c2>
 800a904:	f108 0210 	add.w	r2, r8, #16
 800a908:	42ba      	cmp	r2, r7
 800a90a:	dc7f      	bgt.n	800aa0c <_realloc_r+0x234>
 800a90c:	46ab      	mov	fp, r5
 800a90e:	68ea      	ldr	r2, [r5, #12]
 800a910:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800a914:	60ca      	str	r2, [r1, #12]
 800a916:	6091      	str	r1, [r2, #8]
 800a918:	1f32      	subs	r2, r6, #4
 800a91a:	2a24      	cmp	r2, #36	@ 0x24
 800a91c:	d837      	bhi.n	800a98e <_realloc_r+0x1b6>
 800a91e:	2a13      	cmp	r2, #19
 800a920:	d933      	bls.n	800a98a <_realloc_r+0x1b2>
 800a922:	6821      	ldr	r1, [r4, #0]
 800a924:	2a1b      	cmp	r2, #27
 800a926:	60a9      	str	r1, [r5, #8]
 800a928:	6861      	ldr	r1, [r4, #4]
 800a92a:	60e9      	str	r1, [r5, #12]
 800a92c:	d81a      	bhi.n	800a964 <_realloc_r+0x18c>
 800a92e:	3408      	adds	r4, #8
 800a930:	f105 0210 	add.w	r2, r5, #16
 800a934:	6821      	ldr	r1, [r4, #0]
 800a936:	6011      	str	r1, [r2, #0]
 800a938:	6861      	ldr	r1, [r4, #4]
 800a93a:	6051      	str	r1, [r2, #4]
 800a93c:	68a1      	ldr	r1, [r4, #8]
 800a93e:	6091      	str	r1, [r2, #8]
 800a940:	eba7 0708 	sub.w	r7, r7, r8
 800a944:	eb05 0208 	add.w	r2, r5, r8
 800a948:	f047 0701 	orr.w	r7, r7, #1
 800a94c:	609a      	str	r2, [r3, #8]
 800a94e:	6057      	str	r7, [r2, #4]
 800a950:	686b      	ldr	r3, [r5, #4]
 800a952:	f003 0301 	and.w	r3, r3, #1
 800a956:	ea43 0308 	orr.w	r3, r3, r8
 800a95a:	606b      	str	r3, [r5, #4]
 800a95c:	4650      	mov	r0, sl
 800a95e:	f7fa fbf9 	bl	8005154 <__malloc_unlock>
 800a962:	e78e      	b.n	800a882 <_realloc_r+0xaa>
 800a964:	68a1      	ldr	r1, [r4, #8]
 800a966:	2a24      	cmp	r2, #36	@ 0x24
 800a968:	6129      	str	r1, [r5, #16]
 800a96a:	68e1      	ldr	r1, [r4, #12]
 800a96c:	bf18      	it	ne
 800a96e:	f105 0218 	addne.w	r2, r5, #24
 800a972:	6169      	str	r1, [r5, #20]
 800a974:	bf09      	itett	eq
 800a976:	6922      	ldreq	r2, [r4, #16]
 800a978:	3410      	addne	r4, #16
 800a97a:	61aa      	streq	r2, [r5, #24]
 800a97c:	6961      	ldreq	r1, [r4, #20]
 800a97e:	bf02      	ittt	eq
 800a980:	f105 0220 	addeq.w	r2, r5, #32
 800a984:	61e9      	streq	r1, [r5, #28]
 800a986:	3418      	addeq	r4, #24
 800a988:	e7d4      	b.n	800a934 <_realloc_r+0x15c>
 800a98a:	465a      	mov	r2, fp
 800a98c:	e7d2      	b.n	800a934 <_realloc_r+0x15c>
 800a98e:	4621      	mov	r1, r4
 800a990:	4658      	mov	r0, fp
 800a992:	f7fe fcab 	bl	80092ec <memmove>
 800a996:	4b45      	ldr	r3, [pc, #276]	@ (800aaac <_realloc_r+0x2d4>)
 800a998:	e7d2      	b.n	800a940 <_realloc_r+0x168>
 800a99a:	45b8      	cmp	r8, r7
 800a99c:	dc36      	bgt.n	800aa0c <_realloc_r+0x234>
 800a99e:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	60d3      	str	r3, [r2, #12]
 800a9a6:	609a      	str	r2, [r3, #8]
 800a9a8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a9ac:	68eb      	ldr	r3, [r5, #12]
 800a9ae:	60d3      	str	r3, [r2, #12]
 800a9b0:	609a      	str	r2, [r3, #8]
 800a9b2:	1f32      	subs	r2, r6, #4
 800a9b4:	2a24      	cmp	r2, #36	@ 0x24
 800a9b6:	d825      	bhi.n	800aa04 <_realloc_r+0x22c>
 800a9b8:	2a13      	cmp	r2, #19
 800a9ba:	d908      	bls.n	800a9ce <_realloc_r+0x1f6>
 800a9bc:	6823      	ldr	r3, [r4, #0]
 800a9be:	2a1b      	cmp	r2, #27
 800a9c0:	60ab      	str	r3, [r5, #8]
 800a9c2:	6863      	ldr	r3, [r4, #4]
 800a9c4:	60eb      	str	r3, [r5, #12]
 800a9c6:	d80a      	bhi.n	800a9de <_realloc_r+0x206>
 800a9c8:	3408      	adds	r4, #8
 800a9ca:	f105 0010 	add.w	r0, r5, #16
 800a9ce:	6823      	ldr	r3, [r4, #0]
 800a9d0:	6003      	str	r3, [r0, #0]
 800a9d2:	6863      	ldr	r3, [r4, #4]
 800a9d4:	6043      	str	r3, [r0, #4]
 800a9d6:	68a3      	ldr	r3, [r4, #8]
 800a9d8:	6083      	str	r3, [r0, #8]
 800a9da:	46a9      	mov	r9, r5
 800a9dc:	e75b      	b.n	800a896 <_realloc_r+0xbe>
 800a9de:	68a3      	ldr	r3, [r4, #8]
 800a9e0:	2a24      	cmp	r2, #36	@ 0x24
 800a9e2:	612b      	str	r3, [r5, #16]
 800a9e4:	68e3      	ldr	r3, [r4, #12]
 800a9e6:	bf18      	it	ne
 800a9e8:	f105 0018 	addne.w	r0, r5, #24
 800a9ec:	616b      	str	r3, [r5, #20]
 800a9ee:	bf09      	itett	eq
 800a9f0:	6923      	ldreq	r3, [r4, #16]
 800a9f2:	3410      	addne	r4, #16
 800a9f4:	61ab      	streq	r3, [r5, #24]
 800a9f6:	6963      	ldreq	r3, [r4, #20]
 800a9f8:	bf02      	ittt	eq
 800a9fa:	f105 0020 	addeq.w	r0, r5, #32
 800a9fe:	61eb      	streq	r3, [r5, #28]
 800aa00:	3418      	addeq	r4, #24
 800aa02:	e7e4      	b.n	800a9ce <_realloc_r+0x1f6>
 800aa04:	4621      	mov	r1, r4
 800aa06:	f7fe fc71 	bl	80092ec <memmove>
 800aa0a:	e7e6      	b.n	800a9da <_realloc_r+0x202>
 800aa0c:	9b01      	ldr	r3, [sp, #4]
 800aa0e:	4598      	cmp	r8, r3
 800aa10:	dc32      	bgt.n	800aa78 <_realloc_r+0x2a0>
 800aa12:	4628      	mov	r0, r5
 800aa14:	68eb      	ldr	r3, [r5, #12]
 800aa16:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800aa1a:	60d3      	str	r3, [r2, #12]
 800aa1c:	609a      	str	r2, [r3, #8]
 800aa1e:	1f32      	subs	r2, r6, #4
 800aa20:	2a24      	cmp	r2, #36	@ 0x24
 800aa22:	d825      	bhi.n	800aa70 <_realloc_r+0x298>
 800aa24:	2a13      	cmp	r2, #19
 800aa26:	d908      	bls.n	800aa3a <_realloc_r+0x262>
 800aa28:	6823      	ldr	r3, [r4, #0]
 800aa2a:	2a1b      	cmp	r2, #27
 800aa2c:	60ab      	str	r3, [r5, #8]
 800aa2e:	6863      	ldr	r3, [r4, #4]
 800aa30:	60eb      	str	r3, [r5, #12]
 800aa32:	d80a      	bhi.n	800aa4a <_realloc_r+0x272>
 800aa34:	3408      	adds	r4, #8
 800aa36:	f105 0010 	add.w	r0, r5, #16
 800aa3a:	6823      	ldr	r3, [r4, #0]
 800aa3c:	6003      	str	r3, [r0, #0]
 800aa3e:	6863      	ldr	r3, [r4, #4]
 800aa40:	6043      	str	r3, [r0, #4]
 800aa42:	68a3      	ldr	r3, [r4, #8]
 800aa44:	6083      	str	r3, [r0, #8]
 800aa46:	9f01      	ldr	r7, [sp, #4]
 800aa48:	e7c7      	b.n	800a9da <_realloc_r+0x202>
 800aa4a:	68a3      	ldr	r3, [r4, #8]
 800aa4c:	2a24      	cmp	r2, #36	@ 0x24
 800aa4e:	612b      	str	r3, [r5, #16]
 800aa50:	68e3      	ldr	r3, [r4, #12]
 800aa52:	bf18      	it	ne
 800aa54:	f105 0018 	addne.w	r0, r5, #24
 800aa58:	616b      	str	r3, [r5, #20]
 800aa5a:	bf09      	itett	eq
 800aa5c:	6923      	ldreq	r3, [r4, #16]
 800aa5e:	3410      	addne	r4, #16
 800aa60:	61ab      	streq	r3, [r5, #24]
 800aa62:	6963      	ldreq	r3, [r4, #20]
 800aa64:	bf02      	ittt	eq
 800aa66:	f105 0020 	addeq.w	r0, r5, #32
 800aa6a:	61eb      	streq	r3, [r5, #28]
 800aa6c:	3418      	addeq	r4, #24
 800aa6e:	e7e4      	b.n	800aa3a <_realloc_r+0x262>
 800aa70:	4621      	mov	r1, r4
 800aa72:	f7fe fc3b 	bl	80092ec <memmove>
 800aa76:	e7e6      	b.n	800aa46 <_realloc_r+0x26e>
 800aa78:	4659      	mov	r1, fp
 800aa7a:	4650      	mov	r0, sl
 800aa7c:	f7fa f92a 	bl	8004cd4 <_malloc_r>
 800aa80:	4683      	mov	fp, r0
 800aa82:	b918      	cbnz	r0, 800aa8c <_realloc_r+0x2b4>
 800aa84:	4650      	mov	r0, sl
 800aa86:	f7fa fb65 	bl	8005154 <__malloc_unlock>
 800aa8a:	e6c4      	b.n	800a816 <_realloc_r+0x3e>
 800aa8c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800aa90:	f1a0 0208 	sub.w	r2, r0, #8
 800aa94:	f023 0301 	bic.w	r3, r3, #1
 800aa98:	444b      	add	r3, r9
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d108      	bne.n	800aab0 <_realloc_r+0x2d8>
 800aa9e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800aaa2:	f027 0703 	bic.w	r7, r7, #3
 800aaa6:	4437      	add	r7, r6
 800aaa8:	e6f5      	b.n	800a896 <_realloc_r+0xbe>
 800aaaa:	bf00      	nop
 800aaac:	20000024 	.word	0x20000024
 800aab0:	1f32      	subs	r2, r6, #4
 800aab2:	2a24      	cmp	r2, #36	@ 0x24
 800aab4:	d82e      	bhi.n	800ab14 <_realloc_r+0x33c>
 800aab6:	2a13      	cmp	r2, #19
 800aab8:	d929      	bls.n	800ab0e <_realloc_r+0x336>
 800aaba:	6823      	ldr	r3, [r4, #0]
 800aabc:	2a1b      	cmp	r2, #27
 800aabe:	6003      	str	r3, [r0, #0]
 800aac0:	6863      	ldr	r3, [r4, #4]
 800aac2:	6043      	str	r3, [r0, #4]
 800aac4:	d80e      	bhi.n	800aae4 <_realloc_r+0x30c>
 800aac6:	f104 0208 	add.w	r2, r4, #8
 800aaca:	f100 0308 	add.w	r3, r0, #8
 800aace:	6811      	ldr	r1, [r2, #0]
 800aad0:	6019      	str	r1, [r3, #0]
 800aad2:	6851      	ldr	r1, [r2, #4]
 800aad4:	6059      	str	r1, [r3, #4]
 800aad6:	6892      	ldr	r2, [r2, #8]
 800aad8:	609a      	str	r2, [r3, #8]
 800aada:	4621      	mov	r1, r4
 800aadc:	4650      	mov	r0, sl
 800aade:	f7fa fe87 	bl	80057f0 <_free_r>
 800aae2:	e73b      	b.n	800a95c <_realloc_r+0x184>
 800aae4:	68a3      	ldr	r3, [r4, #8]
 800aae6:	2a24      	cmp	r2, #36	@ 0x24
 800aae8:	6083      	str	r3, [r0, #8]
 800aaea:	68e3      	ldr	r3, [r4, #12]
 800aaec:	bf18      	it	ne
 800aaee:	f104 0210 	addne.w	r2, r4, #16
 800aaf2:	60c3      	str	r3, [r0, #12]
 800aaf4:	bf09      	itett	eq
 800aaf6:	6923      	ldreq	r3, [r4, #16]
 800aaf8:	f100 0310 	addne.w	r3, r0, #16
 800aafc:	6103      	streq	r3, [r0, #16]
 800aafe:	6961      	ldreq	r1, [r4, #20]
 800ab00:	bf02      	ittt	eq
 800ab02:	f104 0218 	addeq.w	r2, r4, #24
 800ab06:	f100 0318 	addeq.w	r3, r0, #24
 800ab0a:	6141      	streq	r1, [r0, #20]
 800ab0c:	e7df      	b.n	800aace <_realloc_r+0x2f6>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	4622      	mov	r2, r4
 800ab12:	e7dc      	b.n	800aace <_realloc_r+0x2f6>
 800ab14:	4621      	mov	r1, r4
 800ab16:	f7fe fbe9 	bl	80092ec <memmove>
 800ab1a:	e7de      	b.n	800aada <_realloc_r+0x302>
 800ab1c:	4637      	mov	r7, r6
 800ab1e:	e6ba      	b.n	800a896 <_realloc_r+0xbe>
 800ab20:	431f      	orrs	r7, r3
 800ab22:	f8c9 7004 	str.w	r7, [r9, #4]
 800ab26:	6853      	ldr	r3, [r2, #4]
 800ab28:	f043 0301 	orr.w	r3, r3, #1
 800ab2c:	6053      	str	r3, [r2, #4]
 800ab2e:	e6ce      	b.n	800a8ce <_realloc_r+0xf6>

0800ab30 <__ascii_wctomb>:
 800ab30:	4603      	mov	r3, r0
 800ab32:	4608      	mov	r0, r1
 800ab34:	b141      	cbz	r1, 800ab48 <__ascii_wctomb+0x18>
 800ab36:	2aff      	cmp	r2, #255	@ 0xff
 800ab38:	d904      	bls.n	800ab44 <__ascii_wctomb+0x14>
 800ab3a:	228a      	movs	r2, #138	@ 0x8a
 800ab3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab40:	601a      	str	r2, [r3, #0]
 800ab42:	4770      	bx	lr
 800ab44:	2001      	movs	r0, #1
 800ab46:	700a      	strb	r2, [r1, #0]
 800ab48:	4770      	bx	lr
	...

0800ab4c <_wcrtomb_r>:
 800ab4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab4e:	4c09      	ldr	r4, [pc, #36]	@ (800ab74 <_wcrtomb_r+0x28>)
 800ab50:	4605      	mov	r5, r0
 800ab52:	461e      	mov	r6, r3
 800ab54:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800ab58:	b085      	sub	sp, #20
 800ab5a:	b909      	cbnz	r1, 800ab60 <_wcrtomb_r+0x14>
 800ab5c:	460a      	mov	r2, r1
 800ab5e:	a901      	add	r1, sp, #4
 800ab60:	47b8      	blx	r7
 800ab62:	1c43      	adds	r3, r0, #1
 800ab64:	bf01      	itttt	eq
 800ab66:	2300      	moveq	r3, #0
 800ab68:	6033      	streq	r3, [r6, #0]
 800ab6a:	238a      	moveq	r3, #138	@ 0x8a
 800ab6c:	602b      	streq	r3, [r5, #0]
 800ab6e:	b005      	add	sp, #20
 800ab70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab72:	bf00      	nop
 800ab74:	20000564 	.word	0x20000564

0800ab78 <__ssprint_r>:
 800ab78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab7c:	6893      	ldr	r3, [r2, #8]
 800ab7e:	460c      	mov	r4, r1
 800ab80:	4617      	mov	r7, r2
 800ab82:	f8d2 b000 	ldr.w	fp, [r2]
 800ab86:	9001      	str	r0, [sp, #4]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d157      	bne.n	800ac3c <__ssprint_r+0xc4>
 800ab8c:	2000      	movs	r0, #0
 800ab8e:	2300      	movs	r3, #0
 800ab90:	607b      	str	r3, [r7, #4]
 800ab92:	b003      	add	sp, #12
 800ab94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab98:	e9db a800 	ldrd	sl, r8, [fp]
 800ab9c:	f10b 0b08 	add.w	fp, fp, #8
 800aba0:	68a6      	ldr	r6, [r4, #8]
 800aba2:	6820      	ldr	r0, [r4, #0]
 800aba4:	f1b8 0f00 	cmp.w	r8, #0
 800aba8:	d0f6      	beq.n	800ab98 <__ssprint_r+0x20>
 800abaa:	45b0      	cmp	r8, r6
 800abac:	d32e      	bcc.n	800ac0c <__ssprint_r+0x94>
 800abae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abb2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800abb6:	d029      	beq.n	800ac0c <__ssprint_r+0x94>
 800abb8:	6921      	ldr	r1, [r4, #16]
 800abba:	6965      	ldr	r5, [r4, #20]
 800abbc:	eba0 0901 	sub.w	r9, r0, r1
 800abc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800abc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800abc8:	f109 0001 	add.w	r0, r9, #1
 800abcc:	106d      	asrs	r5, r5, #1
 800abce:	4440      	add	r0, r8
 800abd0:	4285      	cmp	r5, r0
 800abd2:	bf38      	it	cc
 800abd4:	4605      	movcc	r5, r0
 800abd6:	0553      	lsls	r3, r2, #21
 800abd8:	d534      	bpl.n	800ac44 <__ssprint_r+0xcc>
 800abda:	4629      	mov	r1, r5
 800abdc:	9801      	ldr	r0, [sp, #4]
 800abde:	f7fa f879 	bl	8004cd4 <_malloc_r>
 800abe2:	4606      	mov	r6, r0
 800abe4:	2800      	cmp	r0, #0
 800abe6:	d038      	beq.n	800ac5a <__ssprint_r+0xe2>
 800abe8:	464a      	mov	r2, r9
 800abea:	6921      	ldr	r1, [r4, #16]
 800abec:	f7fe fbfa 	bl	80093e4 <memcpy>
 800abf0:	89a2      	ldrh	r2, [r4, #12]
 800abf2:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800abf6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800abfa:	81a2      	strh	r2, [r4, #12]
 800abfc:	6126      	str	r6, [r4, #16]
 800abfe:	444e      	add	r6, r9
 800ac00:	6026      	str	r6, [r4, #0]
 800ac02:	4646      	mov	r6, r8
 800ac04:	6165      	str	r5, [r4, #20]
 800ac06:	eba5 0509 	sub.w	r5, r5, r9
 800ac0a:	60a5      	str	r5, [r4, #8]
 800ac0c:	4546      	cmp	r6, r8
 800ac0e:	bf28      	it	cs
 800ac10:	4646      	movcs	r6, r8
 800ac12:	4651      	mov	r1, sl
 800ac14:	4632      	mov	r2, r6
 800ac16:	6820      	ldr	r0, [r4, #0]
 800ac18:	f7fe fb68 	bl	80092ec <memmove>
 800ac1c:	68a2      	ldr	r2, [r4, #8]
 800ac1e:	44c2      	add	sl, r8
 800ac20:	1b92      	subs	r2, r2, r6
 800ac22:	60a2      	str	r2, [r4, #8]
 800ac24:	6822      	ldr	r2, [r4, #0]
 800ac26:	4432      	add	r2, r6
 800ac28:	6022      	str	r2, [r4, #0]
 800ac2a:	68ba      	ldr	r2, [r7, #8]
 800ac2c:	eba2 0308 	sub.w	r3, r2, r8
 800ac30:	60bb      	str	r3, [r7, #8]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d0aa      	beq.n	800ab8c <__ssprint_r+0x14>
 800ac36:	f04f 0800 	mov.w	r8, #0
 800ac3a:	e7b1      	b.n	800aba0 <__ssprint_r+0x28>
 800ac3c:	f04f 0a00 	mov.w	sl, #0
 800ac40:	46d0      	mov	r8, sl
 800ac42:	e7ad      	b.n	800aba0 <__ssprint_r+0x28>
 800ac44:	462a      	mov	r2, r5
 800ac46:	9801      	ldr	r0, [sp, #4]
 800ac48:	f7ff fdc6 	bl	800a7d8 <_realloc_r>
 800ac4c:	4606      	mov	r6, r0
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	d1d4      	bne.n	800abfc <__ssprint_r+0x84>
 800ac52:	6921      	ldr	r1, [r4, #16]
 800ac54:	9801      	ldr	r0, [sp, #4]
 800ac56:	f7fa fdcb 	bl	80057f0 <_free_r>
 800ac5a:	230c      	movs	r3, #12
 800ac5c:	9a01      	ldr	r2, [sp, #4]
 800ac5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac62:	6013      	str	r3, [r2, #0]
 800ac64:	89a3      	ldrh	r3, [r4, #12]
 800ac66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac6a:	81a3      	strh	r3, [r4, #12]
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	60bb      	str	r3, [r7, #8]
 800ac70:	e78d      	b.n	800ab8e <__ssprint_r+0x16>
	...

0800ac74 <__assert_func>:
 800ac74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac76:	4614      	mov	r4, r2
 800ac78:	461a      	mov	r2, r3
 800ac7a:	4b09      	ldr	r3, [pc, #36]	@ (800aca0 <__assert_func+0x2c>)
 800ac7c:	4605      	mov	r5, r0
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	68d8      	ldr	r0, [r3, #12]
 800ac82:	b954      	cbnz	r4, 800ac9a <__assert_func+0x26>
 800ac84:	4b07      	ldr	r3, [pc, #28]	@ (800aca4 <__assert_func+0x30>)
 800ac86:	461c      	mov	r4, r3
 800ac88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ac8c:	9100      	str	r1, [sp, #0]
 800ac8e:	462b      	mov	r3, r5
 800ac90:	4905      	ldr	r1, [pc, #20]	@ (800aca8 <__assert_func+0x34>)
 800ac92:	f000 f843 	bl	800ad1c <fiprintf>
 800ac96:	f000 f853 	bl	800ad40 <abort>
 800ac9a:	4b04      	ldr	r3, [pc, #16]	@ (800acac <__assert_func+0x38>)
 800ac9c:	e7f4      	b.n	800ac88 <__assert_func+0x14>
 800ac9e:	bf00      	nop
 800aca0:	20000438 	.word	0x20000438
 800aca4:	0800b924 	.word	0x0800b924
 800aca8:	0800b8f6 	.word	0x0800b8f6
 800acac:	0800b8e9 	.word	0x0800b8e9

0800acb0 <_calloc_r>:
 800acb0:	b538      	push	{r3, r4, r5, lr}
 800acb2:	fba1 1502 	umull	r1, r5, r1, r2
 800acb6:	b935      	cbnz	r5, 800acc6 <_calloc_r+0x16>
 800acb8:	f7fa f80c 	bl	8004cd4 <_malloc_r>
 800acbc:	4604      	mov	r4, r0
 800acbe:	b938      	cbnz	r0, 800acd0 <_calloc_r+0x20>
 800acc0:	2400      	movs	r4, #0
 800acc2:	4620      	mov	r0, r4
 800acc4:	bd38      	pop	{r3, r4, r5, pc}
 800acc6:	f7fa fcf3 	bl	80056b0 <__errno>
 800acca:	230c      	movs	r3, #12
 800accc:	6003      	str	r3, [r0, #0]
 800acce:	e7f7      	b.n	800acc0 <_calloc_r+0x10>
 800acd0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800acd4:	f022 0203 	bic.w	r2, r2, #3
 800acd8:	3a04      	subs	r2, #4
 800acda:	2a24      	cmp	r2, #36	@ 0x24
 800acdc:	d819      	bhi.n	800ad12 <_calloc_r+0x62>
 800acde:	2a13      	cmp	r2, #19
 800ace0:	d915      	bls.n	800ad0e <_calloc_r+0x5e>
 800ace2:	2a1b      	cmp	r2, #27
 800ace4:	e9c0 5500 	strd	r5, r5, [r0]
 800ace8:	d806      	bhi.n	800acf8 <_calloc_r+0x48>
 800acea:	f100 0308 	add.w	r3, r0, #8
 800acee:	2200      	movs	r2, #0
 800acf0:	e9c3 2200 	strd	r2, r2, [r3]
 800acf4:	609a      	str	r2, [r3, #8]
 800acf6:	e7e4      	b.n	800acc2 <_calloc_r+0x12>
 800acf8:	2a24      	cmp	r2, #36	@ 0x24
 800acfa:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800acfe:	bf11      	iteee	ne
 800ad00:	f100 0310 	addne.w	r3, r0, #16
 800ad04:	6105      	streq	r5, [r0, #16]
 800ad06:	f100 0318 	addeq.w	r3, r0, #24
 800ad0a:	6145      	streq	r5, [r0, #20]
 800ad0c:	e7ef      	b.n	800acee <_calloc_r+0x3e>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	e7ed      	b.n	800acee <_calloc_r+0x3e>
 800ad12:	4629      	mov	r1, r5
 800ad14:	f7fa fc7e 	bl	8005614 <memset>
 800ad18:	e7d3      	b.n	800acc2 <_calloc_r+0x12>
	...

0800ad1c <fiprintf>:
 800ad1c:	b40e      	push	{r1, r2, r3}
 800ad1e:	b503      	push	{r0, r1, lr}
 800ad20:	4601      	mov	r1, r0
 800ad22:	ab03      	add	r3, sp, #12
 800ad24:	4805      	ldr	r0, [pc, #20]	@ (800ad3c <fiprintf+0x20>)
 800ad26:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad2a:	6800      	ldr	r0, [r0, #0]
 800ad2c:	9301      	str	r3, [sp, #4]
 800ad2e:	f7fd fa59 	bl	80081e4 <_vfiprintf_r>
 800ad32:	b002      	add	sp, #8
 800ad34:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad38:	b003      	add	sp, #12
 800ad3a:	4770      	bx	lr
 800ad3c:	20000438 	.word	0x20000438

0800ad40 <abort>:
 800ad40:	2006      	movs	r0, #6
 800ad42:	b508      	push	{r3, lr}
 800ad44:	f000 f82c 	bl	800ada0 <raise>
 800ad48:	2001      	movs	r0, #1
 800ad4a:	f7f6 fb4d 	bl	80013e8 <_exit>

0800ad4e <_raise_r>:
 800ad4e:	291f      	cmp	r1, #31
 800ad50:	b538      	push	{r3, r4, r5, lr}
 800ad52:	4605      	mov	r5, r0
 800ad54:	460c      	mov	r4, r1
 800ad56:	d904      	bls.n	800ad62 <_raise_r+0x14>
 800ad58:	2316      	movs	r3, #22
 800ad5a:	6003      	str	r3, [r0, #0]
 800ad5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad60:	bd38      	pop	{r3, r4, r5, pc}
 800ad62:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 800ad66:	b112      	cbz	r2, 800ad6e <_raise_r+0x20>
 800ad68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad6c:	b94b      	cbnz	r3, 800ad82 <_raise_r+0x34>
 800ad6e:	4628      	mov	r0, r5
 800ad70:	f000 f830 	bl	800add4 <_getpid_r>
 800ad74:	4622      	mov	r2, r4
 800ad76:	4601      	mov	r1, r0
 800ad78:	4628      	mov	r0, r5
 800ad7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad7e:	f000 b817 	b.w	800adb0 <_kill_r>
 800ad82:	2b01      	cmp	r3, #1
 800ad84:	d00a      	beq.n	800ad9c <_raise_r+0x4e>
 800ad86:	1c59      	adds	r1, r3, #1
 800ad88:	d103      	bne.n	800ad92 <_raise_r+0x44>
 800ad8a:	2316      	movs	r3, #22
 800ad8c:	6003      	str	r3, [r0, #0]
 800ad8e:	2001      	movs	r0, #1
 800ad90:	e7e6      	b.n	800ad60 <_raise_r+0x12>
 800ad92:	2100      	movs	r1, #0
 800ad94:	4620      	mov	r0, r4
 800ad96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ad9a:	4798      	blx	r3
 800ad9c:	2000      	movs	r0, #0
 800ad9e:	e7df      	b.n	800ad60 <_raise_r+0x12>

0800ada0 <raise>:
 800ada0:	4b02      	ldr	r3, [pc, #8]	@ (800adac <raise+0xc>)
 800ada2:	4601      	mov	r1, r0
 800ada4:	6818      	ldr	r0, [r3, #0]
 800ada6:	f7ff bfd2 	b.w	800ad4e <_raise_r>
 800adaa:	bf00      	nop
 800adac:	20000438 	.word	0x20000438

0800adb0 <_kill_r>:
 800adb0:	b538      	push	{r3, r4, r5, lr}
 800adb2:	2300      	movs	r3, #0
 800adb4:	4d06      	ldr	r5, [pc, #24]	@ (800add0 <_kill_r+0x20>)
 800adb6:	4604      	mov	r4, r0
 800adb8:	4608      	mov	r0, r1
 800adba:	4611      	mov	r1, r2
 800adbc:	602b      	str	r3, [r5, #0]
 800adbe:	f7f6 fb37 	bl	8001430 <_kill>
 800adc2:	1c43      	adds	r3, r0, #1
 800adc4:	d102      	bne.n	800adcc <_kill_r+0x1c>
 800adc6:	682b      	ldr	r3, [r5, #0]
 800adc8:	b103      	cbz	r3, 800adcc <_kill_r+0x1c>
 800adca:	6023      	str	r3, [r4, #0]
 800adcc:	bd38      	pop	{r3, r4, r5, pc}
 800adce:	bf00      	nop
 800add0:	20000cd8 	.word	0x20000cd8

0800add4 <_getpid_r>:
 800add4:	f7f6 bb25 	b.w	8001422 <_getpid>

0800add8 <findslot>:
 800add8:	4b0a      	ldr	r3, [pc, #40]	@ (800ae04 <findslot+0x2c>)
 800adda:	b510      	push	{r4, lr}
 800addc:	4604      	mov	r4, r0
 800adde:	6818      	ldr	r0, [r3, #0]
 800ade0:	b118      	cbz	r0, 800adea <findslot+0x12>
 800ade2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800ade4:	b90b      	cbnz	r3, 800adea <findslot+0x12>
 800ade6:	f7fa fa47 	bl	8005278 <__sinit>
 800adea:	2c13      	cmp	r4, #19
 800adec:	d807      	bhi.n	800adfe <findslot+0x26>
 800adee:	4806      	ldr	r0, [pc, #24]	@ (800ae08 <findslot+0x30>)
 800adf0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800adf4:	3201      	adds	r2, #1
 800adf6:	d002      	beq.n	800adfe <findslot+0x26>
 800adf8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800adfc:	bd10      	pop	{r4, pc}
 800adfe:	2000      	movs	r0, #0
 800ae00:	e7fc      	b.n	800adfc <findslot+0x24>
 800ae02:	bf00      	nop
 800ae04:	20000438 	.word	0x20000438
 800ae08:	20000e74 	.word	0x20000e74

0800ae0c <error>:
 800ae0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae0e:	4604      	mov	r4, r0
 800ae10:	f7fa fc4e 	bl	80056b0 <__errno>
 800ae14:	2613      	movs	r6, #19
 800ae16:	4605      	mov	r5, r0
 800ae18:	2700      	movs	r7, #0
 800ae1a:	4630      	mov	r0, r6
 800ae1c:	4639      	mov	r1, r7
 800ae1e:	beab      	bkpt	0x00ab
 800ae20:	4606      	mov	r6, r0
 800ae22:	4620      	mov	r0, r4
 800ae24:	602e      	str	r6, [r5, #0]
 800ae26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae28 <checkerror>:
 800ae28:	1c43      	adds	r3, r0, #1
 800ae2a:	d101      	bne.n	800ae30 <checkerror+0x8>
 800ae2c:	f7ff bfee 	b.w	800ae0c <error>
 800ae30:	4770      	bx	lr

0800ae32 <_swilseek>:
 800ae32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae34:	460c      	mov	r4, r1
 800ae36:	4616      	mov	r6, r2
 800ae38:	f7ff ffce 	bl	800add8 <findslot>
 800ae3c:	4605      	mov	r5, r0
 800ae3e:	b940      	cbnz	r0, 800ae52 <_swilseek+0x20>
 800ae40:	f7fa fc36 	bl	80056b0 <__errno>
 800ae44:	2309      	movs	r3, #9
 800ae46:	6003      	str	r3, [r0, #0]
 800ae48:	f04f 34ff 	mov.w	r4, #4294967295
 800ae4c:	4620      	mov	r0, r4
 800ae4e:	b003      	add	sp, #12
 800ae50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae52:	2e02      	cmp	r6, #2
 800ae54:	d903      	bls.n	800ae5e <_swilseek+0x2c>
 800ae56:	f7fa fc2b 	bl	80056b0 <__errno>
 800ae5a:	2316      	movs	r3, #22
 800ae5c:	e7f3      	b.n	800ae46 <_swilseek+0x14>
 800ae5e:	2e01      	cmp	r6, #1
 800ae60:	d112      	bne.n	800ae88 <_swilseek+0x56>
 800ae62:	6843      	ldr	r3, [r0, #4]
 800ae64:	18e4      	adds	r4, r4, r3
 800ae66:	d4f6      	bmi.n	800ae56 <_swilseek+0x24>
 800ae68:	682b      	ldr	r3, [r5, #0]
 800ae6a:	260a      	movs	r6, #10
 800ae6c:	466f      	mov	r7, sp
 800ae6e:	e9cd 3400 	strd	r3, r4, [sp]
 800ae72:	4630      	mov	r0, r6
 800ae74:	4639      	mov	r1, r7
 800ae76:	beab      	bkpt	0x00ab
 800ae78:	4606      	mov	r6, r0
 800ae7a:	4630      	mov	r0, r6
 800ae7c:	f7ff ffd4 	bl	800ae28 <checkerror>
 800ae80:	2800      	cmp	r0, #0
 800ae82:	dbe1      	blt.n	800ae48 <_swilseek+0x16>
 800ae84:	606c      	str	r4, [r5, #4]
 800ae86:	e7e1      	b.n	800ae4c <_swilseek+0x1a>
 800ae88:	2e02      	cmp	r6, #2
 800ae8a:	6803      	ldr	r3, [r0, #0]
 800ae8c:	d1ec      	bne.n	800ae68 <_swilseek+0x36>
 800ae8e:	260c      	movs	r6, #12
 800ae90:	466f      	mov	r7, sp
 800ae92:	9300      	str	r3, [sp, #0]
 800ae94:	4630      	mov	r0, r6
 800ae96:	4639      	mov	r1, r7
 800ae98:	beab      	bkpt	0x00ab
 800ae9a:	4606      	mov	r6, r0
 800ae9c:	4630      	mov	r0, r6
 800ae9e:	f7ff ffc3 	bl	800ae28 <checkerror>
 800aea2:	1c43      	adds	r3, r0, #1
 800aea4:	d0d0      	beq.n	800ae48 <_swilseek+0x16>
 800aea6:	4404      	add	r4, r0
 800aea8:	e7de      	b.n	800ae68 <_swilseek+0x36>

0800aeaa <_lseek>:
 800aeaa:	f7ff bfc2 	b.w	800ae32 <_swilseek>

0800aeae <_swiclose>:
 800aeae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aeb0:	2402      	movs	r4, #2
 800aeb2:	9001      	str	r0, [sp, #4]
 800aeb4:	ad01      	add	r5, sp, #4
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	4629      	mov	r1, r5
 800aeba:	beab      	bkpt	0x00ab
 800aebc:	4604      	mov	r4, r0
 800aebe:	4620      	mov	r0, r4
 800aec0:	f7ff ffb2 	bl	800ae28 <checkerror>
 800aec4:	b003      	add	sp, #12
 800aec6:	bd30      	pop	{r4, r5, pc}

0800aec8 <_close>:
 800aec8:	b538      	push	{r3, r4, r5, lr}
 800aeca:	4605      	mov	r5, r0
 800aecc:	f7ff ff84 	bl	800add8 <findslot>
 800aed0:	4604      	mov	r4, r0
 800aed2:	b930      	cbnz	r0, 800aee2 <_close+0x1a>
 800aed4:	f7fa fbec 	bl	80056b0 <__errno>
 800aed8:	2309      	movs	r3, #9
 800aeda:	6003      	str	r3, [r0, #0]
 800aedc:	f04f 30ff 	mov.w	r0, #4294967295
 800aee0:	bd38      	pop	{r3, r4, r5, pc}
 800aee2:	3d01      	subs	r5, #1
 800aee4:	2d01      	cmp	r5, #1
 800aee6:	d809      	bhi.n	800aefc <_close+0x34>
 800aee8:	4b07      	ldr	r3, [pc, #28]	@ (800af08 <_close+0x40>)
 800aeea:	689a      	ldr	r2, [r3, #8]
 800aeec:	691b      	ldr	r3, [r3, #16]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d104      	bne.n	800aefc <_close+0x34>
 800aef2:	f04f 33ff 	mov.w	r3, #4294967295
 800aef6:	2000      	movs	r0, #0
 800aef8:	6023      	str	r3, [r4, #0]
 800aefa:	e7f1      	b.n	800aee0 <_close+0x18>
 800aefc:	6820      	ldr	r0, [r4, #0]
 800aefe:	f7ff ffd6 	bl	800aeae <_swiclose>
 800af02:	2800      	cmp	r0, #0
 800af04:	d0f5      	beq.n	800aef2 <_close+0x2a>
 800af06:	e7eb      	b.n	800aee0 <_close+0x18>
 800af08:	20000e74 	.word	0x20000e74

0800af0c <_isatty>:
 800af0c:	b570      	push	{r4, r5, r6, lr}
 800af0e:	f7ff ff63 	bl	800add8 <findslot>
 800af12:	2409      	movs	r4, #9
 800af14:	4605      	mov	r5, r0
 800af16:	b920      	cbnz	r0, 800af22 <_isatty+0x16>
 800af18:	f7fa fbca 	bl	80056b0 <__errno>
 800af1c:	6004      	str	r4, [r0, #0]
 800af1e:	2000      	movs	r0, #0
 800af20:	bd70      	pop	{r4, r5, r6, pc}
 800af22:	4620      	mov	r0, r4
 800af24:	4629      	mov	r1, r5
 800af26:	beab      	bkpt	0x00ab
 800af28:	4604      	mov	r4, r0
 800af2a:	2c01      	cmp	r4, #1
 800af2c:	4620      	mov	r0, r4
 800af2e:	d0f7      	beq.n	800af20 <_isatty+0x14>
 800af30:	f7fa fbbe 	bl	80056b0 <__errno>
 800af34:	2513      	movs	r5, #19
 800af36:	4604      	mov	r4, r0
 800af38:	2600      	movs	r6, #0
 800af3a:	4628      	mov	r0, r5
 800af3c:	4631      	mov	r1, r6
 800af3e:	beab      	bkpt	0x00ab
 800af40:	4605      	mov	r5, r0
 800af42:	6025      	str	r5, [r4, #0]
 800af44:	e7eb      	b.n	800af1e <_isatty+0x12>
	...

0800af48 <_init>:
 800af48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af4a:	bf00      	nop
 800af4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af4e:	bc08      	pop	{r3}
 800af50:	469e      	mov	lr, r3
 800af52:	4770      	bx	lr

0800af54 <_fini>:
 800af54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af56:	bf00      	nop
 800af58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af5a:	bc08      	pop	{r3}
 800af5c:	469e      	mov	lr, r3
 800af5e:	4770      	bx	lr
