//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Wed Nov 14 14:55:29 EST 2018
//
//
// Ports:
// Name                         I/O  size props
// RDY_hart0_server_reset_request_put  O     1 reg
// RDY_hart0_server_reset_response_get  O     1 reg
// imem_master_awvalid            O     1
// imem_master_awaddr             O    64 reg
// imem_master_awprot             O     3 reg
// imem_master_wvalid             O     1
// imem_master_wdata              O    64 reg
// imem_master_wstrb              O     8 reg
// imem_master_bready             O     1
// imem_master_arvalid            O     1
// imem_master_araddr             O    64 reg
// imem_master_arprot             O     3 reg
// imem_master_rready             O     1
// dmem_master_awvalid            O     1
// dmem_master_awaddr             O    64 reg
// dmem_master_awprot             O     3 reg
// dmem_master_wvalid             O     1
// dmem_master_wdata              O    64 reg
// dmem_master_wstrb              O     8 reg
// dmem_master_bready             O     1
// dmem_master_arvalid            O     1
// dmem_master_araddr             O    64 reg
// dmem_master_arprot             O     3 reg
// dmem_master_rready             O     1
// near_mem_slave_awready         O     1 const
// near_mem_slave_wready          O     1 const
// near_mem_slave_bvalid          O     1 const
// near_mem_slave_bresp           O     2 const
// near_mem_slave_arready         O     1 const
// near_mem_slave_rvalid          O     1 const
// near_mem_slave_rresp           O     2 const
// near_mem_slave_rdata           O    64 const
// RDY_external_interrupt_req     O     1 const
// RDY_timer_interrupt_req        O     1 const
// RDY_software_interrupt_req     O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// imem_master_awready            I     1
// imem_master_wready             I     1
// imem_master_bvalid             I     1
// imem_master_bresp              I     2 reg
// imem_master_arready            I     1
// imem_master_rvalid             I     1
// imem_master_rresp              I     2 reg
// imem_master_rdata              I    64 reg
// dmem_master_awready            I     1
// dmem_master_wready             I     1
// dmem_master_bvalid             I     1
// dmem_master_bresp              I     2 reg
// dmem_master_arready            I     1
// dmem_master_rvalid             I     1
// dmem_master_rresp              I     2 reg
// dmem_master_rdata              I    64 reg
// near_mem_slave_awvalid         I     1 unused
// near_mem_slave_awaddr          I    64 unused
// near_mem_slave_awprot          I     3 unused
// near_mem_slave_wvalid          I     1 unused
// near_mem_slave_wdata           I    64 unused
// near_mem_slave_wstrb           I     8 unused
// near_mem_slave_bready          I     1 unused
// near_mem_slave_arvalid         I     1 unused
// near_mem_slave_araddr          I    64 unused
// near_mem_slave_arprot          I     3 unused
// near_mem_slave_rready          I     1 unused
// external_interrupt_req_set_not_clear  I     1
// timer_interrupt_req_set_not_clear  I     1
// software_interrupt_req_set_not_clear  I     1
// EN_hart0_server_reset_request_put  I     1
// EN_hart0_server_reset_response_get  I     1
// EN_external_interrupt_req      I     1
// EN_timer_interrupt_req         I     1
// EN_software_interrupt_req      I     1
//
// Combinational paths from inputs to outputs:
//   (imem_master_awready, imem_master_wready) -> imem_master_bready
//   (imem_master_awready,
//    imem_master_wready,
//    imem_master_arready,
//    dmem_master_awready,
//    dmem_master_wready) -> imem_master_rready
//   (imem_master_awready,
//    imem_master_wready,
//    dmem_master_awready,
//    dmem_master_wready,
//    dmem_master_arready) -> dmem_master_rready
//   (dmem_master_awready, dmem_master_wready) -> dmem_master_bready
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCPU(CLK,
	     RST_N,

	     EN_hart0_server_reset_request_put,
	     RDY_hart0_server_reset_request_put,

	     EN_hart0_server_reset_response_get,
	     RDY_hart0_server_reset_response_get,

	     imem_master_awvalid,

	     imem_master_awaddr,

	     imem_master_awprot,

	     imem_master_awready,

	     imem_master_wvalid,

	     imem_master_wdata,

	     imem_master_wstrb,

	     imem_master_wready,

	     imem_master_bvalid,
	     imem_master_bresp,

	     imem_master_bready,

	     imem_master_arvalid,

	     imem_master_araddr,

	     imem_master_arprot,

	     imem_master_arready,

	     imem_master_rvalid,
	     imem_master_rresp,
	     imem_master_rdata,

	     imem_master_rready,

	     dmem_master_awvalid,

	     dmem_master_awaddr,

	     dmem_master_awprot,

	     dmem_master_awready,

	     dmem_master_wvalid,

	     dmem_master_wdata,

	     dmem_master_wstrb,

	     dmem_master_wready,

	     dmem_master_bvalid,
	     dmem_master_bresp,

	     dmem_master_bready,

	     dmem_master_arvalid,

	     dmem_master_araddr,

	     dmem_master_arprot,

	     dmem_master_arready,

	     dmem_master_rvalid,
	     dmem_master_rresp,
	     dmem_master_rdata,

	     dmem_master_rready,

	     near_mem_slave_awvalid,
	     near_mem_slave_awaddr,
	     near_mem_slave_awprot,

	     near_mem_slave_awready,

	     near_mem_slave_wvalid,
	     near_mem_slave_wdata,
	     near_mem_slave_wstrb,

	     near_mem_slave_wready,

	     near_mem_slave_bvalid,

	     near_mem_slave_bresp,

	     near_mem_slave_bready,

	     near_mem_slave_arvalid,
	     near_mem_slave_araddr,
	     near_mem_slave_arprot,

	     near_mem_slave_arready,

	     near_mem_slave_rvalid,

	     near_mem_slave_rresp,

	     near_mem_slave_rdata,

	     near_mem_slave_rready,

	     external_interrupt_req_set_not_clear,
	     EN_external_interrupt_req,
	     RDY_external_interrupt_req,

	     timer_interrupt_req_set_not_clear,
	     EN_timer_interrupt_req,
	     RDY_timer_interrupt_req,

	     software_interrupt_req_set_not_clear,
	     EN_software_interrupt_req,
	     RDY_software_interrupt_req);
  parameter [63 : 0] pc_reset_value = 64'b0;
  input  CLK;
  input  RST_N;

  // action method hart0_server_reset_request_put
  input  EN_hart0_server_reset_request_put;
  output RDY_hart0_server_reset_request_put;

  // action method hart0_server_reset_response_get
  input  EN_hart0_server_reset_response_get;
  output RDY_hart0_server_reset_response_get;

  // value method imem_master_m_awvalid
  output imem_master_awvalid;

  // value method imem_master_m_awaddr
  output [63 : 0] imem_master_awaddr;

  // value method imem_master_m_awprot
  output [2 : 0] imem_master_awprot;

  // value method imem_master_m_awuser

  // action method imem_master_m_awready
  input  imem_master_awready;

  // value method imem_master_m_wvalid
  output imem_master_wvalid;

  // value method imem_master_m_wdata
  output [63 : 0] imem_master_wdata;

  // value method imem_master_m_wstrb
  output [7 : 0] imem_master_wstrb;

  // action method imem_master_m_wready
  input  imem_master_wready;

  // action method imem_master_m_bvalid
  input  imem_master_bvalid;
  input  [1 : 0] imem_master_bresp;

  // value method imem_master_m_bready
  output imem_master_bready;

  // value method imem_master_m_arvalid
  output imem_master_arvalid;

  // value method imem_master_m_araddr
  output [63 : 0] imem_master_araddr;

  // value method imem_master_m_arprot
  output [2 : 0] imem_master_arprot;

  // value method imem_master_m_aruser

  // action method imem_master_m_arready
  input  imem_master_arready;

  // action method imem_master_m_rvalid
  input  imem_master_rvalid;
  input  [1 : 0] imem_master_rresp;
  input  [63 : 0] imem_master_rdata;

  // value method imem_master_m_rready
  output imem_master_rready;

  // value method dmem_master_m_awvalid
  output dmem_master_awvalid;

  // value method dmem_master_m_awaddr
  output [63 : 0] dmem_master_awaddr;

  // value method dmem_master_m_awprot
  output [2 : 0] dmem_master_awprot;

  // value method dmem_master_m_awuser

  // action method dmem_master_m_awready
  input  dmem_master_awready;

  // value method dmem_master_m_wvalid
  output dmem_master_wvalid;

  // value method dmem_master_m_wdata
  output [63 : 0] dmem_master_wdata;

  // value method dmem_master_m_wstrb
  output [7 : 0] dmem_master_wstrb;

  // action method dmem_master_m_wready
  input  dmem_master_wready;

  // action method dmem_master_m_bvalid
  input  dmem_master_bvalid;
  input  [1 : 0] dmem_master_bresp;

  // value method dmem_master_m_bready
  output dmem_master_bready;

  // value method dmem_master_m_arvalid
  output dmem_master_arvalid;

  // value method dmem_master_m_araddr
  output [63 : 0] dmem_master_araddr;

  // value method dmem_master_m_arprot
  output [2 : 0] dmem_master_arprot;

  // value method dmem_master_m_aruser

  // action method dmem_master_m_arready
  input  dmem_master_arready;

  // action method dmem_master_m_rvalid
  input  dmem_master_rvalid;
  input  [1 : 0] dmem_master_rresp;
  input  [63 : 0] dmem_master_rdata;

  // value method dmem_master_m_rready
  output dmem_master_rready;

  // action method near_mem_slave_m_awvalid
  input  near_mem_slave_awvalid;
  input  [63 : 0] near_mem_slave_awaddr;
  input  [2 : 0] near_mem_slave_awprot;

  // value method near_mem_slave_m_awready
  output near_mem_slave_awready;

  // action method near_mem_slave_m_wvalid
  input  near_mem_slave_wvalid;
  input  [63 : 0] near_mem_slave_wdata;
  input  [7 : 0] near_mem_slave_wstrb;

  // value method near_mem_slave_m_wready
  output near_mem_slave_wready;

  // value method near_mem_slave_m_bvalid
  output near_mem_slave_bvalid;

  // value method near_mem_slave_m_bresp
  output [1 : 0] near_mem_slave_bresp;

  // value method near_mem_slave_m_buser

  // action method near_mem_slave_m_bready
  input  near_mem_slave_bready;

  // action method near_mem_slave_m_arvalid
  input  near_mem_slave_arvalid;
  input  [63 : 0] near_mem_slave_araddr;
  input  [2 : 0] near_mem_slave_arprot;

  // value method near_mem_slave_m_arready
  output near_mem_slave_arready;

  // value method near_mem_slave_m_rvalid
  output near_mem_slave_rvalid;

  // value method near_mem_slave_m_rresp
  output [1 : 0] near_mem_slave_rresp;

  // value method near_mem_slave_m_rdata
  output [63 : 0] near_mem_slave_rdata;

  // value method near_mem_slave_m_ruser

  // action method near_mem_slave_m_rready
  input  near_mem_slave_rready;

  // action method external_interrupt_req
  input  external_interrupt_req_set_not_clear;
  input  EN_external_interrupt_req;
  output RDY_external_interrupt_req;

  // action method timer_interrupt_req
  input  timer_interrupt_req_set_not_clear;
  input  EN_timer_interrupt_req;
  output RDY_timer_interrupt_req;

  // action method software_interrupt_req
  input  software_interrupt_req_set_not_clear;
  input  EN_software_interrupt_req;
  output RDY_software_interrupt_req;

  // signals for module outputs
  wire [63 : 0] dmem_master_araddr,
		dmem_master_awaddr,
		dmem_master_wdata,
		imem_master_araddr,
		imem_master_awaddr,
		imem_master_wdata,
		near_mem_slave_rdata;
  wire [7 : 0] dmem_master_wstrb, imem_master_wstrb;
  wire [2 : 0] dmem_master_arprot,
	       dmem_master_awprot,
	       imem_master_arprot,
	       imem_master_awprot;
  wire [1 : 0] near_mem_slave_bresp, near_mem_slave_rresp;
  wire RDY_external_interrupt_req,
       RDY_hart0_server_reset_request_put,
       RDY_hart0_server_reset_response_get,
       RDY_software_interrupt_req,
       RDY_timer_interrupt_req,
       dmem_master_arvalid,
       dmem_master_awvalid,
       dmem_master_bready,
       dmem_master_rready,
       dmem_master_wvalid,
       imem_master_arvalid,
       imem_master_awvalid,
       imem_master_bready,
       imem_master_rready,
       imem_master_wvalid,
       near_mem_slave_arready,
       near_mem_slave_awready,
       near_mem_slave_bvalid,
       near_mem_slave_rvalid,
       near_mem_slave_wready;

  // register cfg_logdelay
  reg [63 : 0] cfg_logdelay;
  wire [63 : 0] cfg_logdelay$D_IN;
  wire cfg_logdelay$EN;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register imem_rg_f3
  reg [2 : 0] imem_rg_f3;
  wire [2 : 0] imem_rg_f3$D_IN;
  wire imem_rg_f3$EN;

  // register imem_rg_instr_15_0
  reg [15 : 0] imem_rg_instr_15_0;
  wire [15 : 0] imem_rg_instr_15_0$D_IN;
  wire imem_rg_instr_15_0$EN;

  // register imem_rg_mstatus_MXR
  reg imem_rg_mstatus_MXR;
  wire imem_rg_mstatus_MXR$D_IN, imem_rg_mstatus_MXR$EN;

  // register imem_rg_pc
  reg [63 : 0] imem_rg_pc;
  reg [63 : 0] imem_rg_pc$D_IN;
  wire imem_rg_pc$EN;

  // register imem_rg_priv
  reg [1 : 0] imem_rg_priv;
  reg [1 : 0] imem_rg_priv$D_IN;
  wire imem_rg_priv$EN;

  // register imem_rg_satp
  reg [63 : 0] imem_rg_satp;
  wire [63 : 0] imem_rg_satp$D_IN;
  wire imem_rg_satp$EN;

  // register imem_rg_sstatus_SUM
  reg imem_rg_sstatus_SUM;
  wire imem_rg_sstatus_SUM$D_IN, imem_rg_sstatus_SUM$EN;

  // register rg_cur_priv
  reg [1 : 0] rg_cur_priv;
  reg [1 : 0] rg_cur_priv$D_IN;
  wire rg_cur_priv$EN;

  // register rg_halt
  reg rg_halt;
  wire rg_halt$D_IN, rg_halt$EN;

  // register rg_start_CPI_cycles
  reg [63 : 0] rg_start_CPI_cycles;
  wire [63 : 0] rg_start_CPI_cycles$D_IN;
  wire rg_start_CPI_cycles$EN;

  // register rg_start_CPI_instrs
  reg [63 : 0] rg_start_CPI_instrs;
  wire [63 : 0] rg_start_CPI_instrs$D_IN;
  wire rg_start_CPI_instrs$EN;

  // register rg_state
  reg [3 : 0] rg_state;
  reg [3 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register stage1_rg_full
  reg stage1_rg_full;
  reg stage1_rg_full$D_IN;
  wire stage1_rg_full$EN;

  // register stage2_rg_full
  reg stage2_rg_full;
  reg stage2_rg_full$D_IN;
  wire stage2_rg_full$EN;

  // register stage2_rg_stage2
  reg [297 : 0] stage2_rg_stage2;
  wire [297 : 0] stage2_rg_stage2$D_IN;
  wire stage2_rg_stage2$EN;

  // register stage3_rg_full
  reg stage3_rg_full;
  wire stage3_rg_full$D_IN, stage3_rg_full$EN;

  // register stage3_rg_stage3
  reg [167 : 0] stage3_rg_stage3;
  wire [167 : 0] stage3_rg_stage3$D_IN;
  wire stage3_rg_stage3$EN;

  // ports of submodule csr_regfile
  reg [63 : 0] csr_regfile$csr_trap_actions_xtval;
  reg [3 : 0] csr_regfile$csr_trap_actions_exc_code;
  reg [1 : 0] csr_regfile$csr_ret_actions_from_priv;
  wire [193 : 0] csr_regfile$csr_trap_actions;
  wire [129 : 0] csr_regfile$csr_ret_actions;
  wire [64 : 0] csr_regfile$read_csr;
  wire [63 : 0] csr_regfile$csr_trap_actions_pc,
		csr_regfile$mav_csr_write_word,
		csr_regfile$read_csr_mcycle,
		csr_regfile$read_csr_minstret,
		csr_regfile$read_mstatus,
		csr_regfile$read_satp,
		csr_regfile$read_sstatus;
  wire [27 : 0] csr_regfile$read_misa;
  wire [11 : 0] csr_regfile$access_permitted_1_csr_addr,
		csr_regfile$access_permitted_2_csr_addr,
		csr_regfile$csr_counter_read_fault_csr_addr,
		csr_regfile$mav_csr_write_csr_addr,
		csr_regfile$mav_read_csr_csr_addr,
		csr_regfile$read_csr_csr_addr,
		csr_regfile$read_csr_port2_csr_addr;
  wire [4 : 0] csr_regfile$interrupt_pending;
  wire [1 : 0] csr_regfile$access_permitted_1_priv,
	       csr_regfile$access_permitted_2_priv,
	       csr_regfile$csr_counter_read_fault_priv,
	       csr_regfile$csr_trap_actions_from_priv,
	       csr_regfile$interrupt_pending_cur_priv;
  wire csr_regfile$EN_csr_minstret_incr,
       csr_regfile$EN_csr_ret_actions,
       csr_regfile$EN_csr_trap_actions,
       csr_regfile$EN_debug,
       csr_regfile$EN_external_interrupt_req,
       csr_regfile$EN_mav_csr_write,
       csr_regfile$EN_mav_read_csr,
       csr_regfile$EN_server_reset_request_put,
       csr_regfile$EN_server_reset_response_get,
       csr_regfile$EN_software_interrupt_req,
       csr_regfile$EN_timer_interrupt_req,
       csr_regfile$RDY_server_reset_request_put,
       csr_regfile$RDY_server_reset_response_get,
       csr_regfile$access_permitted_1,
       csr_regfile$access_permitted_1_read_not_write,
       csr_regfile$access_permitted_2,
       csr_regfile$access_permitted_2_read_not_write,
       csr_regfile$csr_trap_actions_interrupt,
       csr_regfile$external_interrupt_req_set_not_clear,
       csr_regfile$software_interrupt_req_set_not_clear,
       csr_regfile$timer_interrupt_req_set_not_clear,
       csr_regfile$wfi_resume;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule gpr_regfile
  wire [63 : 0] gpr_regfile$read_rs1,
		gpr_regfile$read_rs2,
		gpr_regfile$write_rd_rd_val;
  wire [4 : 0] gpr_regfile$read_rs1_port2_rs1,
	       gpr_regfile$read_rs1_rs1,
	       gpr_regfile$read_rs2_rs2,
	       gpr_regfile$write_rd_rd;
  wire gpr_regfile$EN_server_reset_request_put,
       gpr_regfile$EN_server_reset_response_get,
       gpr_regfile$EN_write_rd,
       gpr_regfile$RDY_server_reset_request_put,
       gpr_regfile$RDY_server_reset_response_get;

  // ports of submodule near_mem
  reg [63 : 0] near_mem$imem_req_addr;
  reg [1 : 0] near_mem$dmem_req_op, near_mem$imem_req_priv;
  reg near_mem$imem_req_mstatus_MXR, near_mem$imem_req_sstatus_SUM;
  wire [63 : 0] near_mem$dmem_master_araddr,
		near_mem$dmem_master_awaddr,
		near_mem$dmem_master_rdata,
		near_mem$dmem_master_wdata,
		near_mem$dmem_req_addr,
		near_mem$dmem_req_satp,
		near_mem$dmem_req_store_value,
		near_mem$dmem_word64,
		near_mem$imem_master_araddr,
		near_mem$imem_master_awaddr,
		near_mem$imem_master_rdata,
		near_mem$imem_master_wdata,
		near_mem$imem_pc,
		near_mem$imem_req_satp,
		near_mem$near_mem_slave_araddr,
		near_mem$near_mem_slave_awaddr,
		near_mem$near_mem_slave_rdata,
		near_mem$near_mem_slave_wdata;
  wire [31 : 0] near_mem$imem_instr;
  wire [7 : 0] near_mem$dmem_master_wstrb,
	       near_mem$imem_master_wstrb,
	       near_mem$near_mem_slave_wstrb,
	       near_mem$server_fence_request_put;
  wire [6 : 0] near_mem$dmem_req_amo_funct7;
  wire [3 : 0] near_mem$dmem_exc_code, near_mem$imem_exc_code;
  wire [2 : 0] near_mem$dmem_master_arprot,
	       near_mem$dmem_master_awprot,
	       near_mem$dmem_req_f3,
	       near_mem$imem_master_arprot,
	       near_mem$imem_master_awprot,
	       near_mem$imem_req_f3,
	       near_mem$near_mem_slave_arprot,
	       near_mem$near_mem_slave_awprot;
  wire [1 : 0] near_mem$dmem_master_bresp,
	       near_mem$dmem_master_rresp,
	       near_mem$dmem_req_priv,
	       near_mem$imem_master_bresp,
	       near_mem$imem_master_rresp,
	       near_mem$near_mem_slave_bresp,
	       near_mem$near_mem_slave_rresp;
  wire near_mem$EN_dmem_req,
       near_mem$EN_imem_req,
       near_mem$EN_server_fence_i_request_put,
       near_mem$EN_server_fence_i_response_get,
       near_mem$EN_server_fence_request_put,
       near_mem$EN_server_fence_response_get,
       near_mem$EN_server_reset_request_put,
       near_mem$EN_server_reset_response_get,
       near_mem$EN_sfence_vma,
       near_mem$RDY_server_fence_i_request_put,
       near_mem$RDY_server_fence_i_response_get,
       near_mem$RDY_server_fence_request_put,
       near_mem$RDY_server_fence_response_get,
       near_mem$RDY_server_reset_request_put,
       near_mem$RDY_server_reset_response_get,
       near_mem$dmem_exc,
       near_mem$dmem_master_arready,
       near_mem$dmem_master_arvalid,
       near_mem$dmem_master_awready,
       near_mem$dmem_master_awvalid,
       near_mem$dmem_master_bready,
       near_mem$dmem_master_bvalid,
       near_mem$dmem_master_rready,
       near_mem$dmem_master_rvalid,
       near_mem$dmem_master_wready,
       near_mem$dmem_master_wvalid,
       near_mem$dmem_req_mstatus_MXR,
       near_mem$dmem_req_sstatus_SUM,
       near_mem$dmem_valid,
       near_mem$imem_exc,
       near_mem$imem_master_arready,
       near_mem$imem_master_arvalid,
       near_mem$imem_master_awready,
       near_mem$imem_master_awvalid,
       near_mem$imem_master_bready,
       near_mem$imem_master_bvalid,
       near_mem$imem_master_rready,
       near_mem$imem_master_rvalid,
       near_mem$imem_master_wready,
       near_mem$imem_master_wvalid,
       near_mem$imem_valid,
       near_mem$near_mem_slave_arready,
       near_mem$near_mem_slave_arvalid,
       near_mem$near_mem_slave_awready,
       near_mem$near_mem_slave_awvalid,
       near_mem$near_mem_slave_bready,
       near_mem$near_mem_slave_bvalid,
       near_mem$near_mem_slave_rready,
       near_mem$near_mem_slave_rvalid,
       near_mem$near_mem_slave_wready,
       near_mem$near_mem_slave_wvalid;

  // ports of submodule stage1_f_reset_reqs
  wire stage1_f_reset_reqs$CLR,
       stage1_f_reset_reqs$DEQ,
       stage1_f_reset_reqs$EMPTY_N,
       stage1_f_reset_reqs$ENQ,
       stage1_f_reset_reqs$FULL_N;

  // ports of submodule stage1_f_reset_rsps
  wire stage1_f_reset_rsps$CLR,
       stage1_f_reset_rsps$DEQ,
       stage1_f_reset_rsps$EMPTY_N,
       stage1_f_reset_rsps$ENQ,
       stage1_f_reset_rsps$FULL_N;

  // ports of submodule stage2_f_reset_reqs
  wire stage2_f_reset_reqs$CLR,
       stage2_f_reset_reqs$DEQ,
       stage2_f_reset_reqs$EMPTY_N,
       stage2_f_reset_reqs$ENQ,
       stage2_f_reset_reqs$FULL_N;

  // ports of submodule stage2_f_reset_rsps
  wire stage2_f_reset_rsps$CLR,
       stage2_f_reset_rsps$DEQ,
       stage2_f_reset_rsps$EMPTY_N,
       stage2_f_reset_rsps$ENQ,
       stage2_f_reset_rsps$FULL_N;

  // ports of submodule stage2_mbox
  wire [63 : 0] stage2_mbox$req_v1, stage2_mbox$req_v2, stage2_mbox$word;
  wire [3 : 0] stage2_mbox$set_verbosity_verbosity;
  wire [2 : 0] stage2_mbox$req_f3;
  wire stage2_mbox$EN_req,
       stage2_mbox$EN_req_reset,
       stage2_mbox$EN_rsp_reset,
       stage2_mbox$EN_set_verbosity,
       stage2_mbox$req_is_OP_not_OP_32,
       stage2_mbox$valid;

  // ports of submodule stage3_f_reset_reqs
  wire stage3_f_reset_reqs$CLR,
       stage3_f_reset_reqs$DEQ,
       stage3_f_reset_reqs$EMPTY_N,
       stage3_f_reset_reqs$ENQ,
       stage3_f_reset_reqs$FULL_N;

  // ports of submodule stage3_f_reset_rsps
  wire stage3_f_reset_rsps$CLR,
       stage3_f_reset_rsps$DEQ,
       stage3_f_reset_rsps$EMPTY_N,
       stage3_f_reset_rsps$ENQ,
       stage3_f_reset_rsps$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_imem_rl_fetch_next_32b,
       CAN_FIRE_RL_rl_WFI_resume,
       CAN_FIRE_RL_rl_finish_FENCE,
       CAN_FIRE_RL_rl_finish_FENCE_I,
       CAN_FIRE_RL_rl_finish_SFENCE_VMA,
       CAN_FIRE_RL_rl_pipe,
       CAN_FIRE_RL_rl_reset_complete,
       CAN_FIRE_RL_rl_reset_from_WFI,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_show_pipe,
       CAN_FIRE_RL_rl_stage1_CSRR_S_or_C,
       CAN_FIRE_RL_rl_stage1_CSRR_W,
       CAN_FIRE_RL_rl_stage1_FENCE,
       CAN_FIRE_RL_rl_stage1_FENCE_I,
       CAN_FIRE_RL_rl_stage1_SFENCE_VMA,
       CAN_FIRE_RL_rl_stage1_WFI,
       CAN_FIRE_RL_rl_stage1_interrupt,
       CAN_FIRE_RL_rl_stage1_restart_after_csrrx,
       CAN_FIRE_RL_rl_stage1_trap,
       CAN_FIRE_RL_rl_stage1_xRET,
       CAN_FIRE_RL_rl_stage2_nonpipe,
       CAN_FIRE_RL_stage1_rl_reset,
       CAN_FIRE_RL_stage2_rl_reset,
       CAN_FIRE_RL_stage3_rl_reset,
       CAN_FIRE_dmem_master_m_arready,
       CAN_FIRE_dmem_master_m_awready,
       CAN_FIRE_dmem_master_m_bvalid,
       CAN_FIRE_dmem_master_m_rvalid,
       CAN_FIRE_dmem_master_m_wready,
       CAN_FIRE_external_interrupt_req,
       CAN_FIRE_hart0_server_reset_request_put,
       CAN_FIRE_hart0_server_reset_response_get,
       CAN_FIRE_imem_master_m_arready,
       CAN_FIRE_imem_master_m_awready,
       CAN_FIRE_imem_master_m_bvalid,
       CAN_FIRE_imem_master_m_rvalid,
       CAN_FIRE_imem_master_m_wready,
       CAN_FIRE_near_mem_slave_m_arvalid,
       CAN_FIRE_near_mem_slave_m_awvalid,
       CAN_FIRE_near_mem_slave_m_bready,
       CAN_FIRE_near_mem_slave_m_rready,
       CAN_FIRE_near_mem_slave_m_wvalid,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       WILL_FIRE_RL_imem_rl_fetch_next_32b,
       WILL_FIRE_RL_rl_WFI_resume,
       WILL_FIRE_RL_rl_finish_FENCE,
       WILL_FIRE_RL_rl_finish_FENCE_I,
       WILL_FIRE_RL_rl_finish_SFENCE_VMA,
       WILL_FIRE_RL_rl_pipe,
       WILL_FIRE_RL_rl_reset_complete,
       WILL_FIRE_RL_rl_reset_from_WFI,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_show_pipe,
       WILL_FIRE_RL_rl_stage1_CSRR_S_or_C,
       WILL_FIRE_RL_rl_stage1_CSRR_W,
       WILL_FIRE_RL_rl_stage1_FENCE,
       WILL_FIRE_RL_rl_stage1_FENCE_I,
       WILL_FIRE_RL_rl_stage1_SFENCE_VMA,
       WILL_FIRE_RL_rl_stage1_WFI,
       WILL_FIRE_RL_rl_stage1_interrupt,
       WILL_FIRE_RL_rl_stage1_restart_after_csrrx,
       WILL_FIRE_RL_rl_stage1_trap,
       WILL_FIRE_RL_rl_stage1_xRET,
       WILL_FIRE_RL_rl_stage2_nonpipe,
       WILL_FIRE_RL_stage1_rl_reset,
       WILL_FIRE_RL_stage2_rl_reset,
       WILL_FIRE_RL_stage3_rl_reset,
       WILL_FIRE_dmem_master_m_arready,
       WILL_FIRE_dmem_master_m_awready,
       WILL_FIRE_dmem_master_m_bvalid,
       WILL_FIRE_dmem_master_m_rvalid,
       WILL_FIRE_dmem_master_m_wready,
       WILL_FIRE_external_interrupt_req,
       WILL_FIRE_hart0_server_reset_request_put,
       WILL_FIRE_hart0_server_reset_response_get,
       WILL_FIRE_imem_master_m_arready,
       WILL_FIRE_imem_master_m_awready,
       WILL_FIRE_imem_master_m_bvalid,
       WILL_FIRE_imem_master_m_rvalid,
       WILL_FIRE_imem_master_m_wready,
       WILL_FIRE_near_mem_slave_m_arvalid,
       WILL_FIRE_near_mem_slave_m_awvalid,
       WILL_FIRE_near_mem_slave_m_bready,
       WILL_FIRE_near_mem_slave_m_rready,
       WILL_FIRE_near_mem_slave_m_wvalid,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req;

  // inputs to muxes for submodule ports
  reg [63 : 0] MUX_csr_regfile$mav_csr_write_2__VAL_2;
  wire [63 : 0] MUX_near_mem$imem_req_2__VAL_1,
		MUX_near_mem$imem_req_2__VAL_3,
		MUX_near_mem$imem_req_2__VAL_5,
		MUX_near_mem$imem_req_2__VAL_6;
  wire [3 : 0] MUX_rg_state$write_1__VAL_1, MUX_rg_state$write_1__VAL_2;
  wire MUX_csr_regfile$mav_csr_write_1__SEL_1,
       MUX_gpr_regfile$write_rd_1__SEL_1,
       MUX_gpr_regfile$write_rd_1__SEL_3,
       MUX_imem_rg_f3$write_1__SEL_1,
       MUX_imem_rg_mstatus_MXR$write_1__SEL_2,
       MUX_imem_rg_pc$write_1__SEL_3,
       MUX_imem_rg_pc$write_1__SEL_4,
       MUX_imem_rg_priv$write_1__SEL_2,
       MUX_near_mem$imem_req_1__SEL_6,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_5,
       MUX_rg_state$write_1__SEL_6,
       MUX_rg_state$write_1__SEL_7,
       MUX_rg_state$write_1__SEL_8,
       MUX_rg_state$write_1__SEL_9,
       MUX_stage1_rg_full$write_1__VAL_2,
       MUX_stage2_rg_full$write_1__VAL_2;

  // remaining internal signals
  reg [63 : 0] CASE_theResult__038_BITS_6_TO_0_0b1100011_data_ETC__q20,
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066,
	       _theResult_____1_fst__h12361,
	       alu_outputs___1_val1__h11518,
	       rs1_val__h18144,
	       x_out_bypass_rd_val__h4765,
	       x_out_data_to_stage2_addr__h11149,
	       x_out_data_to_stage2_val1__h11150,
	       x_out_data_to_stage3_rd_val__h4427;
  reg [4 : 0] x_out_bypass_rd__h4764, x_out_data_to_stage3_rd__h4426;
  reg [3 : 0] CASE_rg_cur_priv_0b0_8_0b1_9_11__q13,
	      CASE_theResult__038_BITS_14_TO_12_0b0_4_0b1_5_11__q15,
	      CASE_theResult__038_BITS_14_TO_12_0b0_IF_IF_NO_ETC__q16,
	      CASE_theResult__038_BITS_31_TO_20_0b0_CASE_rg__ETC__q14,
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d811,
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829,
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d832,
	      alu_outputs_exc_code__h11911;
  reg [2 : 0] CASE_theResult__038_BITS_6_TO_0_0b11_1_0b10011_ETC__q17,
	      IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917;
  reg [1 : 0] CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q1,
	      CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q2;
  reg CASE_theResult__038_BITS_6_TO_0_0b11_NOT_theRe_ETC__q11,
      CASE_theResult__038_BITS_6_TO_0_0b11_theResult_ETC__q12,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d680,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689,
      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d756,
      IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d133,
      IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d142,
      TASK_testplusargs___d1184,
      TASK_testplusargs___d1185;
  wire [127 : 0] csr_regfile_read_csr_mcycle__9_MINUS_rg_start__ETC___d1395;
  wire [63 : 0] IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1067,
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1068,
		IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d963,
		IF_csr_regfile_read_csr_IF_NOT_stage1_rg_full__ETC___d1341,
		SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLU_ETC___d974,
		_theResult_____1_fst__h12354,
		_theResult_____1_fst__h12389,
		_theResult____h22853,
		_theResult___fst__h12466,
		_theResult___fst__h12473,
		_theResult___fst__h12580,
		_theResult___snd__h13738,
		alu_outputs___1_addr__h11271,
		alu_outputs___1_addr__h11293,
		alu_outputs___1_addr__h11319,
		alu_outputs___1_addr__h11569,
		alu_outputs___1_addr__h11588,
		alu_outputs___1_val1__h11434,
		alu_outputs___1_val1__h11472,
		alu_outputs___1_val1__h11495,
		alu_outputs___1_val1__h11534,
		alu_outputs___1_val1__h11550,
		alu_outputs___1_val1__h11869,
		alu_outputs___1_val1__h11890,
		branch_target__h11251,
		cpi__h22855,
		cpifrac__h22856,
		data_to_stage2_addr__h11141,
		delta_CPI_cycles__h22851,
		delta_CPI_instrs___1__h22888,
		delta_CPI_instrs__h22852,
		fall_through_pc__h11105,
		imem_rg_pc_PLUS_SEXT_theResult__038_BIT_31_CON_ETC__q5,
		next_pc___1__h13238,
		next_pc__h13236,
		output_stage2___1_bypass_rd_val__h4753,
		rd_val___1__h12342,
		rd_val___1__h12350,
		rd_val___1__h12357,
		rd_val___1__h12364,
		rd_val___1__h12371,
		rd_val___1__h12378,
		rd_val___1__h13767,
		rd_val___1__h13798,
		rd_val___1__h13852,
		rd_val___1__h13881,
		rd_val___1__h13933,
		rd_val___1__h13981,
		rd_val___1__h13987,
		rd_val___1__h14032,
		rd_val__h11062,
		rd_val__h13634,
		rd_val__h13686,
		rd_val__h13708,
		rd_val__h5054,
		rs1_val__h17655,
		rs1_val_bypassed__h3046,
		rs2_val__h11247,
		trap_info_tval__h13075,
		val__h11064,
		val__h5056,
		value__h13131,
		x__h22854,
		x_out_data_to_stage2_val2__h11151,
		x_out_next_pc__h11118,
		y__h18445;
  wire [31 : 0] IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d460,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d461,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d463,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d465,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d467,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d469,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d470,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d471,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d473,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d474,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d475,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d477,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d479,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d480,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d482,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d483,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d484,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d485,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d486,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d487,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d488,
		IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d489,
		_theResult____h3038,
		_theResult___fst__h5274,
		_theResult___fst__h5302,
		alu_outputs___1_addr1569_BITS_31_TO_0__q19,
		instr___1__h5102,
		instr__h10132,
		instr__h10290,
		instr__h10386,
		instr__h10539,
		instr__h10738,
		instr__h10889,
		instr__h3036,
		instr__h5374,
		instr__h5519,
		instr__h5711,
		instr__h5906,
		instr__h6135,
		instr__h6589,
		instr__h6705,
		instr__h6770,
		instr__h7087,
		instr__h7425,
		instr__h7609,
		instr__h7738,
		instr__h7965,
		instr__h8220,
		instr__h8392,
		instr__h8561,
		instr__h8750,
		instr__h8939,
		instr__h9056,
		instr__h9234,
		instr__h9353,
		instr__h9448,
		instr__h9584,
		instr__h9720,
		instr__h9856,
		instr__h9994,
		instr_out___1__h5243,
		instr_out___1__h5276,
		instr_out___1__h5304,
		rs1_val_bypassed046_BITS_31_TO_0_MINUS_rs2_val_ETC__q10,
		rs1_val_bypassed046_BITS_31_TO_0_PLUS_rs2_val1_ETC__q9,
		rs1_val_bypassed046_BITS_31_TO_0_SRL_rs2_val12_ETC__q8,
		rs1_val_bypassed046_BITS_31_TO_0__q7,
		tmp__h13880,
		v32__h11523,
		x__h13801,
		x__h13855,
		x__h13990,
		x__h14035,
		x_out_data_to_stage2_instr__h11146;
  wire [20 : 0] SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d286,
		theResult__038_BIT_31_CONCAT_theResult__038_BI_ETC__q4;
  wire [19 : 0] imm20__h7477;
  wire [12 : 0] SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311,
		theResult__038_BIT_31_CONCAT_theResult__038_BI_ETC__q3;
  wire [11 : 0] imm12__h10387,
		imm12__h10739,
		imm12__h5375,
		imm12__h5712,
		imm12__h7349,
		imm12__h8018,
		imm12__h8233,
		imm12__h8429,
		imm12__h8766,
		offset__h6082,
		theResult__038_BITS_31_TO_20__q18,
		theResult__038_BITS_31_TO_25_CONCAT_theResult__ETC__q6;
  wire [9 : 0] funct10__h11504, nzimm10__h8016, nzimm10__h8231;
  wire [8 : 0] offset__h10301, offset__h6714;
  wire [7 : 0] offset__h10673, offset__h5144;
  wire [6 : 0] offset__h5654;
  wire [5 : 0] imm6__h7347, shamt__h11419;
  wire [4 : 0] offset_BITS_4_TO_0___h11014,
	       offset_BITS_4_TO_0___h5643,
	       offset_BITS_4_TO_0___h6074,
	       rd__h5714,
	       rs1__h5713,
	       x_out_data_to_stage2_rd__h11148;
  wire [3 : 0] IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d813,
	       IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_P_ETC___d768,
	       IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834,
	       IF_rg_cur_priv_0_EQ_0b11_79_OR_rg_cur_priv_0_E_ETC___d809,
	       alu_outputs___1_exc_code__h11865,
	       cur_verbosity__h1900,
	       x_out_trap_info_exc_code__h13078;
  wire [1 : 0] IF_near_mem_dmem_valid__10_THEN_IF_near_mem_dm_ETC___d113,
	       IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119,
	       IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178,
	       IF_stage2_rg_stage2_9_BITS_196_TO_192_49_EQ_0__ETC___d174,
	       IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_3_6_ETC___d116,
	       sxl__h3487,
	       uxl__h3488;
  wire IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1405,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d552,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d554,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d556,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759,
       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d711,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d718,
       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d786,
       IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d1392,
       IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d493,
       IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d495,
       NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_ETC___d599,
       NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38,
       NOT_near_mem_imem_exc__14_99_AND_IF_IF_NOT_nea_ETC___d900,
       NOT_near_mem_imem_exc__14_99_AND_IF_IF_NOT_nea_ETC___d941,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1204,
       NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_ETC___d202,
       NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_ETC___d207,
       NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1219,
       NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1230,
       NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1238,
       NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498,
       NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1241,
       NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1261,
       NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282,
       csr_regfile_interrupt_pending_rg_cur_priv_0_21_ETC___d1411,
       csr_regfile_read_misa__7_BIT_2_09_AND_IF_near__ETC___d296,
       csr_regfile_read_misa__7_BIT_2_09_AND_IF_near__ETC___d302,
       gpr_regfile_RDY_server_reset_request_put__170__ETC___d1182,
       gpr_regfile_RDY_server_reset_response_get__191_ETC___d1203,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1079,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1082,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1085,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1088,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1091,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1094,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1097,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1100,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1103,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1106,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1109,
       near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1112,
       near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_OR__ETC___d505,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_OR__ETC___d507,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7___d194,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764,
       rg_cur_priv_0_EQ_0b11_79_OR_rg_cur_priv_0_EQ_0_ETC___d807,
       rg_halt_211_OR_csr_regfile_interrupt_pending_r_ETC___d1223,
       rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305,
       rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1354,
       rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1365,
       rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1372,
       rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1389,
       rg_state_9_EQ_2_225_AND_stage3_rg_full_9_OR_NO_ETC___d1244;

  // action method hart0_server_reset_request_put
  assign RDY_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_reset_request_put =
	     EN_hart0_server_reset_request_put ;

  // action method hart0_server_reset_response_get
  assign RDY_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_reset_response_get =
	     EN_hart0_server_reset_response_get ;

  // value method imem_master_m_awvalid
  assign imem_master_awvalid = near_mem$imem_master_awvalid ;

  // value method imem_master_m_awaddr
  assign imem_master_awaddr = near_mem$imem_master_awaddr ;

  // value method imem_master_m_awprot
  assign imem_master_awprot = near_mem$imem_master_awprot ;

  // action method imem_master_m_awready
  assign CAN_FIRE_imem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_awready = 1'd1 ;

  // value method imem_master_m_wvalid
  assign imem_master_wvalid = near_mem$imem_master_wvalid ;

  // value method imem_master_m_wdata
  assign imem_master_wdata = near_mem$imem_master_wdata ;

  // value method imem_master_m_wstrb
  assign imem_master_wstrb = near_mem$imem_master_wstrb ;

  // action method imem_master_m_wready
  assign CAN_FIRE_imem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_wready = 1'd1 ;

  // action method imem_master_m_bvalid
  assign CAN_FIRE_imem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_bvalid = 1'd1 ;

  // value method imem_master_m_bready
  assign imem_master_bready = near_mem$imem_master_bready ;

  // value method imem_master_m_arvalid
  assign imem_master_arvalid = near_mem$imem_master_arvalid ;

  // value method imem_master_m_araddr
  assign imem_master_araddr = near_mem$imem_master_araddr ;

  // value method imem_master_m_arprot
  assign imem_master_arprot = near_mem$imem_master_arprot ;

  // action method imem_master_m_arready
  assign CAN_FIRE_imem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_arready = 1'd1 ;

  // action method imem_master_m_rvalid
  assign CAN_FIRE_imem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_rvalid = 1'd1 ;

  // value method imem_master_m_rready
  assign imem_master_rready = near_mem$imem_master_rready ;

  // value method dmem_master_m_awvalid
  assign dmem_master_awvalid = near_mem$dmem_master_awvalid ;

  // value method dmem_master_m_awaddr
  assign dmem_master_awaddr = near_mem$dmem_master_awaddr ;

  // value method dmem_master_m_awprot
  assign dmem_master_awprot = near_mem$dmem_master_awprot ;

  // action method dmem_master_m_awready
  assign CAN_FIRE_dmem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_awready = 1'd1 ;

  // value method dmem_master_m_wvalid
  assign dmem_master_wvalid = near_mem$dmem_master_wvalid ;

  // value method dmem_master_m_wdata
  assign dmem_master_wdata = near_mem$dmem_master_wdata ;

  // value method dmem_master_m_wstrb
  assign dmem_master_wstrb = near_mem$dmem_master_wstrb ;

  // action method dmem_master_m_wready
  assign CAN_FIRE_dmem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_wready = 1'd1 ;

  // action method dmem_master_m_bvalid
  assign CAN_FIRE_dmem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_bvalid = 1'd1 ;

  // value method dmem_master_m_bready
  assign dmem_master_bready = near_mem$dmem_master_bready ;

  // value method dmem_master_m_arvalid
  assign dmem_master_arvalid = near_mem$dmem_master_arvalid ;

  // value method dmem_master_m_araddr
  assign dmem_master_araddr = near_mem$dmem_master_araddr ;

  // value method dmem_master_m_arprot
  assign dmem_master_arprot = near_mem$dmem_master_arprot ;

  // action method dmem_master_m_arready
  assign CAN_FIRE_dmem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_arready = 1'd1 ;

  // action method dmem_master_m_rvalid
  assign CAN_FIRE_dmem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_rvalid = 1'd1 ;

  // value method dmem_master_m_rready
  assign dmem_master_rready = near_mem$dmem_master_rready ;

  // action method near_mem_slave_m_awvalid
  assign CAN_FIRE_near_mem_slave_m_awvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_awvalid = 1'd1 ;

  // value method near_mem_slave_m_awready
  assign near_mem_slave_awready = near_mem$near_mem_slave_awready ;

  // action method near_mem_slave_m_wvalid
  assign CAN_FIRE_near_mem_slave_m_wvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_wvalid = 1'd1 ;

  // value method near_mem_slave_m_wready
  assign near_mem_slave_wready = near_mem$near_mem_slave_wready ;

  // value method near_mem_slave_m_bvalid
  assign near_mem_slave_bvalid = near_mem$near_mem_slave_bvalid ;

  // value method near_mem_slave_m_bresp
  assign near_mem_slave_bresp = near_mem$near_mem_slave_bresp ;

  // action method near_mem_slave_m_bready
  assign CAN_FIRE_near_mem_slave_m_bready = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_bready = 1'd1 ;

  // action method near_mem_slave_m_arvalid
  assign CAN_FIRE_near_mem_slave_m_arvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_arvalid = 1'd1 ;

  // value method near_mem_slave_m_arready
  assign near_mem_slave_arready = near_mem$near_mem_slave_arready ;

  // value method near_mem_slave_m_rvalid
  assign near_mem_slave_rvalid = near_mem$near_mem_slave_rvalid ;

  // value method near_mem_slave_m_rresp
  assign near_mem_slave_rresp = near_mem$near_mem_slave_rresp ;

  // value method near_mem_slave_m_rdata
  assign near_mem_slave_rdata = near_mem$near_mem_slave_rdata ;

  // action method near_mem_slave_m_rready
  assign CAN_FIRE_near_mem_slave_m_rready = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_rready = 1'd1 ;

  // action method external_interrupt_req
  assign RDY_external_interrupt_req = 1'd1 ;
  assign CAN_FIRE_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_external_interrupt_req = EN_external_interrupt_req ;

  // action method timer_interrupt_req
  assign RDY_timer_interrupt_req = 1'd1 ;
  assign CAN_FIRE_timer_interrupt_req = 1'd1 ;
  assign WILL_FIRE_timer_interrupt_req = EN_timer_interrupt_req ;

  // action method software_interrupt_req
  assign RDY_software_interrupt_req = 1'd1 ;
  assign CAN_FIRE_software_interrupt_req = 1'd1 ;
  assign WILL_FIRE_software_interrupt_req = EN_software_interrupt_req ;

  // submodule csr_regfile
  mkCSR_RegFile csr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .access_permitted_1_csr_addr(csr_regfile$access_permitted_1_csr_addr),
			    .access_permitted_1_priv(csr_regfile$access_permitted_1_priv),
			    .access_permitted_1_read_not_write(csr_regfile$access_permitted_1_read_not_write),
			    .access_permitted_2_csr_addr(csr_regfile$access_permitted_2_csr_addr),
			    .access_permitted_2_priv(csr_regfile$access_permitted_2_priv),
			    .access_permitted_2_read_not_write(csr_regfile$access_permitted_2_read_not_write),
			    .csr_counter_read_fault_csr_addr(csr_regfile$csr_counter_read_fault_csr_addr),
			    .csr_counter_read_fault_priv(csr_regfile$csr_counter_read_fault_priv),
			    .csr_ret_actions_from_priv(csr_regfile$csr_ret_actions_from_priv),
			    .csr_trap_actions_exc_code(csr_regfile$csr_trap_actions_exc_code),
			    .csr_trap_actions_from_priv(csr_regfile$csr_trap_actions_from_priv),
			    .csr_trap_actions_interrupt(csr_regfile$csr_trap_actions_interrupt),
			    .csr_trap_actions_pc(csr_regfile$csr_trap_actions_pc),
			    .csr_trap_actions_xtval(csr_regfile$csr_trap_actions_xtval),
			    .external_interrupt_req_set_not_clear(csr_regfile$external_interrupt_req_set_not_clear),
			    .interrupt_pending_cur_priv(csr_regfile$interrupt_pending_cur_priv),
			    .mav_csr_write_csr_addr(csr_regfile$mav_csr_write_csr_addr),
			    .mav_csr_write_word(csr_regfile$mav_csr_write_word),
			    .mav_read_csr_csr_addr(csr_regfile$mav_read_csr_csr_addr),
			    .read_csr_csr_addr(csr_regfile$read_csr_csr_addr),
			    .read_csr_port2_csr_addr(csr_regfile$read_csr_port2_csr_addr),
			    .software_interrupt_req_set_not_clear(csr_regfile$software_interrupt_req_set_not_clear),
			    .timer_interrupt_req_set_not_clear(csr_regfile$timer_interrupt_req_set_not_clear),
			    .EN_server_reset_request_put(csr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(csr_regfile$EN_server_reset_response_get),
			    .EN_mav_read_csr(csr_regfile$EN_mav_read_csr),
			    .EN_mav_csr_write(csr_regfile$EN_mav_csr_write),
			    .EN_csr_trap_actions(csr_regfile$EN_csr_trap_actions),
			    .EN_csr_ret_actions(csr_regfile$EN_csr_ret_actions),
			    .EN_csr_minstret_incr(csr_regfile$EN_csr_minstret_incr),
			    .EN_external_interrupt_req(csr_regfile$EN_external_interrupt_req),
			    .EN_timer_interrupt_req(csr_regfile$EN_timer_interrupt_req),
			    .EN_software_interrupt_req(csr_regfile$EN_software_interrupt_req),
			    .EN_debug(csr_regfile$EN_debug),
			    .RDY_server_reset_request_put(csr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(csr_regfile$RDY_server_reset_response_get),
			    .read_csr(csr_regfile$read_csr),
			    .read_csr_port2(),
			    .mav_read_csr(),
			    .mav_csr_write(),
			    .read_misa(csr_regfile$read_misa),
			    .read_mstatus(csr_regfile$read_mstatus),
			    .read_sstatus(csr_regfile$read_sstatus),
			    .read_ustatus(),
			    .read_satp(csr_regfile$read_satp),
			    .csr_trap_actions(csr_regfile$csr_trap_actions),
			    .RDY_csr_trap_actions(),
			    .csr_ret_actions(csr_regfile$csr_ret_actions),
			    .RDY_csr_ret_actions(),
			    .read_csr_minstret(csr_regfile$read_csr_minstret),
			    .read_csr_mcycle(csr_regfile$read_csr_mcycle),
			    .read_csr_mtime(),
			    .access_permitted_1(csr_regfile$access_permitted_1),
			    .access_permitted_2(csr_regfile$access_permitted_2),
			    .csr_counter_read_fault(),
			    .csr_mip_read(),
			    .RDY_external_interrupt_req(),
			    .RDY_timer_interrupt_req(),
			    .RDY_software_interrupt_req(),
			    .interrupt_pending(csr_regfile$interrupt_pending),
			    .wfi_resume(csr_regfile$wfi_resume),
			    .RDY_debug());

  // submodule f_reset_reqs
  FIFO20 #(.guarded(32'd1)) f_reset_reqs(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_reqs$ENQ),
					 .DEQ(f_reset_reqs$DEQ),
					 .CLR(f_reset_reqs$CLR),
					 .FULL_N(f_reset_reqs$FULL_N),
					 .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO20 #(.guarded(32'd1)) f_reset_rsps(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_rsps$ENQ),
					 .DEQ(f_reset_rsps$DEQ),
					 .CLR(f_reset_rsps$CLR),
					 .FULL_N(f_reset_rsps$FULL_N),
					 .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule gpr_regfile
  mkGPR_RegFile gpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(gpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(gpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(gpr_regfile$read_rs2_rs2),
			    .write_rd_rd(gpr_regfile$write_rd_rd),
			    .write_rd_rd_val(gpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(gpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(gpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(gpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(gpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(gpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(gpr_regfile$read_rs1),
			    .read_rs1_port2(),
			    .read_rs2(gpr_regfile$read_rs2));

  // submodule near_mem
  mkNear_Mem near_mem(.CLK(CLK),
		      .RST_N(RST_N),
		      .dmem_master_arready(near_mem$dmem_master_arready),
		      .dmem_master_awready(near_mem$dmem_master_awready),
		      .dmem_master_bresp(near_mem$dmem_master_bresp),
		      .dmem_master_bvalid(near_mem$dmem_master_bvalid),
		      .dmem_master_rdata(near_mem$dmem_master_rdata),
		      .dmem_master_rresp(near_mem$dmem_master_rresp),
		      .dmem_master_rvalid(near_mem$dmem_master_rvalid),
		      .dmem_master_wready(near_mem$dmem_master_wready),
		      .dmem_req_addr(near_mem$dmem_req_addr),
		      .dmem_req_amo_funct7(near_mem$dmem_req_amo_funct7),
		      .dmem_req_f3(near_mem$dmem_req_f3),
		      .dmem_req_mstatus_MXR(near_mem$dmem_req_mstatus_MXR),
		      .dmem_req_op(near_mem$dmem_req_op),
		      .dmem_req_priv(near_mem$dmem_req_priv),
		      .dmem_req_satp(near_mem$dmem_req_satp),
		      .dmem_req_sstatus_SUM(near_mem$dmem_req_sstatus_SUM),
		      .dmem_req_store_value(near_mem$dmem_req_store_value),
		      .imem_master_arready(near_mem$imem_master_arready),
		      .imem_master_awready(near_mem$imem_master_awready),
		      .imem_master_bresp(near_mem$imem_master_bresp),
		      .imem_master_bvalid(near_mem$imem_master_bvalid),
		      .imem_master_rdata(near_mem$imem_master_rdata),
		      .imem_master_rresp(near_mem$imem_master_rresp),
		      .imem_master_rvalid(near_mem$imem_master_rvalid),
		      .imem_master_wready(near_mem$imem_master_wready),
		      .imem_req_addr(near_mem$imem_req_addr),
		      .imem_req_f3(near_mem$imem_req_f3),
		      .imem_req_mstatus_MXR(near_mem$imem_req_mstatus_MXR),
		      .imem_req_priv(near_mem$imem_req_priv),
		      .imem_req_satp(near_mem$imem_req_satp),
		      .imem_req_sstatus_SUM(near_mem$imem_req_sstatus_SUM),
		      .near_mem_slave_araddr(near_mem$near_mem_slave_araddr),
		      .near_mem_slave_arprot(near_mem$near_mem_slave_arprot),
		      .near_mem_slave_arvalid(near_mem$near_mem_slave_arvalid),
		      .near_mem_slave_awaddr(near_mem$near_mem_slave_awaddr),
		      .near_mem_slave_awprot(near_mem$near_mem_slave_awprot),
		      .near_mem_slave_awvalid(near_mem$near_mem_slave_awvalid),
		      .near_mem_slave_bready(near_mem$near_mem_slave_bready),
		      .near_mem_slave_rready(near_mem$near_mem_slave_rready),
		      .near_mem_slave_wdata(near_mem$near_mem_slave_wdata),
		      .near_mem_slave_wstrb(near_mem$near_mem_slave_wstrb),
		      .near_mem_slave_wvalid(near_mem$near_mem_slave_wvalid),
		      .server_fence_request_put(near_mem$server_fence_request_put),
		      .EN_server_reset_request_put(near_mem$EN_server_reset_request_put),
		      .EN_server_reset_response_get(near_mem$EN_server_reset_response_get),
		      .EN_imem_req(near_mem$EN_imem_req),
		      .EN_dmem_req(near_mem$EN_dmem_req),
		      .EN_server_fence_i_request_put(near_mem$EN_server_fence_i_request_put),
		      .EN_server_fence_i_response_get(near_mem$EN_server_fence_i_response_get),
		      .EN_server_fence_request_put(near_mem$EN_server_fence_request_put),
		      .EN_server_fence_response_get(near_mem$EN_server_fence_response_get),
		      .EN_sfence_vma(near_mem$EN_sfence_vma),
		      .RDY_server_reset_request_put(near_mem$RDY_server_reset_request_put),
		      .RDY_server_reset_response_get(near_mem$RDY_server_reset_response_get),
		      .imem_valid(near_mem$imem_valid),
		      .imem_is_i32_not_i16(),
		      .imem_pc(near_mem$imem_pc),
		      .imem_instr(near_mem$imem_instr),
		      .imem_exc(near_mem$imem_exc),
		      .imem_exc_code(near_mem$imem_exc_code),
		      .imem_tval(),
		      .imem_master_awvalid(near_mem$imem_master_awvalid),
		      .imem_master_awaddr(near_mem$imem_master_awaddr),
		      .imem_master_awprot(near_mem$imem_master_awprot),
		      .imem_master_wvalid(near_mem$imem_master_wvalid),
		      .imem_master_wdata(near_mem$imem_master_wdata),
		      .imem_master_wstrb(near_mem$imem_master_wstrb),
		      .imem_master_bready(near_mem$imem_master_bready),
		      .imem_master_arvalid(near_mem$imem_master_arvalid),
		      .imem_master_araddr(near_mem$imem_master_araddr),
		      .imem_master_arprot(near_mem$imem_master_arprot),
		      .imem_master_rready(near_mem$imem_master_rready),
		      .dmem_valid(near_mem$dmem_valid),
		      .dmem_word64(near_mem$dmem_word64),
		      .dmem_st_amo_val(),
		      .dmem_exc(near_mem$dmem_exc),
		      .dmem_exc_code(near_mem$dmem_exc_code),
		      .dmem_master_awvalid(near_mem$dmem_master_awvalid),
		      .dmem_master_awaddr(near_mem$dmem_master_awaddr),
		      .dmem_master_awprot(near_mem$dmem_master_awprot),
		      .dmem_master_wvalid(near_mem$dmem_master_wvalid),
		      .dmem_master_wdata(near_mem$dmem_master_wdata),
		      .dmem_master_wstrb(near_mem$dmem_master_wstrb),
		      .dmem_master_bready(near_mem$dmem_master_bready),
		      .dmem_master_arvalid(near_mem$dmem_master_arvalid),
		      .dmem_master_araddr(near_mem$dmem_master_araddr),
		      .dmem_master_arprot(near_mem$dmem_master_arprot),
		      .dmem_master_rready(near_mem$dmem_master_rready),
		      .RDY_server_fence_i_request_put(near_mem$RDY_server_fence_i_request_put),
		      .RDY_server_fence_i_response_get(near_mem$RDY_server_fence_i_response_get),
		      .RDY_server_fence_request_put(near_mem$RDY_server_fence_request_put),
		      .RDY_server_fence_response_get(near_mem$RDY_server_fence_response_get),
		      .RDY_sfence_vma(),
		      .near_mem_slave_awready(near_mem$near_mem_slave_awready),
		      .near_mem_slave_wready(near_mem$near_mem_slave_wready),
		      .near_mem_slave_bvalid(near_mem$near_mem_slave_bvalid),
		      .near_mem_slave_bresp(near_mem$near_mem_slave_bresp),
		      .near_mem_slave_arready(near_mem$near_mem_slave_arready),
		      .near_mem_slave_rvalid(near_mem$near_mem_slave_rvalid),
		      .near_mem_slave_rresp(near_mem$near_mem_slave_rresp),
		      .near_mem_slave_rdata(near_mem$near_mem_slave_rdata));

  // submodule stage1_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_reqs$ENQ),
						.DEQ(stage1_f_reset_reqs$DEQ),
						.CLR(stage1_f_reset_reqs$CLR),
						.FULL_N(stage1_f_reset_reqs$FULL_N),
						.EMPTY_N(stage1_f_reset_reqs$EMPTY_N));

  // submodule stage1_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_rsps$ENQ),
						.DEQ(stage1_f_reset_rsps$DEQ),
						.CLR(stage1_f_reset_rsps$CLR),
						.FULL_N(stage1_f_reset_rsps$FULL_N),
						.EMPTY_N(stage1_f_reset_rsps$EMPTY_N));

  // submodule stage2_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_reqs$ENQ),
						.DEQ(stage2_f_reset_reqs$DEQ),
						.CLR(stage2_f_reset_reqs$CLR),
						.FULL_N(stage2_f_reset_reqs$FULL_N),
						.EMPTY_N(stage2_f_reset_reqs$EMPTY_N));

  // submodule stage2_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_rsps$ENQ),
						.DEQ(stage2_f_reset_rsps$DEQ),
						.CLR(stage2_f_reset_rsps$CLR),
						.FULL_N(stage2_f_reset_rsps$FULL_N),
						.EMPTY_N(stage2_f_reset_rsps$EMPTY_N));

  // submodule stage2_mbox
  mkRISCV_MBox stage2_mbox(.CLK(CLK),
			   .RST_N(RST_N),
			   .req_f3(stage2_mbox$req_f3),
			   .req_is_OP_not_OP_32(stage2_mbox$req_is_OP_not_OP_32),
			   .req_v1(stage2_mbox$req_v1),
			   .req_v2(stage2_mbox$req_v2),
			   .set_verbosity_verbosity(stage2_mbox$set_verbosity_verbosity),
			   .EN_set_verbosity(stage2_mbox$EN_set_verbosity),
			   .EN_req_reset(stage2_mbox$EN_req_reset),
			   .EN_rsp_reset(stage2_mbox$EN_rsp_reset),
			   .EN_req(stage2_mbox$EN_req),
			   .RDY_set_verbosity(),
			   .RDY_req_reset(),
			   .RDY_rsp_reset(),
			   .valid(stage2_mbox$valid),
			   .word(stage2_mbox$word));

  // submodule stage3_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_reqs$ENQ),
						.DEQ(stage3_f_reset_reqs$DEQ),
						.CLR(stage3_f_reset_reqs$CLR),
						.FULL_N(stage3_f_reset_reqs$FULL_N),
						.EMPTY_N(stage3_f_reset_reqs$EMPTY_N));

  // submodule stage3_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_rsps$ENQ),
						.DEQ(stage3_f_reset_rsps$DEQ),
						.CLR(stage3_f_reset_rsps$CLR),
						.FULL_N(stage3_f_reset_rsps$FULL_N),
						.EMPTY_N(stage3_f_reset_rsps$EMPTY_N));

  // rule RL_rl_show_pipe
  assign CAN_FIRE_RL_rl_show_pipe =
	     NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38 &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd8 ;
  assign WILL_FIRE_RL_rl_show_pipe = CAN_FIRE_RL_rl_show_pipe ;

  // rule RL_rl_reset_complete
  assign CAN_FIRE_RL_rl_reset_complete =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1204 &&
	     rg_state == 4'd1 ;
  assign WILL_FIRE_RL_rl_reset_complete = CAN_FIRE_RL_rl_reset_complete ;

  // rule RL_rl_stage2_nonpipe
  assign CAN_FIRE_RL_rl_stage2_nonpipe =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state == 4'd2 &&
	     !stage3_rg_full &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd3 ;
  assign WILL_FIRE_RL_rl_stage2_nonpipe = CAN_FIRE_RL_rl_stage2_nonpipe ;

  // rule RL_rl_stage1_CSRR_W
  assign CAN_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_1 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_1 ;

  // rule RL_rl_stage1_CSRR_S_or_C
  assign CAN_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_2 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_rl_stage1_restart_after_csrrx
  assign CAN_FIRE_RL_rl_stage1_restart_after_csrrx =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state == 4'd4 ;
  assign WILL_FIRE_RL_rl_stage1_restart_after_csrrx =
	     CAN_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // rule RL_rl_stage1_xRET
  assign CAN_FIRE_RL_rl_stage1_xRET =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1354 ;
  assign WILL_FIRE_RL_rl_stage1_xRET = CAN_FIRE_RL_rl_stage1_xRET ;

  // rule RL_rl_stage1_FENCE_I
  assign CAN_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_6 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_6 ;

  // rule RL_rl_finish_FENCE_I
  assign CAN_FIRE_RL_rl_finish_FENCE_I =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     near_mem$RDY_server_fence_i_response_get &&
	     rg_state == 4'd5 ;
  assign WILL_FIRE_RL_rl_finish_FENCE_I = CAN_FIRE_RL_rl_finish_FENCE_I ;

  // rule RL_rl_stage1_FENCE
  assign CAN_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_7 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_7 ;

  // rule RL_rl_finish_FENCE
  assign CAN_FIRE_RL_rl_finish_FENCE =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     near_mem$RDY_server_fence_response_get &&
	     rg_state == 4'd6 ;
  assign WILL_FIRE_RL_rl_finish_FENCE = CAN_FIRE_RL_rl_finish_FENCE ;

  // rule RL_rl_stage1_SFENCE_VMA
  assign CAN_FIRE_RL_rl_stage1_SFENCE_VMA = MUX_rg_state$write_1__SEL_8 ;
  assign WILL_FIRE_RL_rl_stage1_SFENCE_VMA = MUX_rg_state$write_1__SEL_8 ;

  // rule RL_rl_finish_SFENCE_VMA
  assign CAN_FIRE_RL_rl_finish_SFENCE_VMA =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state == 4'd7 ;
  assign WILL_FIRE_RL_rl_finish_SFENCE_VMA =
	     CAN_FIRE_RL_rl_finish_SFENCE_VMA ;

  // rule RL_rl_stage1_WFI
  assign CAN_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_9 ;
  assign WILL_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_9 ;

  // rule RL_rl_WFI_resume
  assign CAN_FIRE_RL_rl_WFI_resume =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state == 4'd8 &&
	     csr_regfile$wfi_resume ;
  assign WILL_FIRE_RL_rl_WFI_resume = CAN_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_reset_from_WFI
  assign CAN_FIRE_RL_rl_reset_from_WFI =
	     rg_state == 4'd8 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_WFI = MUX_rg_state$write_1__SEL_3 ;

  // rule RL_rl_stage1_trap
  assign CAN_FIRE_RL_rl_stage1_trap =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     (rg_state == 4'd3 ||
	      rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1389) ;
  assign WILL_FIRE_RL_rl_stage1_trap = CAN_FIRE_RL_rl_stage1_trap ;

  // rule RL_rl_stage1_interrupt
  assign CAN_FIRE_RL_rl_stage1_interrupt =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     csr_regfile_interrupt_pending_rg_cur_priv_0_21_ETC___d1411 ;
  assign WILL_FIRE_RL_rl_stage1_interrupt = CAN_FIRE_RL_rl_stage1_interrupt ;

  // rule RL_rl_pipe
  assign CAN_FIRE_RL_rl_pipe =
	     (rg_halt_211_OR_csr_regfile_interrupt_pending_r_ETC___d1223 ||
	      !near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     rg_state_9_EQ_2_225_AND_stage3_rg_full_9_OR_NO_ETC___d1244 ;
  assign WILL_FIRE_RL_rl_pipe =
	     CAN_FIRE_RL_rl_pipe && !WILL_FIRE_RL_imem_rl_fetch_next_32b ;

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start =
	     gpr_regfile_RDY_server_reset_request_put__170__ETC___d1182 &&
	     rg_state == 4'd0 ;
  assign WILL_FIRE_RL_rl_reset_start = CAN_FIRE_RL_rl_reset_start ;

  // rule RL_imem_rl_fetch_next_32b
  assign CAN_FIRE_RL_imem_rl_fetch_next_32b =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 &&
	     imem_rg_pc[1:0] != 2'b0 &&
	     near_mem$imem_instr[17:16] == 2'b11 ;
  assign WILL_FIRE_RL_imem_rl_fetch_next_32b =
	     CAN_FIRE_RL_imem_rl_fetch_next_32b &&
	     !WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;

  // rule RL_stage3_rl_reset
  assign CAN_FIRE_RL_stage3_rl_reset =
	     stage3_f_reset_reqs$EMPTY_N && stage3_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage3_rl_reset = CAN_FIRE_RL_stage3_rl_reset ;

  // rule RL_stage2_rl_reset
  assign CAN_FIRE_RL_stage2_rl_reset =
	     stage2_f_reset_reqs$EMPTY_N && stage2_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage2_rl_reset = CAN_FIRE_RL_stage2_rl_reset ;

  // rule RL_stage1_rl_reset
  assign CAN_FIRE_RL_stage1_rl_reset =
	     stage1_f_reset_reqs$EMPTY_N && stage1_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage1_rl_reset = CAN_FIRE_RL_stage1_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_csr_regfile$mav_csr_write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 ;
  assign MUX_gpr_regfile$write_rd_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[69] ;
  assign MUX_gpr_regfile$write_rd_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ;
  assign MUX_imem_rg_f3$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ;
  assign MUX_imem_rg_mstatus_MXR$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign MUX_imem_rg_pc$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_imem_rg_pc$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_imem_rg_priv$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign MUX_near_mem$imem_req_1__SEL_6 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_state$write_1__SEL_1 =
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd2 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd3 ;
  assign MUX_rg_state$write_1__SEL_3 =
	     CAN_FIRE_RL_rl_reset_from_WFI && !WILL_FIRE_RL_rl_WFI_resume ;
  assign MUX_rg_state$write_1__SEL_5 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign MUX_rg_state$write_1__SEL_6 =
	     near_mem$RDY_server_fence_i_request_put &&
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1365 ;
  assign MUX_rg_state$write_1__SEL_7 =
	     near_mem$RDY_server_fence_request_put &&
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1372 ;
  assign MUX_rg_state$write_1__SEL_8 =
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd6 ;
  assign MUX_rg_state$write_1__SEL_9 =
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd10 ;
  always@(x_out_data_to_stage2_instr__h11146 or
	  csr_regfile$read_csr or
	  y__h18445 or
	  IF_csr_regfile_read_csr_IF_NOT_stage1_rg_full__ETC___d1341)
  begin
    case (x_out_data_to_stage2_instr__h11146[14:12])
      3'b010, 3'b110:
	  MUX_csr_regfile$mav_csr_write_2__VAL_2 =
	      IF_csr_regfile_read_csr_IF_NOT_stage1_rg_full__ETC___d1341;
      default: MUX_csr_regfile$mav_csr_write_2__VAL_2 =
		   csr_regfile$read_csr[63:0] & y__h18445;
    endcase
  end
  assign MUX_near_mem$imem_req_2__VAL_1 =
	     { x_out_next_pc__h11118[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_3 = { pc_reset_value[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_5 =
	     { csr_regfile$csr_ret_actions[129:68], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_6 =
	     { csr_regfile$csr_trap_actions[193:132], 2'b0 } ;
  assign MUX_rg_state$write_1__VAL_1 =
	     csr_regfile$access_permitted_1 ? 4'd4 : 4'd3 ;
  assign MUX_rg_state$write_1__VAL_2 =
	     csr_regfile$access_permitted_2 ? 4'd4 : 4'd3 ;
  assign MUX_stage1_rg_full$write_1__VAL_2 =
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ||
	     (rg_halt || csr_regfile$interrupt_pending[4] ||
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	      2'd2 &&
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	      2'd0 ||
	      NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1238) &&
	     stage1_rg_full ;
  assign MUX_stage2_rg_full$write_1__VAL_2 =
	     !rg_halt && !csr_regfile$interrupt_pending[4] &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764 ||
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	     2'd2 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	     2'd0 ;

  // register cfg_logdelay
  assign cfg_logdelay$D_IN = 64'h0 ;
  assign cfg_logdelay$EN = 1'b0 ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN =
	     TASK_testplusargs___d1184 ?
	       4'd2 :
	       (TASK_testplusargs___d1185 ? 4'd1 : 4'd0) ;
  assign cfg_verbosity$EN =
	     gpr_regfile_RDY_server_reset_request_put__170__ETC___d1182 &&
	     rg_state == 4'd0 ;

  // register imem_rg_f3
  assign imem_rg_f3$D_IN = 3'b010 ;
  assign imem_rg_f3$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register imem_rg_instr_15_0
  assign imem_rg_instr_15_0$D_IN = near_mem$imem_instr[31:16] ;
  assign imem_rg_instr_15_0$EN = WILL_FIRE_RL_imem_rl_fetch_next_32b ;

  // register imem_rg_mstatus_MXR
  assign imem_rg_mstatus_MXR$D_IN =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_mstatus_MXR$write_1__SEL_2) ?
	       csr_regfile$read_mstatus[19] :
	       csr_regfile$csr_trap_actions[85] ;
  assign imem_rg_mstatus_MXR$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_interrupt ;

  // register imem_rg_pc
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  x_out_next_pc__h11118 or
	  WILL_FIRE_RL_rl_reset_complete or
	  pc_reset_value or
	  MUX_imem_rg_pc$write_1__SEL_3 or
	  MUX_imem_rg_pc$write_1__SEL_4 or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or csr_regfile$csr_ret_actions)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1: imem_rg_pc$D_IN = x_out_next_pc__h11118;
      WILL_FIRE_RL_rl_reset_complete: imem_rg_pc$D_IN = pc_reset_value;
      MUX_imem_rg_pc$write_1__SEL_3: imem_rg_pc$D_IN = x_out_next_pc__h11118;
      MUX_imem_rg_pc$write_1__SEL_4:
	  imem_rg_pc$D_IN = csr_regfile$csr_trap_actions[193:130];
      WILL_FIRE_RL_rl_stage1_xRET:
	  imem_rg_pc$D_IN = csr_regfile$csr_ret_actions[129:66];
      default: imem_rg_pc$D_IN =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_rg_pc$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ;

  // register imem_rg_priv
  always@(WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  MUX_imem_rg_pc$write_1__SEL_4 or
	  csr_regfile$csr_trap_actions or
	  MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_imem_rg_priv$write_1__SEL_2 or rg_cur_priv)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_xRET:
	  imem_rg_priv$D_IN = csr_regfile$csr_ret_actions[65:64];
      MUX_imem_rg_pc$write_1__SEL_4:
	  imem_rg_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      MUX_imem_rg_f3$write_1__SEL_1 || MUX_imem_rg_priv$write_1__SEL_2:
	  imem_rg_priv$D_IN = rg_cur_priv;
      default: imem_rg_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign imem_rg_priv$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ;

  // register imem_rg_satp
  assign imem_rg_satp$D_IN = csr_regfile$read_satp ;
  assign imem_rg_satp$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register imem_rg_sstatus_SUM
  assign imem_rg_sstatus_SUM$D_IN =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_mstatus_MXR$write_1__SEL_2) ?
	       csr_regfile$read_sstatus[18] :
	       csr_regfile$csr_trap_actions[84] ;
  assign imem_rg_sstatus_SUM$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_interrupt ;

  // register rg_cur_priv
  always@(MUX_imem_rg_pc$write_1__SEL_4 or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_pc$write_1__SEL_4:
	  rg_cur_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_cur_priv$D_IN = csr_regfile$csr_ret_actions[65:64];
      WILL_FIRE_RL_rl_reset_start: rg_cur_priv$D_IN = 2'b11;
      default: rg_cur_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_cur_priv$EN =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_halt
  assign rg_halt$D_IN = 1'd0 ;
  assign rg_halt$EN = CAN_FIRE_RL_rl_reset_start ;

  // register rg_start_CPI_cycles
  assign rg_start_CPI_cycles$D_IN = csr_regfile$read_csr_mcycle ;
  assign rg_start_CPI_cycles$EN = CAN_FIRE_RL_rl_reset_complete ;

  // register rg_start_CPI_instrs
  assign rg_start_CPI_instrs$D_IN = csr_regfile$read_csr_minstret ;
  assign rg_start_CPI_instrs$EN = CAN_FIRE_RL_rl_reset_complete ;

  // register rg_state
  always@(WILL_FIRE_RL_rl_stage1_CSRR_W or
	  MUX_rg_state$write_1__VAL_1 or
	  WILL_FIRE_RL_rl_stage1_CSRR_S_or_C or
	  MUX_rg_state$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_reset_from_WFI or
	  WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_state$write_1__SEL_5 or
	  WILL_FIRE_RL_rl_stage1_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_FENCE or
	  WILL_FIRE_RL_rl_stage1_SFENCE_VMA or WILL_FIRE_RL_rl_stage1_WFI)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_CSRR_W:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_1;
      WILL_FIRE_RL_rl_stage1_CSRR_S_or_C:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_2;
      WILL_FIRE_RL_rl_reset_from_WFI: rg_state$D_IN = 4'd0;
      WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 4'd1;
      MUX_rg_state$write_1__SEL_5: rg_state$D_IN = 4'd2;
      WILL_FIRE_RL_rl_stage1_FENCE_I: rg_state$D_IN = 4'd5;
      WILL_FIRE_RL_rl_stage1_FENCE: rg_state$D_IN = 4'd6;
      WILL_FIRE_RL_rl_stage1_SFENCE_VMA: rg_state$D_IN = 4'd7;
      WILL_FIRE_RL_rl_stage1_WFI: rg_state$D_IN = 4'd8;
      default: rg_state$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_reset_from_WFI ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_WFI ;

  // register stage1_rg_full
  always@(WILL_FIRE_RL_stage1_rl_reset or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage1_rg_full$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage1_trap or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_stage2_nonpipe or WILL_FIRE_RL_rl_reset_complete)
  case (1'b1)
    WILL_FIRE_RL_stage1_rl_reset: stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage1_rg_full$D_IN = MUX_stage1_rg_full$write_1__VAL_2;
    WILL_FIRE_RL_rl_stage1_interrupt || WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_xRET ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
    WILL_FIRE_RL_rl_stage2_nonpipe ||
    WILL_FIRE_RL_rl_reset_complete:
	stage1_rg_full$D_IN = 1'd1;
    default: stage1_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage1_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_stage1_rl_reset ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register stage2_rg_full
  always@(WILL_FIRE_RL_stage2_rl_reset or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage2_rg_full$write_1__VAL_2 or WILL_FIRE_RL_rl_stage2_nonpipe)
  case (1'b1)
    WILL_FIRE_RL_stage2_rl_reset: stage2_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage2_rg_full$D_IN = MUX_stage2_rg_full$write_1__VAL_2;
    WILL_FIRE_RL_rl_stage2_nonpipe: stage2_rg_full$D_IN = 1'd0;
    default: stage2_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage2_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stage2_rl_reset ;

  // register stage2_rg_stage2
  assign stage2_rg_stage2$D_IN =
	     { rg_cur_priv,
	       imem_rg_pc,
	       x_out_data_to_stage2_instr__h11146,
	       IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917,
	       x_out_data_to_stage2_rd__h11148,
	       x_out_data_to_stage2_addr__h11149,
	       x_out_data_to_stage2_val1__h11150,
	       x_out_data_to_stage2_val2__h11151 } ;
  assign stage2_rg_stage2$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1261 ;

  // register stage3_rg_full
  assign stage3_rg_full$D_IN =
	     !WILL_FIRE_RL_stage3_rl_reset &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd2 ;
  assign stage3_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_stage3_rl_reset ;

  // register stage3_rg_stage3
  assign stage3_rg_stage3$D_IN =
	     { stage2_rg_stage2[295:200],
	       stage2_rg_stage2[297:296],
	       stage2_rg_stage2[199:197] == 3'd0 ||
	       IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d142,
	       x_out_data_to_stage3_rd__h4426,
	       x_out_data_to_stage3_rd_val__h4427 } ;
  assign stage3_rg_stage3$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd2 ;

  // submodule csr_regfile
  assign csr_regfile$access_permitted_1_csr_addr =
	     x_out_data_to_stage2_instr__h11146[31:20] ;
  assign csr_regfile$access_permitted_1_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_1_read_not_write = 1'd0 ;
  assign csr_regfile$access_permitted_2_csr_addr =
	     x_out_data_to_stage2_instr__h11146[31:20] ;
  assign csr_regfile$access_permitted_2_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_2_read_not_write =
	     rs1_val__h18144 == 64'd0 ;
  assign csr_regfile$csr_counter_read_fault_csr_addr = 12'h0 ;
  assign csr_regfile$csr_counter_read_fault_priv = 2'h0 ;
  always@(IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834)
  begin
    case (IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834)
      4'd7: csr_regfile$csr_ret_actions_from_priv = 2'b11;
      4'd8: csr_regfile$csr_ret_actions_from_priv = 2'b01;
      default: csr_regfile$csr_ret_actions_from_priv = 2'b0;
    endcase
  end
  always@(WILL_FIRE_RL_rl_stage1_trap or
	  x_out_trap_info_exc_code__h13078 or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$interrupt_pending or
	  WILL_FIRE_RL_rl_stage2_nonpipe or near_mem$dmem_exc_code)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_exc_code =
	      x_out_trap_info_exc_code__h13078;
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_exc_code =
	      csr_regfile$interrupt_pending[3:0];
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_exc_code = near_mem$dmem_exc_code;
      default: csr_regfile$csr_trap_actions_exc_code =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$csr_trap_actions_from_priv = rg_cur_priv ;
  assign csr_regfile$csr_trap_actions_interrupt =
	     !WILL_FIRE_RL_rl_stage1_trap && !WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign csr_regfile$csr_trap_actions_pc =
	     WILL_FIRE_RL_rl_stage2_nonpipe ?
	       stage2_rg_stage2[295:232] :
	       imem_rg_pc ;
  always@(WILL_FIRE_RL_rl_stage1_trap or
	  value__h13131 or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage2_nonpipe or stage2_rg_stage2)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_xtval = value__h13131;
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_xtval = 64'd0;
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_xtval = stage2_rg_stage2[191:128];
      default: csr_regfile$csr_trap_actions_xtval =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$external_interrupt_req_set_not_clear =
	     external_interrupt_req_set_not_clear ;
  assign csr_regfile$interrupt_pending_cur_priv = rg_cur_priv ;
  assign csr_regfile$mav_csr_write_csr_addr =
	     x_out_data_to_stage2_instr__h11146[31:20] ;
  assign csr_regfile$mav_csr_write_word =
	     MUX_csr_regfile$mav_csr_write_1__SEL_1 ?
	       rs1_val__h17655 :
	       MUX_csr_regfile$mav_csr_write_2__VAL_2 ;
  assign csr_regfile$mav_read_csr_csr_addr = 12'h0 ;
  assign csr_regfile$read_csr_csr_addr =
	     x_out_data_to_stage2_instr__h11146[31:20] ;
  assign csr_regfile$read_csr_port2_csr_addr = 12'h0 ;
  assign csr_regfile$software_interrupt_req_set_not_clear =
	     software_interrupt_req_set_not_clear ;
  assign csr_regfile$timer_interrupt_req_set_not_clear =
	     timer_interrupt_req_set_not_clear ;
  assign csr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign csr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign csr_regfile$EN_mav_read_csr = 1'b0 ;
  assign csr_regfile$EN_mav_csr_write =
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 &&
	     x_out_data_to_stage2_instr__h11146[19:15] != 5'd0 ;
  assign csr_regfile$EN_csr_trap_actions =
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign csr_regfile$EN_csr_ret_actions = CAN_FIRE_RL_rl_stage1_xRET ;
  assign csr_regfile$EN_csr_minstret_incr =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign csr_regfile$EN_external_interrupt_req = EN_external_interrupt_req ;
  assign csr_regfile$EN_timer_interrupt_req = EN_timer_interrupt_req ;
  assign csr_regfile$EN_software_interrupt_req = EN_software_interrupt_req ;
  assign csr_regfile$EN_debug = 1'b0 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$ENQ = EN_hart0_server_reset_request_put ;
  assign f_reset_reqs$DEQ =
	     gpr_regfile_RDY_server_reset_request_put__170__ETC___d1182 &&
	     rg_state == 4'd0 ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1204 &&
	     rg_state == 4'd1 ;
  assign f_reset_rsps$DEQ = EN_hart0_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule gpr_regfile
  assign gpr_regfile$read_rs1_port2_rs1 = 5'h0 ;
  assign gpr_regfile$read_rs1_rs1 = _theResult____h3038[19:15] ;
  assign gpr_regfile$read_rs2_rs2 = _theResult____h3038[24:20] ;
  assign gpr_regfile$write_rd_rd =
	     MUX_gpr_regfile$write_rd_1__SEL_1 ?
	       stage3_rg_stage3[68:64] :
	       x_out_data_to_stage2_instr__h11146[11:7] ;
  assign gpr_regfile$write_rd_rd_val =
	     (MUX_csr_regfile$mav_csr_write_1__SEL_1 ||
	      MUX_gpr_regfile$write_rd_1__SEL_3) ?
	       csr_regfile$read_csr[63:0] :
	       stage3_rg_stage3[63:0] ;
  assign gpr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign gpr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign gpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[69] ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ;

  // submodule near_mem
  assign near_mem$dmem_master_arready = dmem_master_arready ;
  assign near_mem$dmem_master_awready = dmem_master_awready ;
  assign near_mem$dmem_master_bresp = dmem_master_bresp ;
  assign near_mem$dmem_master_bvalid = dmem_master_bvalid ;
  assign near_mem$dmem_master_rdata = dmem_master_rdata ;
  assign near_mem$dmem_master_rresp = dmem_master_rresp ;
  assign near_mem$dmem_master_rvalid = dmem_master_rvalid ;
  assign near_mem$dmem_master_wready = dmem_master_wready ;
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h11149 ;
  assign near_mem$dmem_req_amo_funct7 =
	     x_out_data_to_stage2_val1__h11150[6:0] ;
  assign near_mem$dmem_req_f3 = x_out_data_to_stage2_instr__h11146[14:12] ;
  assign near_mem$dmem_req_mstatus_MXR = csr_regfile$read_mstatus[19] ;
  always@(IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917)
  begin
    case (IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917)
      3'd1: near_mem$dmem_req_op = 2'd0;
      3'd2: near_mem$dmem_req_op = 2'd1;
      default: near_mem$dmem_req_op = 2'd2;
    endcase
  end
  assign near_mem$dmem_req_priv =
	     csr_regfile$read_mstatus[17] ?
	       csr_regfile$read_mstatus[12:11] :
	       rg_cur_priv ;
  assign near_mem$dmem_req_satp = csr_regfile$read_satp ;
  assign near_mem$dmem_req_sstatus_SUM = csr_regfile$read_sstatus[18] ;
  assign near_mem$dmem_req_store_value = x_out_data_to_stage2_val2__h11151 ;
  assign near_mem$imem_master_arready = imem_master_arready ;
  assign near_mem$imem_master_awready = imem_master_awready ;
  assign near_mem$imem_master_bresp = imem_master_bresp ;
  assign near_mem$imem_master_bvalid = imem_master_bvalid ;
  assign near_mem$imem_master_rdata = imem_master_rdata ;
  assign near_mem$imem_master_rresp = imem_master_rresp ;
  assign near_mem$imem_master_rvalid = imem_master_rvalid ;
  assign near_mem$imem_master_wready = imem_master_wready ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_near_mem$imem_req_2__VAL_1 or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or
	  next_pc___1__h13238 or
	  WILL_FIRE_RL_rl_reset_complete or
	  MUX_near_mem$imem_req_2__VAL_3 or
	  MUX_imem_rg_pc$write_1__SEL_3 or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  MUX_near_mem$imem_req_2__VAL_5 or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  MUX_near_mem$imem_req_2__VAL_6 or WILL_FIRE_RL_rl_stage1_interrupt)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_1;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_addr = next_pc___1__h13238;
      WILL_FIRE_RL_rl_reset_complete:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_3;
      MUX_imem_rg_pc$write_1__SEL_3:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_1;
      WILL_FIRE_RL_rl_stage1_xRET:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_5;
      MUX_near_mem$imem_req_1__SEL_6:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_6;
      WILL_FIRE_RL_rl_stage1_interrupt:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_6;
      default: near_mem$imem_req_addr =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_f3 =
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ? imem_rg_f3 : 3'b010 ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_reset_complete or
	  MUX_imem_rg_pc$write_1__SEL_3 or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  csr_regfile$read_mstatus or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or imem_rg_mstatus_MXR)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_reset_complete ||
      MUX_imem_rg_pc$write_1__SEL_3 ||
      WILL_FIRE_RL_rl_stage1_xRET ||
      MUX_near_mem$imem_req_1__SEL_6:
	  near_mem$imem_req_mstatus_MXR = csr_regfile$read_mstatus[19];
      WILL_FIRE_RL_rl_stage1_interrupt:
	  near_mem$imem_req_mstatus_MXR = csr_regfile$csr_trap_actions[85];
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_mstatus_MXR = imem_rg_mstatus_MXR;
      default: near_mem$imem_req_mstatus_MXR = 1'b0 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$csr_trap_actions or
	  MUX_imem_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_reset_complete or
	  MUX_imem_rg_pc$write_1__SEL_3 or
	  rg_cur_priv or WILL_FIRE_RL_imem_rl_fetch_next_32b or imem_rg_priv)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_xRET:
	  near_mem$imem_req_priv = csr_regfile$csr_ret_actions[65:64];
      MUX_near_mem$imem_req_1__SEL_6 || WILL_FIRE_RL_rl_stage1_interrupt:
	  near_mem$imem_req_priv = csr_regfile$csr_trap_actions[1:0];
      MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_reset_complete ||
      MUX_imem_rg_pc$write_1__SEL_3:
	  near_mem$imem_req_priv = rg_cur_priv;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_priv = imem_rg_priv;
      default: near_mem$imem_req_priv = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_satp =
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ?
	       imem_rg_satp :
	       csr_regfile$read_satp ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_reset_complete or
	  MUX_imem_rg_pc$write_1__SEL_3 or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  csr_regfile$read_sstatus or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or imem_rg_sstatus_SUM)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_reset_complete ||
      MUX_imem_rg_pc$write_1__SEL_3 ||
      WILL_FIRE_RL_rl_stage1_xRET ||
      MUX_near_mem$imem_req_1__SEL_6:
	  near_mem$imem_req_sstatus_SUM = csr_regfile$read_sstatus[18];
      WILL_FIRE_RL_rl_stage1_interrupt:
	  near_mem$imem_req_sstatus_SUM = csr_regfile$csr_trap_actions[84];
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_sstatus_SUM = imem_rg_sstatus_SUM;
      default: near_mem$imem_req_sstatus_SUM = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$near_mem_slave_araddr = near_mem_slave_araddr ;
  assign near_mem$near_mem_slave_arprot = near_mem_slave_arprot ;
  assign near_mem$near_mem_slave_arvalid = near_mem_slave_arvalid ;
  assign near_mem$near_mem_slave_awaddr = near_mem_slave_awaddr ;
  assign near_mem$near_mem_slave_awprot = near_mem_slave_awprot ;
  assign near_mem$near_mem_slave_awvalid = near_mem_slave_awvalid ;
  assign near_mem$near_mem_slave_bready = near_mem_slave_bready ;
  assign near_mem$near_mem_slave_rready = near_mem_slave_rready ;
  assign near_mem$near_mem_slave_wdata = near_mem_slave_wdata ;
  assign near_mem$near_mem_slave_wstrb = near_mem_slave_wstrb ;
  assign near_mem$near_mem_slave_wvalid = near_mem_slave_wvalid ;
  assign near_mem$server_fence_request_put =
	     8'b10101010 /* unspecified value */  ;
  assign near_mem$EN_server_reset_request_put = CAN_FIRE_RL_rl_reset_start ;
  assign near_mem$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign near_mem$EN_imem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 ||
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_interrupt ;
  assign near_mem$EN_dmem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1261 &&
	     (IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 ==
	      3'd1 ||
	      IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 ==
	      3'd2 ||
	      IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 ==
	      3'd4) ;
  assign near_mem$EN_server_fence_i_request_put =
	     MUX_rg_state$write_1__SEL_6 ;
  assign near_mem$EN_server_fence_i_response_get =
	     CAN_FIRE_RL_rl_finish_FENCE_I ;
  assign near_mem$EN_server_fence_request_put = MUX_rg_state$write_1__SEL_7 ;
  assign near_mem$EN_server_fence_response_get = CAN_FIRE_RL_rl_finish_FENCE ;
  assign near_mem$EN_sfence_vma = MUX_rg_state$write_1__SEL_8 ;

  // submodule stage1_f_reset_reqs
  assign stage1_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage1_f_reset_reqs$DEQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage1_f_reset_rsps
  assign stage1_f_reset_rsps$ENQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage1_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_f_reset_reqs
  assign stage2_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage2_f_reset_reqs$DEQ = CAN_FIRE_RL_stage2_rl_reset ;
  assign stage2_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage2_f_reset_rsps
  assign stage2_f_reset_rsps$ENQ = CAN_FIRE_RL_stage2_rl_reset ;
  assign stage2_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage2_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_mbox
  assign stage2_mbox$req_f3 = x_out_data_to_stage2_instr__h11146[14:12] ;
  assign stage2_mbox$req_is_OP_not_OP_32 = !_theResult____h3038[3] ;
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h11150 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h11151 ;
  assign stage2_mbox$set_verbosity_verbosity = 4'h0 ;
  assign stage2_mbox$EN_set_verbosity = 1'b0 ;
  assign stage2_mbox$EN_req_reset = 1'b0 ;
  assign stage2_mbox$EN_rsp_reset = 1'b0 ;
  assign stage2_mbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1261 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 ==
	     3'd3 ;

  // submodule stage3_f_reset_reqs
  assign stage3_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage3_f_reset_reqs$DEQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage3_f_reset_rsps
  assign stage3_f_reset_rsps$ENQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage3_f_reset_rsps$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1067 =
	     ((_theResult____h3038[6:0] == 7'b0010011 ||
	       _theResult____h3038[6:0] == 7'b0110011) &&
	      (_theResult____h3038[14:12] == 3'b001 ||
	       _theResult____h3038[14:12] == 3'b101)) ?
	       alu_outputs___1_val1__h11434 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1068 =
	     ((_theResult____h3038[6:0] == 7'b0110011 ||
	       _theResult____h3038[6:0] == 7'b0111011) &&
	      _theResult____h3038[31:25] == 7'b0000001) ?
	       rs1_val_bypassed__h3046 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1067 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1405 =
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761 ||
	     near_mem$imem_exc ||
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d552 =
	     rs1_val_bypassed__h3046 == rs2_val__h11247 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d554 =
	     (rs1_val_bypassed__h3046 ^ 64'h8000000000000000) <
	     (rs2_val__h11247 ^ 64'h8000000000000000) ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d556 =
	     rs1_val_bypassed__h3046 < rs2_val__h11247 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 =
	     (_theResult____h3038[6:0] == 7'b1100011) ?
	       _theResult____h3038[14:12] != 3'b0 &&
	       _theResult____h3038[14:12] != 3'b001 &&
	       _theResult____h3038[14:12] != 3'b100 &&
	       _theResult____h3038[14:12] != 3'b101 &&
	       _theResult____h3038[14:12] != 3'b110 &&
	       _theResult____h3038[14:12] != 3'b111 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 :
	       _theResult____h3038[6:0] == 7'b1101111 ||
	       _theResult____h3038[6:0] == 7'b1100111 ||
	       (_theResult____h3038[6:0] != 7'b0110011 ||
		_theResult____h3038[31:25] != 7'b0000001) &&
	       (_theResult____h3038[6:0] != 7'b0111011 ||
		_theResult____h3038[31:25] != 7'b0000001) &&
	       (_theResult____h3038[6:0] != 7'b0010011 &&
		_theResult____h3038[6:0] != 7'b0110011 ||
		_theResult____h3038[14:12] != 3'b001 &&
		_theResult____h3038[14:12] != 3'b101) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d680 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694 =
	     (_theResult____h3038[6:0] == 7'b1100011) ?
	       _theResult____h3038[14:12] != 3'b0 &&
	       _theResult____h3038[14:12] != 3'b001 &&
	       _theResult____h3038[14:12] != 3'b100 &&
	       _theResult____h3038[14:12] != 3'b101 &&
	       _theResult____h3038[14:12] != 3'b110 &&
	       _theResult____h3038[14:12] != 3'b111 ||
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689 :
	       _theResult____h3038[6:0] != 7'b1101111 &&
	       _theResult____h3038[6:0] != 7'b1100111 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 =
	     (_theResult____h3038[6:0] == 7'b1100011) ?
	       (_theResult____h3038[14:12] == 3'b0 ||
		_theResult____h3038[14:12] == 3'b001 ||
		_theResult____h3038[14:12] == 3'b100 ||
		_theResult____h3038[14:12] == 3'b101 ||
		_theResult____h3038[14:12] == 3'b110 ||
		_theResult____h3038[14:12] == 3'b111) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689 :
	       _theResult____h3038[6:0] != 7'b1101111 &&
	       _theResult____h3038[6:0] != 7'b1100111 &&
	       (IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d711 ||
		IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d756) ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761 =
	     (_theResult____h3038[6:0] == 7'b1100011) ?
	       (_theResult____h3038[14:12] == 3'b0 ||
		_theResult____h3038[14:12] == 3'b001 ||
		_theResult____h3038[14:12] == 3'b100 ||
		_theResult____h3038[14:12] == 3'b101 ||
		_theResult____h3038[14:12] == 3'b110 ||
		_theResult____h3038[14:12] == 3'b111) &&
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 :
	       _theResult____h3038[6:0] == 7'b1101111 ||
	       _theResult____h3038[6:0] == 7'b1100111 ;
  assign IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d813 =
	     IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d786 ?
	       4'd6 :
	       ((_theResult____h3038[11:7] == 5'd0 &&
		 _theResult____h3038[19:15] == 5'd0) ?
		  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d811 :
		  4'd11) ;
  assign IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_P_ETC___d768 =
	     NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_ETC___d599 ?
	       4'd11 :
	       4'd0 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d711 =
	     _theResult____h3038[6:0] == 7'b0110011 &&
	     _theResult____h3038[31:25] == 7'b0000001 ||
	     _theResult____h3038[6:0] == 7'b0111011 &&
	     _theResult____h3038[31:25] == 7'b0000001 ||
	     (_theResult____h3038[6:0] == 7'b0010011 ||
	      _theResult____h3038[6:0] == 7'b0110011) &&
	     (_theResult____h3038[14:12] == 3'b001 ||
	      _theResult____h3038[14:12] == 3'b101) ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d718 =
	     _theResult____h3038[14:12] == 3'b0 &&
	     (_theResult____h3038[6:0] != 7'b0110011 ||
	      !_theResult____h3038[30]) ||
	     _theResult____h3038[14:12] == 3'b0 &&
	     _theResult____h3038[6:0] == 7'b0110011 &&
	     _theResult____h3038[30] ||
	     _theResult____h3038[14:12] == 3'b010 ||
	     _theResult____h3038[14:12] == 3'b011 ||
	     _theResult____h3038[14:12] == 3'b100 ||
	     _theResult____h3038[14:12] == 3'b110 ||
	     _theResult____h3038[14:12] == 3'b111 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d786 =
	     _theResult____h3038[11:7] == 5'd0 &&
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[20]) &&
	     _theResult____h3038[31:25] == 7'b0001001 ;
  assign IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d963 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_ETC___d202 ?
	       next_pc___1__h13238 :
	       next_pc__h13236 ;
  assign IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d1392 =
	     imem_rg_pc == csr_regfile$csr_trap_actions[193:130] ;
  assign IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 =
	     near_mem$imem_exc ?
	       4'd11 :
	       IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d832 ;
  assign IF_csr_regfile_read_csr_IF_NOT_stage1_rg_full__ETC___d1341 =
	     csr_regfile$read_csr[63:0] | rs1_val__h18144 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d460 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b0 &&
	      instr__h3036[15:13] == 3'b011) ?
	       instr__h10738 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b0 &&
		 instr__h3036[15:13] == 3'b111) ?
		  instr__h10889 :
		  32'h0) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d461 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b10 &&
	      instr__h3036[15:13] == 3'b111) ?
	       instr__h10539 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d460 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d463 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b10 &&
	      instr__h3036[15:12] == 4'b1001 &&
	      instr__h3036[11:7] == 5'd0 &&
	      instr__h3036[6:2] == 5'd0) ?
	       instr__h10290 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b10 &&
		 instr__h3036[11:7] != 5'd0 &&
		 instr__h3036[15:13] == 3'b011) ?
		  instr__h10386 :
		  IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d461) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d465 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:10] == 6'b100111 &&
	      instr__h3036[6:5] == 2'b01) ?
	       instr__h9994 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
		 instr__h3036[15:10] == 6'b100111 &&
		 instr__h3036[6:5] == 2'b0) ?
		  instr__h10132 :
		  IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d463) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d467 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:10] == 6'b100011 &&
	      instr__h3036[6:5] == 2'b01) ?
	       instr__h9720 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
		 instr__h3036[15:10] == 6'b100011 &&
		 instr__h3036[6:5] == 2'b0) ?
		  instr__h9856 :
		  IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d465) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d469 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:10] == 6'b100011 &&
	      instr__h3036[6:5] == 2'b11) ?
	       instr__h9448 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
		 instr__h3036[15:10] == 6'b100011 &&
		 instr__h3036[6:5] == 2'b10) ?
		  instr__h9584 :
		  IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d467) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d470 =
	     (csr_regfile_read_misa__7_BIT_2_09_AND_IF_near__ETC___d302 &&
	      instr__h3036[6:2] != 5'd0) ?
	       instr__h9353 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d469 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d471 =
	     (csr_regfile_read_misa__7_BIT_2_09_AND_IF_near__ETC___d296 &&
	      instr__h3036[6:2] != 5'd0) ?
	       instr__h9234 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d470 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d473 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b100 &&
	      instr__h3036[11:10] == 2'b01 &&
	      imm6__h7347 != 6'd0) ?
	       instr__h8939 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
		 instr__h3036[15:13] == 3'b100 &&
		 instr__h3036[11:10] == 2'b10) ?
		  instr__h9056 :
		  IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d471) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d474 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b100 &&
	      instr__h3036[11:10] == 2'b0 &&
	      imm6__h7347 != 6'd0) ?
	       instr__h8750 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d473 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d475 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b10 &&
	      instr__h3036[15:13] == 3'b0 &&
	      instr__h3036[11:7] != 5'd0 &&
	      imm6__h7347 != 6'd0) ?
	       instr__h8561 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d474 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d477 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b011 &&
	      instr__h3036[11:7] == 5'd2 &&
	      nzimm10__h8016 != 10'd0) ?
	       instr__h8220 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b0 &&
		 instr__h3036[15:13] == 3'b0 &&
		 nzimm10__h8231 != 10'd0) ?
		  instr__h8392 :
		  IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d475) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d479 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b0 &&
	      instr__h3036[11:7] != 5'd0 &&
	      imm6__h7347 != 6'd0 ||
	      csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b0 &&
	      instr__h3036[11:7] == 5'd0 &&
	      imm6__h7347 == 6'd0) ?
	       instr__h7738 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
		 instr__h3036[15:13] == 3'b001 &&
		 instr__h3036[11:7] != 5'd0) ?
		  instr__h7965 :
		  IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d477) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d480 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b011 &&
	      instr__h3036[11:7] != 5'd0 &&
	      instr__h3036[11:7] != 5'd2 &&
	      imm6__h7347 != 6'd0) ?
	       instr__h7609 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d479 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d482 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b111) ?
	       instr__h7087 :
	       ((csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
		 instr__h3036[15:13] == 3'b010 &&
		 instr__h3036[11:7] != 5'd0) ?
		  instr__h7425 :
		  IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d480) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d483 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b110) ?
	       instr__h6770 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d482 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d484 =
	     (csr_regfile_read_misa__7_BIT_2_09_AND_IF_near__ETC___d302 &&
	      instr__h3036[6:2] == 5'd0) ?
	       instr__h6705 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d483 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d485 =
	     (csr_regfile_read_misa__7_BIT_2_09_AND_IF_near__ETC___d296 &&
	      instr__h3036[6:2] == 5'd0) ?
	       instr__h6589 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d484 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d486 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b01 &&
	      instr__h3036[15:13] == 3'b101) ?
	       instr__h6135 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d485 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d487 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b0 &&
	      instr__h3036[15:13] == 3'b110) ?
	       instr__h5906 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d486 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d488 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b0 &&
	      instr__h3036[15:13] == 3'b010) ?
	       instr__h5711 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d487 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d489 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b10 &&
	      instr__h3036[15:13] == 3'b110) ?
	       instr__h5519 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d488 ;
  assign IF_near_mem_dmem_valid__10_THEN_IF_near_mem_dm_ETC___d113 =
	     near_mem$dmem_valid ? (near_mem$dmem_exc ? 2'd3 : 2'd2) : 2'd1 ;
  assign IF_rg_cur_priv_0_EQ_0b11_79_OR_rg_cur_priv_0_E_ETC___d809 =
	     ((rg_cur_priv == 2'b11 ||
	       rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[22]) &&
	      _theResult____h3038[31:20] == 12'b000100000010) ?
	       4'd8 :
	       (rg_cur_priv_0_EQ_0b11_79_OR_rg_cur_priv_0_EQ_0_ETC___d807 ?
		  4'd10 :
		  4'd11) ;
  assign IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q1 :
	       2'd0 ;
  assign IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q2 :
	       2'd0 ;
  assign IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d493 =
	     x_out_bypass_rd__h4764 == _theResult____h3038[19:15] ;
  assign IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d495 =
	     x_out_bypass_rd__h4764 == _theResult____h3038[24:20] ;
  assign IF_stage2_rg_stage2_9_BITS_196_TO_192_49_EQ_0__ETC___d174 =
	     (stage2_rg_stage2[196:192] == 5'd0) ?
	       2'd0 :
	       ((near_mem$dmem_valid && !near_mem$dmem_exc) ? 2'd2 : 2'd1) ;
  assign IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_3_6_ETC___d116 =
	     stage2_mbox$valid ? 2'd2 : 2'd1 ;
  assign NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_ETC___d599 =
	     (_theResult____h3038[14:12] != 3'b0 ||
	      _theResult____h3038[6:0] == 7'b0110011 &&
	      _theResult____h3038[30]) &&
	     (_theResult____h3038[14:12] != 3'b0 ||
	      _theResult____h3038[6:0] != 7'b0110011 ||
	      !_theResult____h3038[30]) &&
	     _theResult____h3038[14:12] != 3'b010 &&
	     _theResult____h3038[14:12] != 3'b011 &&
	     _theResult____h3038[14:12] != 3'b100 &&
	     _theResult____h3038[14:12] != 3'b110 &&
	     _theResult____h3038[14:12] != 3'b111 ;
  assign NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38 =
	     cur_verbosity__h1900 > 4'd1 ;
  assign NOT_near_mem_imem_exc__14_99_AND_IF_IF_NOT_nea_ETC___d900 =
	     !near_mem$imem_exc &&
	     (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd1 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd2 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd3 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd4 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd5 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd6 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd7 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd8 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd9 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd10 ;
  assign NOT_near_mem_imem_exc__14_99_AND_IF_IF_NOT_nea_ETC___d941 =
	     !near_mem$imem_exc &&
	     (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 !=
	     3'd0 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 !=
	     3'd1 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 !=
	     3'd2 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 !=
	     3'd3 ;
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1204 =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     gpr_regfile_RDY_server_reset_response_get__191_ETC___d1203 ;
  assign NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_ETC___d202 =
	     !near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7___d194 &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] != 2'b0 ||
	      near_mem$imem_instr[1:0] != 2'b11) ;
  assign NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_ETC___d207 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_ETC___d202 &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] == 2'b11) &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 ||
	      imem_rg_pc[1:0] != 2'b0 ||
	      near_mem$imem_instr[1:0] == 2'b11) ;
  assign NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1219 =
	     !near_mem$imem_valid ||
	     !near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7___d194 ||
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 ==
	     2'd1 &&
	     (IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d493 ||
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d495) ;
  assign NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1230 =
	     NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498 ||
	     !near_mem$imem_exc &&
	     (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) ;
  assign NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1238 =
	     NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498 ||
	     near_mem$imem_exc ||
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694 ;
  assign NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498 =
	     !near_mem$imem_valid ||
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_ETC___d207 ||
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 ==
	     2'd1 &&
	     (IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d493 ||
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d495) ;
  assign NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1241 =
	     !rg_halt && !csr_regfile$interrupt_pending[4] ||
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1238) &&
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1230) ;
  assign NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1261 =
	     !rg_halt && !csr_regfile$interrupt_pending[4] &&
	     (IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	      2'd2 ||
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	      2'd0) &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764 ;
  assign NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 =
	     !rg_halt && !csr_regfile$interrupt_pending[4] &&
	     ((IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	       2'd2 ||
	       IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	       2'd0) &&
	      near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764 ||
	      !stage1_rg_full) ;
  assign SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLU_ETC___d974 =
	     { {52{theResult__038_BITS_31_TO_20__q18[11]}},
	       theResult__038_BITS_31_TO_20__q18 } ;
  assign SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d286 =
	     { {9{offset__h6082[11]}}, offset__h6082 } ;
  assign SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311 =
	     { {4{offset__h6714[8]}}, offset__h6714 } ;
  assign _theResult_____1_fst__h12354 =
	     (_theResult____h3038[14:12] == 3'b0 &&
	      _theResult____h3038[6:0] == 7'b0110011 &&
	      _theResult____h3038[30]) ?
	       rd_val___1__h12350 :
	       _theResult_____1_fst__h12361 ;
  assign _theResult_____1_fst__h12389 =
	     rs1_val_bypassed__h3046 & _theResult___snd__h13738 ;
  assign _theResult____h22853 =
	     (delta_CPI_instrs__h22852 == 64'd0) ?
	       delta_CPI_instrs___1__h22888 :
	       delta_CPI_instrs__h22852 ;
  assign _theResult____h3038 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_ETC___d202 ?
	       instr___1__h5102 :
	       instr__h3036 ;
  assign _theResult___fst__h12466 =
	     (_theResult____h3038[14:12] == 3'b001 &&
	      !_theResult____h3038[25]) ?
	       rd_val___1__h13798 :
	       _theResult___fst__h12473 ;
  assign _theResult___fst__h12473 =
	     _theResult____h3038[30] ?
	       rd_val___1__h13881 :
	       rd_val___1__h13852 ;
  assign _theResult___fst__h12580 =
	     { {32{rs1_val_bypassed046_BITS_31_TO_0_SRL_rs2_val12_ETC__q8[31]}},
	       rs1_val_bypassed046_BITS_31_TO_0_SRL_rs2_val12_ETC__q8 } ;
  assign _theResult___fst__h5274 =
	     (near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 &&
	      imem_rg_pc[1:0] == 2'b0 &&
	      near_mem$imem_instr[1:0] != 2'b11) ?
	       instr_out___1__h5276 :
	       _theResult___fst__h5302 ;
  assign _theResult___fst__h5302 =
	     (near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 &&
	      imem_rg_pc[1:0] != 2'b0 &&
	      near_mem$imem_instr[17:16] != 2'b11) ?
	       instr_out___1__h5304 :
	       near_mem$imem_instr ;
  assign _theResult___snd__h13738 =
	     (_theResult____h3038[6:0] == 7'b0010011) ?
	       SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLU_ETC___d974 :
	       rs2_val__h11247 ;
  assign alu_outputs___1_addr1569_BITS_31_TO_0__q19 =
	     alu_outputs___1_addr__h11569[31:0] ;
  assign alu_outputs___1_addr__h11271 =
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 ?
	       branch_target__h11251 :
	       IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d963 ;
  assign alu_outputs___1_addr__h11293 =
	     { imem_rg_pc_PLUS_SEXT_theResult__038_BIT_31_CON_ETC__q5[63:1],
	       1'd0 } ;
  assign alu_outputs___1_addr__h11319 =
	     { alu_outputs___1_addr__h11569[63:1], 1'd0 } ;
  assign alu_outputs___1_addr__h11569 =
	     rs1_val_bypassed__h3046 +
	     SEXT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLU_ETC___d974 ;
  assign alu_outputs___1_addr__h11588 =
	     rs1_val_bypassed__h3046 +
	     { {52{theResult__038_BITS_31_TO_25_CONCAT_theResult__ETC__q6[11]}},
	       theResult__038_BITS_31_TO_25_CONCAT_theResult__ETC__q6 } ;
  assign alu_outputs___1_exc_code__h11865 =
	     (_theResult____h3038[14:12] == 3'b0) ?
	       (IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d786 ?
		  4'd2 :
		  ((_theResult____h3038[11:7] == 5'd0 &&
		    _theResult____h3038[19:15] == 5'd0) ?
		     CASE_theResult__038_BITS_31_TO_20_0b0_CASE_rg__ETC__q14 :
		     4'd2)) :
	       4'd2 ;
  assign alu_outputs___1_val1__h11434 =
	     (_theResult____h3038[14:12] == 3'b001) ?
	       rd_val__h13634 :
	       (_theResult____h3038[30] ? rd_val__h13708 : rd_val__h13686) ;
  assign alu_outputs___1_val1__h11472 =
	     (_theResult____h3038[14:12] == 3'b0 &&
	      (_theResult____h3038[6:0] != 7'b0110011 ||
	       !_theResult____h3038[30])) ?
	       rd_val___1__h12342 :
	       _theResult_____1_fst__h12354 ;
  assign alu_outputs___1_val1__h11495 =
	     (_theResult____h3038[14:12] == 3'b0) ?
	       rd_val___1__h13767 :
	       _theResult___fst__h12466 ;
  assign alu_outputs___1_val1__h11534 =
	     { {32{v32__h11523[31]}}, v32__h11523 } ;
  assign alu_outputs___1_val1__h11550 =
	     imem_rg_pc + alu_outputs___1_val1__h11534 ;
  assign alu_outputs___1_val1__h11869 =
	     _theResult____h3038[14] ?
	       { 59'd0, _theResult____h3038[19:15] } :
	       rs1_val_bypassed__h3046 ;
  assign alu_outputs___1_val1__h11890 =
	     { 57'd0, _theResult____h3038[31:25] } ;
  assign branch_target__h11251 =
	     imem_rg_pc +
	     { {51{theResult__038_BIT_31_CONCAT_theResult__038_BI_ETC__q3[12]}},
	       theResult__038_BIT_31_CONCAT_theResult__038_BI_ETC__q3 } ;
  assign cpi__h22855 = x__h22854 / 64'd10 ;
  assign cpifrac__h22856 = x__h22854 % 64'd10 ;
  assign csr_regfile_interrupt_pending_rg_cur_priv_0_21_ETC___d1411 =
	     csr_regfile$interrupt_pending[4] && rg_state == 4'd2 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1405 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     !stage3_rg_full ;
  assign csr_regfile_read_csr_mcycle__9_MINUS_rg_start__ETC___d1395 =
	     delta_CPI_cycles__h22851 * 64'd10 ;
  assign csr_regfile_read_misa__7_BIT_2_09_AND_IF_near__ETC___d296 =
	     csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b10 &&
	     instr__h3036[15:12] == 4'b1000 &&
	     instr__h3036[11:7] != 5'd0 ;
  assign csr_regfile_read_misa__7_BIT_2_09_AND_IF_near__ETC___d302 =
	     csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b10 &&
	     instr__h3036[15:12] == 4'b1001 &&
	     instr__h3036[11:7] != 5'd0 ;
  assign cur_verbosity__h1900 =
	     (csr_regfile$read_csr_minstret < cfg_logdelay) ?
	       4'd0 :
	       cfg_verbosity ;
  assign data_to_stage2_addr__h11141 = x_out_data_to_stage2_addr__h11149 ;
  assign delta_CPI_cycles__h22851 =
	     csr_regfile$read_csr_mcycle - rg_start_CPI_cycles ;
  assign delta_CPI_instrs___1__h22888 = delta_CPI_instrs__h22852 + 64'd1 ;
  assign delta_CPI_instrs__h22852 =
	     csr_regfile$read_csr_minstret - rg_start_CPI_instrs ;
  assign fall_through_pc__h11105 =
	     imem_rg_pc +
	     (near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_OR__ETC___d505 ?
		64'd4 :
		64'd2) ;
  assign funct10__h11504 =
	     { _theResult____h3038[31:25], _theResult____h3038[14:12] } ;
  assign gpr_regfile_RDY_server_reset_request_put__170__ETC___d1182 =
	     gpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile$RDY_server_reset_request_put &&
	     f_reset_reqs$EMPTY_N &&
	     stage1_f_reset_reqs$FULL_N &&
	     stage2_f_reset_reqs$FULL_N &&
	     stage3_f_reset_reqs$FULL_N ;
  assign gpr_regfile_RDY_server_reset_response_get__191_ETC___d1203 =
	     gpr_regfile$RDY_server_reset_response_get &&
	     near_mem$RDY_server_reset_response_get &&
	     csr_regfile$RDY_server_reset_response_get &&
	     stage1_f_reset_rsps$EMPTY_N &&
	     stage2_f_reset_rsps$EMPTY_N &&
	     stage3_f_reset_rsps$EMPTY_N &&
	     f_reset_rsps$FULL_N ;
  assign imem_rg_pc_PLUS_SEXT_theResult__038_BIT_31_CON_ETC__q5 =
	     imem_rg_pc +
	     { {43{theResult__038_BIT_31_CONCAT_theResult__038_BI_ETC__q4[20]}},
	       theResult__038_BIT_31_CONCAT_theResult__038_BI_ETC__q4 } ;
  assign imm12__h10387 = { 3'd0, offset__h10301 } ;
  assign imm12__h10739 = { 4'd0, offset__h10673 } ;
  assign imm12__h5375 = { 4'd0, offset__h5144 } ;
  assign imm12__h5712 = { 5'd0, offset__h5654 } ;
  assign imm12__h7349 = { {6{imm6__h7347[5]}}, imm6__h7347 } ;
  assign imm12__h8018 = { {2{nzimm10__h8016[9]}}, nzimm10__h8016 } ;
  assign imm12__h8233 = { 2'd0, nzimm10__h8231 } ;
  assign imm12__h8429 = { 6'b0, imm6__h7347 } ;
  assign imm12__h8766 = { 6'b010000, imm6__h7347 } ;
  assign imm20__h7477 = { {14{imm6__h7347[5]}}, imm6__h7347 } ;
  assign imm6__h7347 = { instr__h3036[12], instr__h3036[6:2] } ;
  assign instr___1__h5102 =
	     (csr_regfile$read_misa[2] && instr__h3036[1:0] == 2'b10 &&
	      instr__h3036[11:7] != 5'd0 &&
	      instr__h3036[15:13] == 3'b010) ?
	       instr__h5374 :
	       IF_csr_regfile_read_misa__7_BIT_2_09_AND_IF_ne_ETC___d489 ;
  assign instr__h10132 =
	     { 7'b0100000,
	       rd__h5714,
	       rs1__h5713,
	       3'b0,
	       rs1__h5713,
	       7'b0111011 } ;
  assign instr__h10290 =
	     { 12'b000000000001,
	       instr__h3036[11:7],
	       3'b0,
	       instr__h3036[11:7],
	       7'b1110011 } ;
  assign instr__h10386 =
	     { imm12__h10387, 8'd19, instr__h3036[11:7], 7'b0000011 } ;
  assign instr__h10539 =
	     { 3'd0,
	       instr__h3036[9:7],
	       instr__h3036[12],
	       instr__h3036[6:2],
	       8'd19,
	       offset_BITS_4_TO_0___h11014,
	       7'b0100011 } ;
  assign instr__h10738 =
	     { imm12__h10739, rs1__h5713, 3'b011, rd__h5714, 7'b0000011 } ;
  assign instr__h10889 =
	     { 4'd0,
	       instr__h3036[6:5],
	       instr__h3036[12],
	       rd__h5714,
	       rs1__h5713,
	       3'b011,
	       offset_BITS_4_TO_0___h11014,
	       7'b0100011 } ;
  assign instr__h3036 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7___d194 ?
	       instr_out___1__h5243 :
	       _theResult___fst__h5274 ;
  assign instr__h5374 =
	     { imm12__h5375, 8'd18, instr__h3036[11:7], 7'b0000011 } ;
  assign instr__h5519 =
	     { 4'd0,
	       instr__h3036[8:7],
	       instr__h3036[12],
	       instr__h3036[6:2],
	       8'd18,
	       offset_BITS_4_TO_0___h5643,
	       7'b0100011 } ;
  assign instr__h5711 =
	     { imm12__h5712, rs1__h5713, 3'b010, rd__h5714, 7'b0000011 } ;
  assign instr__h5906 =
	     { 5'd0,
	       instr__h3036[5],
	       instr__h3036[12],
	       rd__h5714,
	       rs1__h5713,
	       3'b010,
	       offset_BITS_4_TO_0___h6074,
	       7'b0100011 } ;
  assign instr__h6135 =
	     { SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d286[20],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d286[10:1],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d286[11],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d286[19:12],
	       12'd111 } ;
  assign instr__h6589 = { 12'd0, instr__h3036[11:7], 15'd103 } ;
  assign instr__h6705 = { 12'd0, instr__h3036[11:7], 15'd231 } ;
  assign instr__h6770 =
	     { SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311[12],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311[10:5],
	       5'd0,
	       rs1__h5713,
	       3'b0,
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311[4:1],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311[11],
	       7'b1100011 } ;
  assign instr__h7087 =
	     { SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311[12],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311[10:5],
	       5'd0,
	       rs1__h5713,
	       3'b001,
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311[4:1],
	       SEXT_IF_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2__ETC___d311[11],
	       7'b1100011 } ;
  assign instr__h7425 =
	     { imm12__h7349, 8'd0, instr__h3036[11:7], 7'b0010011 } ;
  assign instr__h7609 = { imm20__h7477, instr__h3036[11:7], 7'b0110111 } ;
  assign instr__h7738 =
	     { imm12__h7349,
	       instr__h3036[11:7],
	       3'b0,
	       instr__h3036[11:7],
	       7'b0010011 } ;
  assign instr__h7965 =
	     { imm12__h7349,
	       instr__h3036[11:7],
	       3'b0,
	       instr__h3036[11:7],
	       7'b0011011 } ;
  assign instr__h8220 =
	     { imm12__h8018,
	       instr__h3036[11:7],
	       3'b0,
	       instr__h3036[11:7],
	       7'b0010011 } ;
  assign instr__h8392 = { imm12__h8233, 8'd16, rd__h5714, 7'b0010011 } ;
  assign instr__h8561 =
	     { imm12__h8429,
	       instr__h3036[11:7],
	       3'b001,
	       instr__h3036[11:7],
	       7'b0010011 } ;
  assign instr__h8750 =
	     { imm12__h8429, rs1__h5713, 3'b101, rs1__h5713, 7'b0010011 } ;
  assign instr__h8939 =
	     { imm12__h8766, rs1__h5713, 3'b101, rs1__h5713, 7'b0010011 } ;
  assign instr__h9056 =
	     { imm12__h7349, rs1__h5713, 3'b111, rs1__h5713, 7'b0010011 } ;
  assign instr__h9234 =
	     { 7'b0,
	       instr__h3036[6:2],
	       8'd0,
	       instr__h3036[11:7],
	       7'b0110011 } ;
  assign instr__h9353 =
	     { 7'b0,
	       instr__h3036[6:2],
	       instr__h3036[11:7],
	       3'b0,
	       instr__h3036[11:7],
	       7'b0110011 } ;
  assign instr__h9448 =
	     { 7'b0, rd__h5714, rs1__h5713, 3'b111, rs1__h5713, 7'b0110011 } ;
  assign instr__h9584 =
	     { 7'b0, rd__h5714, rs1__h5713, 3'b110, rs1__h5713, 7'b0110011 } ;
  assign instr__h9720 =
	     { 7'b0, rd__h5714, rs1__h5713, 3'b100, rs1__h5713, 7'b0110011 } ;
  assign instr__h9856 =
	     { 7'b0100000,
	       rd__h5714,
	       rs1__h5713,
	       3'b0,
	       rs1__h5713,
	       7'b0110011 } ;
  assign instr__h9994 =
	     { 7'b0, rd__h5714, rs1__h5713, 3'b0, rs1__h5713, 7'b0111011 } ;
  assign instr_out___1__h5243 =
	     { near_mem$imem_instr[15:0], imem_rg_instr_15_0 } ;
  assign instr_out___1__h5276 = { 16'b0, near_mem$imem_instr[15:0] } ;
  assign instr_out___1__h5304 = { 16'b0, near_mem$imem_instr[31:16] } ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1079 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd0 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1082 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd1 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1085 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd2 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1088 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd3 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1091 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd4 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1094 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd5 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1097 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd6 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1100 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd7 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1103 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd8 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1106 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd9 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1109 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd10 ;
  assign near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1112 =
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd1 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd2 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd3 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd4 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd5 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd6 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd7 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd8 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd9 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 !=
	     4'd10 ;
  assign near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 =
	     near_mem$imem_pc[63:2] == imem_rg_pc[63:2] ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_OR__ETC___d505 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7___d194 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 &&
	     imem_rg_pc[1:0] == 2'b0 &&
	     near_mem$imem_instr[1:0] == 2'b11 ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_OR__ETC___d507 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_OR__ETC___d505 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 &&
	     imem_rg_pc[1:0] != 2'b0 &&
	     near_mem$imem_instr[17:16] != 2'b11 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d6 &&
	     imem_rg_pc[1:0] == 2'b0 &&
	     near_mem$imem_instr[1:0] != 2'b11 ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7___d194 =
	     near_mem$imem_pc == next_pc___1__h13238 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_94_OR__ETC___d507 &&
	     (IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 !=
	      2'd1 ||
	      !IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d493 &&
	      !IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d495) ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 =
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	     (near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764 =
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	     !near_mem$imem_exc &&
	     (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) ;
  assign next_pc___1__h13238 = imem_rg_pc + 64'd2 ;
  assign next_pc__h13236 = imem_rg_pc + 64'd4 ;
  assign nzimm10__h8016 =
	     { instr__h3036[12],
	       instr__h3036[4:3],
	       instr__h3036[5],
	       instr__h3036[2],
	       instr__h3036[6],
	       4'b0 } ;
  assign nzimm10__h8231 =
	     { instr__h3036[10:7],
	       instr__h3036[12:11],
	       instr__h3036[5],
	       instr__h3036[6],
	       2'b0 } ;
  assign offset_BITS_4_TO_0___h11014 = { instr__h3036[11:10], 3'b0 } ;
  assign offset_BITS_4_TO_0___h5643 = { instr__h3036[11:9], 2'b0 } ;
  assign offset_BITS_4_TO_0___h6074 =
	     { instr__h3036[11:10], instr__h3036[6], 2'b0 } ;
  assign offset__h10301 =
	     { instr__h3036[4:2],
	       instr__h3036[12],
	       instr__h3036[6:5],
	       3'b0 } ;
  assign offset__h10673 = { instr__h3036[6:5], instr__h3036[12:10], 3'b0 } ;
  assign offset__h5144 =
	     { instr__h3036[3:2],
	       instr__h3036[12],
	       instr__h3036[6:4],
	       2'b0 } ;
  assign offset__h5654 =
	     { instr__h3036[5], instr__h3036[12:10], instr__h3036[6], 2'b0 } ;
  assign offset__h6082 =
	     { instr__h3036[12],
	       instr__h3036[8],
	       instr__h3036[10:9],
	       instr__h3036[6],
	       instr__h3036[7],
	       instr__h3036[2],
	       instr__h3036[11],
	       instr__h3036[5:3],
	       1'b0 } ;
  assign offset__h6714 =
	     { instr__h3036[12],
	       instr__h3036[6:5],
	       instr__h3036[2],
	       instr__h3036[11:10],
	       instr__h3036[4:3],
	       1'b0 } ;
  assign output_stage2___1_bypass_rd_val__h4753 =
	     (stage2_rg_stage2[196:192] == 5'd0) ?
	       stage2_rg_stage2[127:64] :
	       near_mem$dmem_word64 ;
  assign rd__h5714 = { 2'b01, instr__h3036[4:2] } ;
  assign rd_val___1__h12342 =
	     rs1_val_bypassed__h3046 + _theResult___snd__h13738 ;
  assign rd_val___1__h12350 =
	     rs1_val_bypassed__h3046 - _theResult___snd__h13738 ;
  assign rd_val___1__h12357 =
	     ((rs1_val_bypassed__h3046 ^ 64'h8000000000000000) <
	      (_theResult___snd__h13738 ^ 64'h8000000000000000)) ?
	       64'd1 :
	       64'd0 ;
  assign rd_val___1__h12364 =
	     (rs1_val_bypassed__h3046 < _theResult___snd__h13738) ?
	       64'd1 :
	       64'd0 ;
  assign rd_val___1__h12371 =
	     rs1_val_bypassed__h3046 ^ _theResult___snd__h13738 ;
  assign rd_val___1__h12378 =
	     rs1_val_bypassed__h3046 | _theResult___snd__h13738 ;
  assign rd_val___1__h13767 =
	     { {32{alu_outputs___1_addr1569_BITS_31_TO_0__q19[31]}},
	       alu_outputs___1_addr1569_BITS_31_TO_0__q19 } ;
  assign rd_val___1__h13798 = { {32{x__h13801[31]}}, x__h13801 } ;
  assign rd_val___1__h13852 = { {32{x__h13855[31]}}, x__h13855 } ;
  assign rd_val___1__h13881 = { {32{tmp__h13880[31]}}, tmp__h13880 } ;
  assign rd_val___1__h13933 =
	     { {32{rs1_val_bypassed046_BITS_31_TO_0_PLUS_rs2_val1_ETC__q9[31]}},
	       rs1_val_bypassed046_BITS_31_TO_0_PLUS_rs2_val1_ETC__q9 } ;
  assign rd_val___1__h13981 =
	     { {32{rs1_val_bypassed046_BITS_31_TO_0_MINUS_rs2_val_ETC__q10[31]}},
	       rs1_val_bypassed046_BITS_31_TO_0_MINUS_rs2_val_ETC__q10 } ;
  assign rd_val___1__h13987 = { {32{x__h13990[31]}}, x__h13990 } ;
  assign rd_val___1__h14032 = { {32{x__h14035[31]}}, x__h14035 } ;
  assign rd_val__h11062 =
	     (stage3_rg_full && stage3_rg_stage3[69] &&
	      stage3_rg_stage3[68:64] == _theResult____h3038[24:20]) ?
	       stage3_rg_stage3[63:0] :
	       gpr_regfile$read_rs2 ;
  assign rd_val__h13634 = rs1_val_bypassed__h3046 << shamt__h11419 ;
  assign rd_val__h13686 = rs1_val_bypassed__h3046 >> shamt__h11419 ;
  assign rd_val__h13708 =
	     rs1_val_bypassed__h3046 >> shamt__h11419 |
	     ~(64'hFFFFFFFFFFFFFFFF >> shamt__h11419) &
	     {64{rs1_val_bypassed__h3046[63]}} ;
  assign rd_val__h5054 =
	     (stage3_rg_full && stage3_rg_stage3[69] &&
	      stage3_rg_stage3[68:64] == _theResult____h3038[19:15]) ?
	       stage3_rg_stage3[63:0] :
	       gpr_regfile$read_rs1 ;
  assign rg_cur_priv_0_EQ_0b11_79_OR_rg_cur_priv_0_EQ_0_ETC___d807 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[21] ||
	      rg_cur_priv == 2'b0 && csr_regfile$read_misa[13]) &&
	     _theResult____h3038[31:20] == 12'b000100000101 ;
  assign rg_halt_211_OR_csr_regfile_interrupt_pending_r_ETC___d1223 =
	     rg_halt || csr_regfile$interrupt_pending[4] ||
	     (IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	      2'd2 &&
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	      2'd0 ||
	      NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1219 ||
	      near_mem$imem_exc ||
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d683 &&
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d694) &&
	     stage1_rg_full ;
  assign rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 =
	     rg_state == 4'd2 && !rg_halt &&
	     !csr_regfile$interrupt_pending[4] &&
	     !stage3_rg_full ;
  assign rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1354 =
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 &&
	     (IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	      4'd7 ||
	      IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	      4'd8 ||
	      IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	      4'd9) ;
  assign rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1365 =
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd5 ;
  assign rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1372 =
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd4 ;
  assign rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1389 =
	     rg_state_9_EQ_2_225_AND_NOT_rg_halt_211_235_AN_ETC___d1305 &&
	     IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 ==
	     2'd0 &&
	     stage1_rg_full &&
	     near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697 &&
	     IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 ==
	     4'd11 ;
  assign rg_state_9_EQ_2_225_AND_stage3_rg_full_9_OR_NO_ETC___d1244 =
	     rg_state == 4'd2 &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	      2'd0 ||
	      stage1_rg_full) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	      2'd3) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	      2'd0 ||
	      !stage1_rg_full ||
	      NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d1230) &&
	     (NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1241 ||
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 !=
	      2'd0 ||
	      stage3_rg_full) ;
  assign rs1__h5713 = { 2'b01, instr__h3036[9:7] } ;
  assign rs1_val__h17655 =
	     (x_out_data_to_stage2_instr__h11146[14:12] == 3'b001) ?
	       x_out_data_to_stage2_val1__h11150 :
	       { 59'd0, x_out_data_to_stage2_instr__h11146[19:15] } ;
  assign rs1_val_bypassed046_BITS_31_TO_0_MINUS_rs2_val_ETC__q10 =
	     rs1_val_bypassed__h3046[31:0] - rs2_val__h11247[31:0] ;
  assign rs1_val_bypassed046_BITS_31_TO_0_PLUS_rs2_val1_ETC__q9 =
	     rs1_val_bypassed__h3046[31:0] + rs2_val__h11247[31:0] ;
  assign rs1_val_bypassed046_BITS_31_TO_0_SRL_rs2_val12_ETC__q8 =
	     rs1_val_bypassed__h3046[31:0] >> rs2_val__h11247[4:0] |
	     ~(32'hFFFFFFFF >> rs2_val__h11247[4:0]) &
	     {32{rs1_val_bypassed046_BITS_31_TO_0__q7[31]}} ;
  assign rs1_val_bypassed046_BITS_31_TO_0__q7 =
	     rs1_val_bypassed__h3046[31:0] ;
  assign rs1_val_bypassed__h3046 =
	     (_theResult____h3038[19:15] == 5'd0) ? 64'd0 : val__h5056 ;
  assign rs2_val__h11247 =
	     (_theResult____h3038[24:20] == 5'd0) ? 64'd0 : val__h11064 ;
  assign shamt__h11419 =
	     (_theResult____h3038[6:0] == 7'b0010011) ?
	       _theResult____h3038[25:20] :
	       rs2_val__h11247[5:0] ;
  assign sxl__h3487 =
	     (csr_regfile$read_misa[27:26] == 2'd2) ?
	       csr_regfile$read_mstatus[35:34] :
	       2'd0 ;
  assign theResult__038_BITS_31_TO_20__q18 = _theResult____h3038[31:20] ;
  assign theResult__038_BITS_31_TO_25_CONCAT_theResult__ETC__q6 =
	     { _theResult____h3038[31:25], _theResult____h3038[11:7] } ;
  assign theResult__038_BIT_31_CONCAT_theResult__038_BI_ETC__q3 =
	     { _theResult____h3038[31],
	       _theResult____h3038[7],
	       _theResult____h3038[30:25],
	       _theResult____h3038[11:8],
	       1'b0 } ;
  assign theResult__038_BIT_31_CONCAT_theResult__038_BI_ETC__q4 =
	     { _theResult____h3038[31],
	       _theResult____h3038[19:12],
	       _theResult____h3038[20],
	       _theResult____h3038[30:21],
	       1'b0 } ;
  assign tmp__h13880 =
	     rs1_val_bypassed__h3046[31:0] >> _theResult____h3038[24:20] |
	     ~(32'hFFFFFFFF >> _theResult____h3038[24:20]) &
	     {32{rs1_val_bypassed046_BITS_31_TO_0__q7[31]}} ;
  assign trap_info_tval__h13075 =
	     (_theResult____h3038[6:0] != 7'b1100011 &&
	      _theResult____h3038[6:0] != 7'b1101111 &&
	      _theResult____h3038[6:0] != 7'b1100111 &&
	      (_theResult____h3038[6:0] != 7'b1110011 ||
	       _theResult____h3038[14:12] != 3'b0 ||
	       _theResult____h3038[11:7] != 5'd0 ||
	       _theResult____h3038[19:15] != 5'd0 ||
	       _theResult____h3038[31:20] != 12'b0 &&
	       _theResult____h3038[31:20] != 12'b000000000001)) ?
	       { 32'd0, _theResult____h3038 } :
	       CASE_theResult__038_BITS_6_TO_0_0b1100011_data_ETC__q20 ;
  assign uxl__h3488 =
	     (csr_regfile$read_misa[27:26] == 2'd2) ?
	       csr_regfile$read_mstatus[33:32] :
	       2'd0 ;
  assign v32__h11523 = { _theResult____h3038[31:12], 12'h0 } ;
  assign val__h11064 =
	     (IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 ==
	      2'd2 &&
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d495) ?
	       x_out_bypass_rd_val__h4765 :
	       rd_val__h11062 ;
  assign val__h5056 =
	     (IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 ==
	      2'd2 &&
	      IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d493) ?
	       x_out_bypass_rd_val__h4765 :
	       rd_val__h5054 ;
  assign value__h13131 =
	     near_mem$imem_exc ? near_mem$imem_pc : trap_info_tval__h13075 ;
  assign x__h13801 =
	     rs1_val_bypassed__h3046[31:0] << _theResult____h3038[24:20] ;
  assign x__h13855 =
	     rs1_val_bypassed__h3046[31:0] >> _theResult____h3038[24:20] ;
  assign x__h13990 = rs1_val_bypassed__h3046[31:0] << rs2_val__h11247[4:0] ;
  assign x__h14035 = rs1_val_bypassed__h3046[31:0] >> rs2_val__h11247[4:0] ;
  assign x__h22854 =
	     csr_regfile_read_csr_mcycle__9_MINUS_rg_start__ETC___d1395[63:0] /
	     _theResult____h22853 ;
  assign x_out_data_to_stage2_instr__h11146 = _theResult____h3038 ;
  assign x_out_data_to_stage2_rd__h11148 =
	     (_theResult____h3038[6:0] == 7'b1100011) ?
	       5'd0 :
	       _theResult____h3038[11:7] ;
  assign x_out_data_to_stage2_val2__h11151 =
	     (_theResult____h3038[6:0] == 7'b1100011) ?
	       branch_target__h11251 :
	       rs2_val__h11247 ;
  assign x_out_next_pc__h11118 =
	     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761 ?
	       data_to_stage2_addr__h11141 :
	       fall_through_pc__h11105 ;
  assign x_out_trap_info_exc_code__h13078 =
	     near_mem$imem_exc ?
	       near_mem$imem_exc_code :
	       alu_outputs_exc_code__h11911 ;
  assign y__h18445 = ~rs1_val__h18144 ;
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[199:197])
      3'd0, 3'd1, 3'd4:
	  x_out_data_to_stage3_rd__h4426 = stage2_rg_stage2[196:192];
      3'd2: x_out_data_to_stage3_rd__h4426 = 5'd0;
      default: x_out_data_to_stage3_rd__h4426 = stage2_rg_stage2[196:192];
    endcase
  end
  always@(stage2_rg_stage2 or stage2_mbox$word or near_mem$dmem_word64)
  begin
    case (stage2_rg_stage2[199:197])
      3'd0: x_out_data_to_stage3_rd_val__h4427 = stage2_rg_stage2[127:64];
      3'd1, 3'd4: x_out_data_to_stage3_rd_val__h4427 = near_mem$dmem_word64;
      default: x_out_data_to_stage3_rd_val__h4427 = stage2_mbox$word;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[199:197])
      3'd0, 3'd1, 3'd4: x_out_bypass_rd__h4764 = stage2_rg_stage2[196:192];
      default: x_out_bypass_rd__h4764 = stage2_rg_stage2[196:192];
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$word or output_stage2___1_bypass_rd_val__h4753)
  begin
    case (stage2_rg_stage2[199:197])
      3'd0: x_out_bypass_rd_val__h4765 = stage2_rg_stage2[127:64];
      3'd1, 3'd4:
	  x_out_bypass_rd_val__h4765 = output_stage2___1_bypass_rd_val__h4753;
      default: x_out_bypass_rd_val__h4765 = stage2_mbox$word;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_3_6_ETC___d116 or
	  IF_near_mem_dmem_valid__10_THEN_IF_near_mem_dm_ETC___d113)
  begin
    case (stage2_rg_stage2[199:197])
      3'd0: CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q1 = 2'd2;
      3'd1, 3'd2, 3'd4:
	  CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q1 =
	      IF_near_mem_dmem_valid__10_THEN_IF_near_mem_dm_ETC___d113;
      default: CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q1 =
		   IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_3_6_ETC___d116;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[199:197])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d133 =
	      !near_mem$dmem_valid || near_mem$dmem_exc;
      default: IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d133 =
		   !stage2_mbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[199:197])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d142 =
	      near_mem$dmem_valid && !near_mem$dmem_exc;
      default: IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d142 =
		   stage2_mbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_3_6_ETC___d116 or
	  IF_stage2_rg_stage2_9_BITS_196_TO_192_49_EQ_0__ETC___d174)
  begin
    case (stage2_rg_stage2[199:197])
      3'd0: CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q2 = 2'd2;
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q2 =
	      IF_stage2_rg_stage2_9_BITS_196_TO_192_49_EQ_0__ETC___d174;
      3'd2: CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q2 = 2'd0;
      default: CASE_stage2_rg_stage2_BITS_199_TO_197_0_2_1_IF_ETC__q2 =
		   IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_3_6_ETC___d116;
    endcase
  end
  always@(funct10__h11504 or
	  _theResult___fst__h12580 or
	  rd_val___1__h13933 or
	  rd_val___1__h13987 or rd_val___1__h14032 or rd_val___1__h13981)
  begin
    case (funct10__h11504)
      10'b0: alu_outputs___1_val1__h11518 = rd_val___1__h13933;
      10'b0000000001: alu_outputs___1_val1__h11518 = rd_val___1__h13987;
      10'b0000000101: alu_outputs___1_val1__h11518 = rd_val___1__h14032;
      10'b0100000000: alu_outputs___1_val1__h11518 = rd_val___1__h13981;
      default: alu_outputs___1_val1__h11518 = _theResult___fst__h12580;
    endcase
  end
  always@(_theResult____h3038 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d556 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d552 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d554)
  begin
    case (_theResult____h3038[14:12])
      3'b0:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d552;
      3'b001:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d552;
      3'b100:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d554;
      3'b101:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d554;
      3'b110:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d556;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d689 =
		   _theResult____h3038[14:12] != 3'b111 ||
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d556;
    endcase
  end
  always@(_theResult____h3038 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d556 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d552 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d554)
  begin
    case (_theResult____h3038[14:12])
      3'b0:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d552;
      3'b001:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d552;
      3'b100:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d554;
      3'b101:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 =
	      !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d554;
      3'b110:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d556;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 =
		   _theResult____h3038[14:12] == 3'b111 &&
		   !IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d556;
    endcase
  end
  always@(_theResult____h3038)
  begin
    case (_theResult____h3038[6:0])
      7'b0000011:
	  CASE_theResult__038_BITS_6_TO_0_0b11_NOT_theRe_ETC__q11 =
	      _theResult____h3038[14:12] != 3'b0 &&
	      _theResult____h3038[14:12] != 3'b100 &&
	      _theResult____h3038[14:12] != 3'b001 &&
	      _theResult____h3038[14:12] != 3'b101 &&
	      _theResult____h3038[14:12] != 3'b010 &&
	      _theResult____h3038[14:12] != 3'b110 &&
	      _theResult____h3038[14:12] != 3'b011;
      7'b0100011:
	  CASE_theResult__038_BITS_6_TO_0_0b11_NOT_theRe_ETC__q11 =
	      _theResult____h3038[14:12] != 3'b0 &&
	      _theResult____h3038[14:12] != 3'b001 &&
	      _theResult____h3038[14:12] != 3'b010 &&
	      _theResult____h3038[14:12] != 3'b011;
      default: CASE_theResult__038_BITS_6_TO_0_0b11_NOT_theRe_ETC__q11 =
		   _theResult____h3038[6:0] != 7'b0101111 ||
		   _theResult____h3038[31:27] != 5'b00010 &&
		   _theResult____h3038[31:27] != 5'b00011 &&
		   _theResult____h3038[31:27] != 5'b0 &&
		   _theResult____h3038[31:27] != 5'b00001 &&
		   _theResult____h3038[31:27] != 5'b01100 &&
		   _theResult____h3038[31:27] != 5'b01000 &&
		   _theResult____h3038[31:27] != 5'b00100 &&
		   _theResult____h3038[31:27] != 5'b10000 &&
		   _theResult____h3038[31:27] != 5'b11000 &&
		   _theResult____h3038[31:27] != 5'b10100 &&
		   _theResult____h3038[31:27] != 5'b11100 ||
		   _theResult____h3038[14:12] != 3'b010 &&
		   _theResult____h3038[14:12] != 3'b011;
    endcase
  end
  always@(_theResult____h3038 or
	  CASE_theResult__038_BITS_6_TO_0_0b11_NOT_theRe_ETC__q11 or
	  NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_ETC___d599 or
	  funct10__h11504)
  begin
    case (_theResult____h3038[6:0])
      7'b0010011, 7'b0110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d680 =
	      NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_ETC___d599;
      7'b0011011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d680 =
	      _theResult____h3038[14:12] != 3'b0 &&
	      (_theResult____h3038[14:12] != 3'b001 ||
	       _theResult____h3038[25]) &&
	      (_theResult____h3038[14:12] != 3'b101 ||
	       _theResult____h3038[25]);
      7'b0111011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d680 =
	      funct10__h11504 != 10'b0 && funct10__h11504 != 10'b0100000000 &&
	      funct10__h11504 != 10'b0000000001 &&
	      funct10__h11504 != 10'b0000000101 &&
	      funct10__h11504 != 10'b0100000101;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d680 =
		   _theResult____h3038[6:0] != 7'b0110111 &&
		   _theResult____h3038[6:0] != 7'b0010111 &&
		   CASE_theResult__038_BITS_6_TO_0_0b11_NOT_theRe_ETC__q11;
    endcase
  end
  always@(_theResult____h3038)
  begin
    case (_theResult____h3038[6:0])
      7'b0000011:
	  CASE_theResult__038_BITS_6_TO_0_0b11_theResult_ETC__q12 =
	      _theResult____h3038[14:12] == 3'b0 ||
	      _theResult____h3038[14:12] == 3'b100 ||
	      _theResult____h3038[14:12] == 3'b001 ||
	      _theResult____h3038[14:12] == 3'b101 ||
	      _theResult____h3038[14:12] == 3'b010 ||
	      _theResult____h3038[14:12] == 3'b110 ||
	      _theResult____h3038[14:12] == 3'b011;
      7'b0100011:
	  CASE_theResult__038_BITS_6_TO_0_0b11_theResult_ETC__q12 =
	      _theResult____h3038[14:12] == 3'b0 ||
	      _theResult____h3038[14:12] == 3'b001 ||
	      _theResult____h3038[14:12] == 3'b010 ||
	      _theResult____h3038[14:12] == 3'b011;
      default: CASE_theResult__038_BITS_6_TO_0_0b11_theResult_ETC__q12 =
		   _theResult____h3038[6:0] == 7'b0101111 &&
		   (_theResult____h3038[31:27] == 5'b00010 ||
		    _theResult____h3038[31:27] == 5'b00011 ||
		    _theResult____h3038[31:27] == 5'b0 ||
		    _theResult____h3038[31:27] == 5'b00001 ||
		    _theResult____h3038[31:27] == 5'b01100 ||
		    _theResult____h3038[31:27] == 5'b01000 ||
		    _theResult____h3038[31:27] == 5'b00100 ||
		    _theResult____h3038[31:27] == 5'b10000 ||
		    _theResult____h3038[31:27] == 5'b11000 ||
		    _theResult____h3038[31:27] == 5'b10100 ||
		    _theResult____h3038[31:27] == 5'b11100) &&
		   (_theResult____h3038[14:12] == 3'b010 ||
		    _theResult____h3038[14:12] == 3'b011);
    endcase
  end
  always@(_theResult____h3038 or
	  CASE_theResult__038_BITS_6_TO_0_0b11_theResult_ETC__q12 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d718 or
	  funct10__h11504)
  begin
    case (_theResult____h3038[6:0])
      7'b0010011, 7'b0110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d756 =
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d718;
      7'b0011011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d756 =
	      _theResult____h3038[14:12] == 3'b0 ||
	      (_theResult____h3038[14:12] == 3'b001 ||
	       _theResult____h3038[14:12] == 3'b101) &&
	      !_theResult____h3038[25];
      7'b0111011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d756 =
	      funct10__h11504 == 10'b0 || funct10__h11504 == 10'b0100000000 ||
	      funct10__h11504 == 10'b0000000001 ||
	      funct10__h11504 == 10'b0000000101 ||
	      funct10__h11504 == 10'b0100000101;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d756 =
		   _theResult____h3038[6:0] == 7'b0110111 ||
		   _theResult____h3038[6:0] == 7'b0010111 ||
		   CASE_theResult__038_BITS_6_TO_0_0b11_theResult_ETC__q12;
    endcase
  end
  always@(rg_cur_priv)
  begin
    case (rg_cur_priv)
      2'b0: CASE_rg_cur_priv_0b0_8_0b1_9_11__q13 = 4'd8;
      2'b01: CASE_rg_cur_priv_0b0_8_0b1_9_11__q13 = 4'd9;
      default: CASE_rg_cur_priv_0b0_8_0b1_9_11__q13 = 4'd11;
    endcase
  end
  always@(_theResult____h3038 or CASE_rg_cur_priv_0b0_8_0b1_9_11__q13)
  begin
    case (_theResult____h3038[31:20])
      12'b0:
	  CASE_theResult__038_BITS_31_TO_20_0b0_CASE_rg__ETC__q14 =
	      CASE_rg_cur_priv_0b0_8_0b1_9_11__q13;
      12'b000000000001:
	  CASE_theResult__038_BITS_31_TO_20_0b0_CASE_rg__ETC__q14 = 4'd3;
      default: CASE_theResult__038_BITS_31_TO_20_0b0_CASE_rg__ETC__q14 = 4'd2;
    endcase
  end
  always@(_theResult____h3038 or alu_outputs___1_exc_code__h11865)
  begin
    case (_theResult____h3038[6:0])
      7'b0000011,
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0011011,
      7'b0100011,
      7'b0110011,
      7'b0110111,
      7'b0111011:
	  alu_outputs_exc_code__h11911 = 4'd2;
      7'b1100011, 7'b1100111, 7'b1101111: alu_outputs_exc_code__h11911 = 4'd0;
      7'b1110011:
	  alu_outputs_exc_code__h11911 = alu_outputs___1_exc_code__h11865;
      default: alu_outputs_exc_code__h11911 = 4'd2;
    endcase
  end
  always@(_theResult____h3038 or
	  rg_cur_priv or
	  IF_rg_cur_priv_0_EQ_0b11_79_OR_rg_cur_priv_0_E_ETC___d809)
  begin
    case (_theResult____h3038[31:20])
      12'b0, 12'b000000000001:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d811 = 4'd11;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d811 =
		   (rg_cur_priv == 2'b11 &&
		    _theResult____h3038[31:20] == 12'b001100000010) ?
		     4'd7 :
		     IF_rg_cur_priv_0_EQ_0b11_79_OR_rg_cur_priv_0_E_ETC___d809;
    endcase
  end
  always@(_theResult____h3038)
  begin
    case (_theResult____h3038[14:12])
      3'b0: CASE_theResult__038_BITS_14_TO_12_0b0_4_0b1_5_11__q15 = 4'd4;
      3'b001: CASE_theResult__038_BITS_14_TO_12_0b0_4_0b1_5_11__q15 = 4'd5;
      default: CASE_theResult__038_BITS_14_TO_12_0b0_4_0b1_5_11__q15 = 4'd11;
    endcase
  end
  always@(_theResult____h3038 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d813)
  begin
    case (_theResult____h3038[14:12])
      3'b0:
	  CASE_theResult__038_BITS_14_TO_12_0b0_IF_IF_NO_ETC__q16 =
	      IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d813;
      3'b001, 3'b101:
	  CASE_theResult__038_BITS_14_TO_12_0b0_IF_IF_NO_ETC__q16 = 4'd2;
      3'b010, 3'b011, 3'b110, 3'b111:
	  CASE_theResult__038_BITS_14_TO_12_0b0_IF_IF_NO_ETC__q16 = 4'd3;
      3'd4: CASE_theResult__038_BITS_14_TO_12_0b0_IF_IF_NO_ETC__q16 = 4'd11;
    endcase
  end
  always@(_theResult____h3038 or
	  CASE_theResult__038_BITS_14_TO_12_0b0_4_0b1_5_11__q15 or
	  IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_P_ETC___d768 or
	  funct10__h11504 or
	  CASE_theResult__038_BITS_14_TO_12_0b0_IF_IF_NO_ETC__q16)
  begin
    case (_theResult____h3038[6:0])
      7'b0000011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
	      (_theResult____h3038[14:12] != 3'b0 &&
	       _theResult____h3038[14:12] != 3'b100 &&
	       _theResult____h3038[14:12] != 3'b001 &&
	       _theResult____h3038[14:12] != 3'b101 &&
	       _theResult____h3038[14:12] != 3'b010 &&
	       _theResult____h3038[14:12] != 3'b110 &&
	       _theResult____h3038[14:12] != 3'b011) ?
		4'd11 :
		4'd0;
      7'b0001111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
	      CASE_theResult__038_BITS_14_TO_12_0b0_4_0b1_5_11__q15;
      7'b0010011, 7'b0110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
	      IF_NOT_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_P_ETC___d768;
      7'b0010111, 7'b0110111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 = 4'd0;
      7'b0011011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
	      (_theResult____h3038[14:12] != 3'b0 &&
	       (_theResult____h3038[14:12] != 3'b001 ||
		_theResult____h3038[25]) &&
	       (_theResult____h3038[14:12] != 3'b101 ||
		_theResult____h3038[25])) ?
		4'd11 :
		4'd0;
      7'b0100011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
	      (_theResult____h3038[14:12] != 3'b0 &&
	       _theResult____h3038[14:12] != 3'b001 &&
	       _theResult____h3038[14:12] != 3'b010 &&
	       _theResult____h3038[14:12] != 3'b011) ?
		4'd11 :
		4'd0;
      7'b0101111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
	      ((_theResult____h3038[31:27] == 5'b00010 ||
		_theResult____h3038[31:27] == 5'b00011 ||
		_theResult____h3038[31:27] == 5'b0 ||
		_theResult____h3038[31:27] == 5'b00001 ||
		_theResult____h3038[31:27] == 5'b01100 ||
		_theResult____h3038[31:27] == 5'b01000 ||
		_theResult____h3038[31:27] == 5'b00100 ||
		_theResult____h3038[31:27] == 5'b10000 ||
		_theResult____h3038[31:27] == 5'b11000 ||
		_theResult____h3038[31:27] == 5'b10100 ||
		_theResult____h3038[31:27] == 5'b11100) &&
	       (_theResult____h3038[14:12] == 3'b010 ||
		_theResult____h3038[14:12] == 3'b011)) ?
		4'd0 :
		4'd11;
      7'b0111011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
	      (funct10__h11504 != 10'b0 &&
	       funct10__h11504 != 10'b0100000000 &&
	       funct10__h11504 != 10'b0000000001 &&
	       funct10__h11504 != 10'b0000000101 &&
	       funct10__h11504 != 10'b0100000101) ?
		4'd11 :
		4'd0;
      7'b1110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
	      CASE_theResult__038_BITS_14_TO_12_0b0_IF_IF_NO_ETC__q16;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 =
		   4'd11;
    endcase
  end
  always@(_theResult____h3038 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d711 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563)
  begin
    case (_theResult____h3038[6:0])
      7'b1100011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d832 =
	      (_theResult____h3038[14:12] != 3'b0 &&
	       _theResult____h3038[14:12] != 3'b001 &&
	       _theResult____h3038[14:12] != 3'b100 &&
	       _theResult____h3038[14:12] != 3'b101 &&
	       _theResult____h3038[14:12] != 3'b110 &&
	       _theResult____h3038[14:12] != 3'b111) ?
		4'd11 :
		(IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d563 ?
		   4'd1 :
		   4'd0);
      7'b1100111, 7'b1101111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d832 = 4'd1;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d832 =
		   IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d711 ?
		     4'd0 :
		     IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d829;
    endcase
  end
  always@(_theResult____h3038)
  begin
    case (_theResult____h3038[6:0])
      7'b0000011:
	  CASE_theResult__038_BITS_6_TO_0_0b11_1_0b10011_ETC__q17 = 3'd1;
      7'b0010011, 7'b0010111, 7'b0011011, 7'b0110011, 7'b0110111, 7'b0111011:
	  CASE_theResult__038_BITS_6_TO_0_0b11_1_0b10011_ETC__q17 = 3'd0;
      7'b0100011:
	  CASE_theResult__038_BITS_6_TO_0_0b11_1_0b10011_ETC__q17 = 3'd2;
      default: CASE_theResult__038_BITS_6_TO_0_0b11_1_0b10011_ETC__q17 = 3'd4;
    endcase
  end
  always@(_theResult____h3038 or
	  CASE_theResult__038_BITS_6_TO_0_0b11_1_0b10011_ETC__q17)
  begin
    case (_theResult____h3038[6:0])
      7'b1100011, 7'b1100111, 7'b1101111:
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 = 3'd0;
      default: IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 =
		   ((_theResult____h3038[6:0] == 7'b0110011 ||
		     _theResult____h3038[6:0] == 7'b0111011) &&
		    _theResult____h3038[31:25] == 7'b0000001) ?
		     3'd3 :
		     CASE_theResult__038_BITS_6_TO_0_0b11_1_0b10011_ETC__q17;
    endcase
  end
  always@(_theResult____h3038 or
	  _theResult_____1_fst__h12389 or
	  rd_val___1__h12357 or
	  rd_val___1__h12364 or rd_val___1__h12371 or rd_val___1__h12378)
  begin
    case (_theResult____h3038[14:12])
      3'b010: _theResult_____1_fst__h12361 = rd_val___1__h12357;
      3'b011: _theResult_____1_fst__h12361 = rd_val___1__h12364;
      3'b100: _theResult_____1_fst__h12361 = rd_val___1__h12371;
      3'b110: _theResult_____1_fst__h12361 = rd_val___1__h12378;
      default: _theResult_____1_fst__h12361 = _theResult_____1_fst__h12389;
    endcase
  end
  always@(_theResult____h3038 or
	  rs1_val_bypassed__h3046 or
	  alu_outputs___1_addr__h11569 or
	  alu_outputs___1_addr__h11588 or
	  alu_outputs___1_addr__h11271 or
	  alu_outputs___1_addr__h11319 or alu_outputs___1_addr__h11293)
  begin
    case (_theResult____h3038[6:0])
      7'b0000011:
	  x_out_data_to_stage2_addr__h11149 = alu_outputs___1_addr__h11569;
      7'b0100011:
	  x_out_data_to_stage2_addr__h11149 = alu_outputs___1_addr__h11588;
      7'b1100011:
	  x_out_data_to_stage2_addr__h11149 = alu_outputs___1_addr__h11271;
      7'b1100111:
	  x_out_data_to_stage2_addr__h11149 = alu_outputs___1_addr__h11319;
      7'b1101111:
	  x_out_data_to_stage2_addr__h11149 = alu_outputs___1_addr__h11293;
      default: x_out_data_to_stage2_addr__h11149 = rs1_val_bypassed__h3046;
    endcase
  end
  always@(_theResult____h3038 or imem_rg_pc or data_to_stage2_addr__h11141)
  begin
    case (_theResult____h3038[6:0])
      7'b1100011, 7'b1100111, 7'b1101111:
	  CASE_theResult__038_BITS_6_TO_0_0b1100011_data_ETC__q20 =
	      data_to_stage2_addr__h11141;
      default: CASE_theResult__038_BITS_6_TO_0_0b1100011_data_ETC__q20 =
		   (_theResult____h3038[6:0] == 7'b1110011 &&
		    _theResult____h3038[14:12] == 3'b0 &&
		    _theResult____h3038[11:7] == 5'd0 &&
		    _theResult____h3038[19:15] == 5'd0 &&
		    _theResult____h3038[31:20] == 12'b000000000001) ?
		     imem_rg_pc :
		     64'd0;
    endcase
  end
  always@(_theResult____h3038 or
	  alu_outputs___1_val1__h11890 or
	  alu_outputs___1_val1__h11472 or
	  alu_outputs___1_val1__h11550 or
	  alu_outputs___1_val1__h11495 or
	  alu_outputs___1_val1__h11534 or
	  alu_outputs___1_val1__h11518 or alu_outputs___1_val1__h11869)
  begin
    case (_theResult____h3038[6:0])
      7'b0010011, 7'b0110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066 =
	      alu_outputs___1_val1__h11472;
      7'b0010111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066 =
	      alu_outputs___1_val1__h11550;
      7'b0011011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066 =
	      alu_outputs___1_val1__h11495;
      7'b0110111:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066 =
	      alu_outputs___1_val1__h11534;
      7'b0111011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066 =
	      alu_outputs___1_val1__h11518;
      7'b1110011:
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066 =
	      alu_outputs___1_val1__h11869;
      default: IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1066 =
		   alu_outputs___1_val1__h11890;
    endcase
  end
  always@(_theResult____h3038 or
	  IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1068 or
	  IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d963)
  begin
    case (_theResult____h3038[6:0])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h11150 =
	      IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_7_ETC___d963;
      default: x_out_data_to_stage2_val1__h11150 =
		   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d1068;
    endcase
  end
  always@(x_out_data_to_stage2_instr__h11146 or
	  x_out_data_to_stage2_val1__h11150)
  begin
    case (x_out_data_to_stage2_instr__h11146[14:12])
      3'b010, 3'b011: rs1_val__h18144 = x_out_data_to_stage2_val1__h11150;
      default: rs1_val__h18144 =
		   { 59'd0, x_out_data_to_stage2_instr__h11146[19:15] };
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_logdelay <= `BSV_ASSIGNMENT_DELAY 64'd0;
	cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_halt <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 4'd0;
	stage1_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage3_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (cfg_logdelay$EN)
	  cfg_logdelay <= `BSV_ASSIGNMENT_DELAY cfg_logdelay$D_IN;
	if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (rg_halt$EN) rg_halt <= `BSV_ASSIGNMENT_DELAY rg_halt$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
	if (stage1_rg_full$EN)
	  stage1_rg_full <= `BSV_ASSIGNMENT_DELAY stage1_rg_full$D_IN;
	if (stage2_rg_full$EN)
	  stage2_rg_full <= `BSV_ASSIGNMENT_DELAY stage2_rg_full$D_IN;
	if (stage3_rg_full$EN)
	  stage3_rg_full <= `BSV_ASSIGNMENT_DELAY stage3_rg_full$D_IN;
      end
    if (imem_rg_f3$EN) imem_rg_f3 <= `BSV_ASSIGNMENT_DELAY imem_rg_f3$D_IN;
    if (imem_rg_instr_15_0$EN)
      imem_rg_instr_15_0 <= `BSV_ASSIGNMENT_DELAY imem_rg_instr_15_0$D_IN;
    if (imem_rg_mstatus_MXR$EN)
      imem_rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY imem_rg_mstatus_MXR$D_IN;
    if (imem_rg_pc$EN) imem_rg_pc <= `BSV_ASSIGNMENT_DELAY imem_rg_pc$D_IN;
    if (imem_rg_priv$EN)
      imem_rg_priv <= `BSV_ASSIGNMENT_DELAY imem_rg_priv$D_IN;
    if (imem_rg_satp$EN)
      imem_rg_satp <= `BSV_ASSIGNMENT_DELAY imem_rg_satp$D_IN;
    if (imem_rg_sstatus_SUM$EN)
      imem_rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY imem_rg_sstatus_SUM$D_IN;
    if (rg_cur_priv$EN) rg_cur_priv <= `BSV_ASSIGNMENT_DELAY rg_cur_priv$D_IN;
    if (rg_start_CPI_cycles$EN)
      rg_start_CPI_cycles <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_cycles$D_IN;
    if (rg_start_CPI_instrs$EN)
      rg_start_CPI_instrs <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_instrs$D_IN;
    if (stage2_rg_stage2$EN)
      stage2_rg_stage2 <= `BSV_ASSIGNMENT_DELAY stage2_rg_stage2$D_IN;
    if (stage3_rg_stage3$EN)
      stage3_rg_stage3 <= `BSV_ASSIGNMENT_DELAY stage3_rg_stage3$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_logdelay = 64'hAAAAAAAAAAAAAAAA;
    cfg_verbosity = 4'hA;
    imem_rg_f3 = 3'h2;
    imem_rg_instr_15_0 = 16'hAAAA;
    imem_rg_mstatus_MXR = 1'h0;
    imem_rg_pc = 64'hAAAAAAAAAAAAAAAA;
    imem_rg_priv = 2'h2;
    imem_rg_satp = 64'hAAAAAAAAAAAAAAAA;
    imem_rg_sstatus_SUM = 1'h0;
    rg_cur_priv = 2'h2;
    rg_halt = 1'h0;
    rg_start_CPI_cycles = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_instrs = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 4'hA;
    stage1_rg_full = 1'h0;
    stage2_rg_full = 1'h0;
    stage2_rg_stage2 =
	298'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage3_rg_full = 1'h0;
    stage3_rg_stage3 = 168'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("%0d: Pipeline State:  inum:%0d  cur_priv:%0d  mstatus:%0x",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 rg_cur_priv,
		 csr_regfile$read_mstatus);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write("MStatus{",
	       "sd:%0d",
	       csr_regfile$read_mstatus[14:13] == 2'h3 ||
	       csr_regfile$read_mstatus[16:15] == 2'h3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] == 2'd2)
	$write(" sxl:%0d uxl:%0d", sxl__h3487, uxl__h3488);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] != 2'd2)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tsr:%0d", csr_regfile$read_mstatus[22]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tw:%0d", csr_regfile$read_mstatus[21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tvm:%0d", csr_regfile$read_mstatus[20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mxr:%0d", csr_regfile$read_mstatus[19]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" sum:%0d", csr_regfile$read_mstatus[18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mprv:%0d", csr_regfile$read_mstatus[17]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" xs:%0d", csr_regfile$read_mstatus[16:15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" fs:%0d", csr_regfile$read_mstatus[14:13]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mpp:%0d", csr_regfile$read_mstatus[12:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" spp:%0d", csr_regfile$read_mstatus[8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" pies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[7],
	       csr_regfile$read_mstatus[5],
	       csr_regfile$read_mstatus[4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" ies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[3],
	       csr_regfile$read_mstatus[1],
	       csr_regfile$read_mstatus[0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    Stage3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_Stage3");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full) $write(" PIPE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage3_rg_full || !stage3_rg_stage3[69]))
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full && stage3_rg_stage3[69])
	$write("Rd %0d ",
	       stage3_rg_stage3[68:64],
	       "rd_val:%h",
	       stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage2: pc 0x%08h instr 0x%08h priv %0d",
		 stage2_rg_stage2[295:232],
		 stage2_rg_stage2[231:200],
		 stage2_rg_stage2[297:296]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("Output_Stage2", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("Output_Stage2", " BUSY: pc:%0h", stage2_rg_stage2[295:232]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("Output_Stage2", " NONPIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("Output_Stage2", " PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[295:232],
	       stage2_rg_stage2[231:200],
	       stage2_rg_stage2[297:296]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3 &&
	  stage2_rg_stage2[199:197] != 3'd0 &&
	  IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d133)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3 &&
	  (stage2_rg_stage2[199:197] == 3'd0 ||
	   IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d142))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write(" rd:%0d  rd_val:%h",
	       x_out_data_to_stage3_rd__h4426,
	       x_out_data_to_stage3_rd_val__h4427);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("'h%h", stage2_rg_stage2[295:232]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("'h%h", near_mem$dmem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("'h%h", stage2_rg_stage2[191:128], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("'h%h", stage2_rg_stage2[295:232]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("'h%h", near_mem$dmem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd3)
	$write("'h%h", stage2_rg_stage2[191:128], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd1 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 == 2'd0)
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 != 2'd0)
	$write("Rd %0d ", x_out_bypass_rd__h4764);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 == 2'd1)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 != 2'd0 &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d178 != 2'd1)
	$write("rd_val:%h", x_out_bypass_rd_val__h4765);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage1: pc 0x%08h instr 0x%08h priv %0d",
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("Output_Stage1", " BUSY pc:%h", imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("Output_Stage1", " NONPIPE: pc:%h", imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("Output_Stage1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full)
	$write("Output_Stage1", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd0)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd1)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd2)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd3)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd4)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd5)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd6)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd7)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd8)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd9)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d834 == 4'd10)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  NOT_near_mem_imem_exc__14_99_AND_IF_IF_NOT_nea_ETC___d900)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("data_to_Stage 2 {pc:%h  instr:%h  priv:%0d\n",
	       imem_rg_pc,
	       x_out_data_to_stage2_instr__h11146,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("            op_stage2:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 == 3'd0)
	$write("OP_Stage2_ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 == 3'd1)
	$write("OP_Stage2_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 == 3'd2)
	$write("OP_Stage2_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  !near_mem$imem_exc &&
	  (IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d759 ||
	   IF_IF_NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS__ETC___d761) &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d917 == 3'd3)
	$write("OP_Stage2_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  NOT_near_mem_imem_exc__14_99_AND_IF_IF_NOT_nea_ETC___d941)
	$write("OP_Stage2_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h11148);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("            addr:%h  val1:%h  val2:%h}",
	       x_out_data_to_stage2_addr__h11149,
	       x_out_data_to_stage2_val1__h11150,
	       x_out_data_to_stage2_val2__h11151);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1079)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1082)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1085)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1088)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1091)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1094)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1097)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1100)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1103)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1106)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1109)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513 &&
	  near_mem_imem_exc__14_OR_IF_IF_NOT_near_mem_im_ETC___d1112)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("'h%h", imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("'h%h", x_out_trap_info_exc_code__h13078);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d697)
	$write("'h%h", value__h13131, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d764)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_near_mem_imem_valid_93_OR_NOT_near_mem_ime_ETC___d498)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d513)
	$write(" next_pc 0x%08h", x_out_next_pc__h11118);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $display("----------------");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h1900 != 4'd0)
	$display("%0d: CPU.reset_complete", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x", pc_reset_value);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h1900 != 4'd0)
	$display("    restart with PC = 0x%0h", pc_reset_value);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d: CPU.rl_stage2_nonpipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x",
		 csr_regfile$csr_trap_actions[193:130]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage2_rg_stage2[295:232],
		 stage2_rg_stage2[231:200],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h1900 != 4'd0)
	$display("    mcause:0x%0h  epc 0x%0h  tval:0x%0h  new pc 0x%0h, new mstatus 0x%0h",
		 csr_regfile$csr_trap_actions[65:2],
		 stage2_rg_stage2[295:232],
		 stage2_rg_stage2[191:128],
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_CSRR_W", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 &&
	  cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    S1: write CSRRW/CSRRWI Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 x_out_data_to_stage2_instr__h11146[19:15],
		 rs1_val__h17655,
		 x_out_data_to_stage2_instr__h11146[31:20],
		 csr_regfile$read_csr[63:0],
		 x_out_data_to_stage2_instr__h11146[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && !csr_regfile$access_permitted_1 &&
	  cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && !csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    rl_stage1_CSRR_W: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 x_out_data_to_stage2_instr__h11146[19:15],
		 rs1_val__h17655,
		 x_out_data_to_stage2_instr__h11146[31:20],
		 x_out_data_to_stage2_instr__h11146[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_CSRR_S_or_C",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  csr_regfile$access_permitted_2 &&
	  cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    S1: write CSRRW/CSRRWI Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 x_out_data_to_stage2_instr__h11146[19:15],
		 rs1_val__h18144,
		 x_out_data_to_stage2_instr__h11146[31:20],
		 csr_regfile$read_csr[63:0],
		 x_out_data_to_stage2_instr__h11146[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  !csr_regfile$access_permitted_2 &&
	  cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  !csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    rl_stage1_CSRR_W: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 x_out_data_to_stage2_instr__h11146[19:15],
		 rs1_val__h18144,
		 x_out_data_to_stage2_instr__h11146[31:20],
		 x_out_data_to_stage2_instr__h11146[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x", x_out_next_pc__h11118);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d: rl_stage1_restart_after_csrrx: inum:%0d  pc:%0x  cur_priv:%0d",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 x_out_next_pc__h11118,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_xRET", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x",
		 csr_regfile$csr_ret_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h1900 != 4'd0)
	$display("    xRET: next_pc:0x%0h  new mstatus:0x%0h  new priv:%0d",
		 csr_regfile$csr_ret_actions[129:66],
		 csr_regfile$csr_ret_actions[63:0],
		 csr_regfile$csr_ret_actions[65:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I && cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d: CPU.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_finish_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x", x_out_next_pc__h11118);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU.rl_finish_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE && cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d: CPU.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_finish_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x", x_out_next_pc__h11118);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU.rl_finish_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA && cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d: CPU.rl_stage1_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_finish_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x", x_out_next_pc__h11118);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU.rl_finish_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU.rl_stage1_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_WFI_resume", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume && cur_verbosity__h1900 != 4'd0)
	$display("    WFI resume: inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x", x_out_next_pc__h11118);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_reset_from_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_trap", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x",
		 csr_regfile$csr_trap_actions[193:130]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d1392)
	$display("%0d: CPU.rl_stage1_trap: Tight infinite trap loop: pc 0x%0x instr 0x%08x",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$csr_trap_actions[193:130],
		 x_out_data_to_stage2_instr__h11146);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d1392)
	$display("CPI: %0d.%0d = (%0d/%0d) since last 'continue'",
		 cpi__h22855,
		 cpifrac__h22856,
		 delta_CPI_cycles__h22851,
		 _theResult____h22853);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_91_92_OR_NOT_near_mem_im_ETC___d1392)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h1900 != 4'd0)
	$display("%0d: CPU.rl_stage1_trap: priv:%0d  mcause:0x%0h  epc:0x%0h",
		 csr_regfile$read_csr_mcycle,
		 rg_cur_priv,
		 csr_regfile$csr_trap_actions[65:2],
		 imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h1900 != 4'd0)
	$display("    tval:0x%0h  new pc:0x%0h  new mstatus:0x%0h",
		 value__h13131,
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d:  CPU.rl_stage1_interrupt",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x",
		 csr_regfile$csr_trap_actions[193:130]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 imem_rg_pc,
		 x_out_data_to_stage2_instr__h11146,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h1900 != 4'd0)
	$display("%0d: CPU.rl_stage1_interrupt: epc 0x%0h  next PC 0x%0h  new_priv %0d  new mstatus 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 imem_rg_pc,
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[1:0],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("%0d: CPU.rl_pipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[69] &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    S3.fa_deq: write Rd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[68:64],
		 stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$write("    S3.enq: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[295:232],
	       stage2_rg_stage2[231:200],
	       stage2_rg_stage2[297:296]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38 &&
	  stage2_rg_stage2[199:197] != 3'd0 &&
	  IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d133)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38 &&
	  (stage2_rg_stage2[199:197] == 3'd0 ||
	   IF_stage2_rg_stage2_9_BITS_199_TO_197_0_EQ_1_2_ETC___d142))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$write(" rd:%0d  rd_val:%h",
	       x_out_data_to_stage3_rd__h4426,
	       x_out_data_to_stage3_rd_val__h4427);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_8_THEN_IF_stage2_rg_stage2_9_ETC___d119 == 2'd2 &&
	  cur_verbosity__h1900 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage2_rg_stage2[295:232],
		 stage2_rg_stage2[231:200],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1261 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage2.enq (Data_Stage1_to_Stage2)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_rg_halt_211_235_AND_NOT_csr_regfile_interr_ETC___d1282 &&
	  NOT_IF_csr_regfile_read_csr_minstret__2_ULT_cf_ETC___d38)
	$display("    CPU_Stage_1.enq: 0x%08x", x_out_next_pc__h11118);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$write("CPU: Bluespec  RISC-V  Piccolo  v3.0");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start) $display(" (RV64)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("Copyright (c) 2016-2018 Bluespec, Inc. All Rights Reserved.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	begin
	  TASK_testplusargs___d1185 = $test$plusargs("v1");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	begin
	  TASK_testplusargs___d1184 = $test$plusargs("v2");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start && cur_verbosity__h1900 != 4'd0)
	$display("%0d: CPU.rl_reset_start", csr_regfile$read_csr_mcycle);
  end
  // synopsys translate_on
endmodule  // mkCPU

