

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:52:44 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_45 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.800 us|  0.800 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 40 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 41 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add204_214_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add204_214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add371_26_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add371_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add337_210_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add337_210_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add301_214_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add301_214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add274_218_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add274_218_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add239_222_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add239_222_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add8117_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add8117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r = alloca i64 1" [d3.cpp:11]   --->   Operation 49 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 50 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 51 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 52 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 53 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 54 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 55 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 56 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 59 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 61 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 64 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 66 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 68 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 9"   --->   Operation 69 'getelementptr' 'arg1_r_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 70 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 0.67>
ST_13 : Operation 71 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 71 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_addr_1 = getelementptr i32 %arg1_r, i64 0, i64 8" [d3.cpp:30]   --->   Operation 72 'getelementptr' 'arg1_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [2/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_1" [d3.cpp:30]   --->   Operation 73 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 7" [d3.cpp:30]   --->   Operation 74 'getelementptr' 'arg1_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [2/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_2" [d3.cpp:30]   --->   Operation 75 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 0.67>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 76 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_1" [d3.cpp:30]   --->   Operation 77 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 78 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 78 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 79 [1/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_2" [d3.cpp:30]   --->   Operation 79 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1" [d3.cpp:30]   --->   Operation 80 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_addr_3 = getelementptr i32 %arg1_r, i64 0, i64 6" [d3.cpp:30]   --->   Operation 81 'getelementptr' 'arg1_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [2/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_3" [d3.cpp:30]   --->   Operation 82 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 1" [d3.cpp:30]   --->   Operation 83 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_addr_4 = getelementptr i32 %arg1_r, i64 0, i64 5" [d3.cpp:30]   --->   Operation 84 'getelementptr' 'arg1_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [2/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_4" [d3.cpp:30]   --->   Operation 85 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:30]   --->   Operation 86 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 87 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 88 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 88 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 89 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 89 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : [1/1] (0.57ns)   --->   Input mux for Operation 90 '%mul16 = mul i32 %arg1_r_load, i32 38'
ST_15 : Operation 90 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_load, i32 38"   --->   Operation 90 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 91 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 92 [1/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_3" [d3.cpp:30]   --->   Operation 92 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 93 [1/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_4" [d3.cpp:30]   --->   Operation 93 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_addr_5 = getelementptr i32 %arg1_r, i64 0, i64 4" [d3.cpp:30]   --->   Operation 94 'getelementptr' 'arg1_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [2/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_5" [d3.cpp:30]   --->   Operation 95 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 2" [d3.cpp:30]   --->   Operation 96 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_addr_6 = getelementptr i32 %arg1_r, i64 0, i64 3" [d3.cpp:30]   --->   Operation 97 'getelementptr' 'arg1_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [2/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_6" [d3.cpp:30]   --->   Operation 98 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 3" [d3.cpp:30]   --->   Operation 99 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 3" [d3.cpp:30]   --->   Operation 100 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 4" [d3.cpp:30]   --->   Operation 101 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 102 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 103 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 103 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 104 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 104 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 105 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 105 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 106 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 106 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 107 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 107 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 108 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 108 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 16 <SV = 15> <Delay = 5.18>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 109 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_load_1" [d3.cpp:30]   --->   Operation 110 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.81ns)   --->   Input mux for Operation 111 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17'
ST_16 : Operation 111 [1/1] (2.60ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17" [d3.cpp:30]   --->   Operation 111 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %arr_1_load, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 112 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 113 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i32 %arg1_r_load_2" [d3.cpp:30]   --->   Operation 114 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.73ns)   --->   Input mux for Operation 115 '%mul_ln30_1 = mul i63 %zext_ln30_8, i63 %zext_ln30_9'
ST_16 : Operation 115 [1/1] (2.68ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_8, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 115 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 116 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %arg1_r_load_3" [d3.cpp:30]   --->   Operation 117 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.81ns)   --->   Input mux for Operation 118 '%mul_ln30_2 = mul i64 %zext_ln30_2, i64 %conv17'
ST_16 : Operation 118 [1/1] (2.60ns)   --->   "%mul_ln30_2 = mul i64 %zext_ln30_2, i64 %conv17" [d3.cpp:30]   --->   Operation 118 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i32 %arg1_r_load_4" [d3.cpp:30]   --->   Operation 119 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.73ns)   --->   Input mux for Operation 120 '%mul_ln30_3 = mul i63 %zext_ln30_8, i63 %zext_ln30_10'
ST_16 : Operation 120 [1/1] (2.68ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_8, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 120 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 121 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_5" [d3.cpp:30]   --->   Operation 122 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 123 [1/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_6" [d3.cpp:30]   --->   Operation 123 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%arg1_r_addr_7 = getelementptr i32 %arg1_r, i64 0, i64 2" [d3.cpp:30]   --->   Operation 124 'getelementptr' 'arg1_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [2/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_7" [d3.cpp:30]   --->   Operation 125 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_addr_8 = getelementptr i32 %arg1_r, i64 0, i64 1" [d3.cpp:30]   --->   Operation 126 'getelementptr' 'arg1_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [2/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_8" [d3.cpp:30]   --->   Operation 127 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 128 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %arr_load, i64 %shl_ln" [d3.cpp:30]   --->   Operation 128 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %arr_1_load_1, i64 %mul_ln30_2" [d3.cpp:30]   --->   Operation 129 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %arr_load_1, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 130 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 131 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 132 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 132 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 133 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 133 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 134 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 134 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i3 %arr_1_addr" [d3.cpp:30]   --->   Operation 135 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_1, i3 %arr_addr_1" [d3.cpp:30]   --->   Operation 136 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i3 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 137 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_3, i3 %arr_addr_2" [d3.cpp:30]   --->   Operation 138 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 17 <SV = 16> <Delay = 5.85>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i32 %arg1_r_load_5" [d3.cpp:30]   --->   Operation 139 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.81ns)   --->   Input mux for Operation 140 '%mul_ln30_4 = mul i64 %zext_ln30_4, i64 %conv17'
ST_17 : Operation 140 [1/1] (2.60ns)   --->   "%mul_ln30_4 = mul i64 %zext_ln30_4, i64 %conv17" [d3.cpp:30]   --->   Operation 140 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i32 %arg1_r_load_6" [d3.cpp:30]   --->   Operation 141 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.73ns)   --->   Input mux for Operation 142 '%mul_ln30_5 = mul i63 %zext_ln30_8, i63 %zext_ln30_11'
ST_17 : Operation 142 [1/1] (2.68ns)   --->   "%mul_ln30_5 = mul i63 %zext_ln30_8, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 142 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_5, i1 0" [d3.cpp:30]   --->   Operation 143 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_7" [d3.cpp:30]   --->   Operation 144 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i32 %arg1_r_load_7" [d3.cpp:30]   --->   Operation 145 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.81ns)   --->   Input mux for Operation 146 '%mul_ln30_6 = mul i64 %zext_ln30_6, i64 %conv17'
ST_17 : Operation 146 [1/1] (2.60ns)   --->   "%mul_ln30_6 = mul i64 %zext_ln30_6, i64 %conv17" [d3.cpp:30]   --->   Operation 146 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_8" [d3.cpp:30]   --->   Operation 147 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i32 %arg1_r_load_8" [d3.cpp:30]   --->   Operation 148 'zext' 'zext_ln30_12' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.73ns)   --->   Input mux for Operation 149 '%mul_ln30_7 = mul i63 %zext_ln30_8, i63 %zext_ln30_12'
ST_17 : Operation 149 [1/1] (2.68ns)   --->   "%mul_ln30_7 = mul i63 %zext_ln30_8, i63 %zext_ln30_12" [d3.cpp:30]   --->   Operation 149 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln30_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_7, i1 0" [d3.cpp:30]   --->   Operation 150 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %arr_1_load_2, i64 %mul_ln30_4" [d3.cpp:30]   --->   Operation 151 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %arr_load_2, i64 %shl_ln30_2" [d3.cpp:30]   --->   Operation 152 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %arr_1_load_3, i64 %mul_ln30_6" [d3.cpp:30]   --->   Operation 153 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %arr_load_3, i64 %shl_ln30_3" [d3.cpp:30]   --->   Operation 154 'add' 'add_ln30_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i3 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 155 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 156 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i3 %arr_addr_3" [d3.cpp:30]   --->   Operation 156 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i3 %arr_1_addr_3" [d3.cpp:30]   --->   Operation 157 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 158 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_7, i3 %arr_addr_4" [d3.cpp:30]   --->   Operation 158 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 159 '%mul45 = mul i32 %arg1_r_load_1, i32 19'
ST_17 : Operation 159 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_load_1, i32 19" [d3.cpp:30]   --->   Operation 159 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_load"   --->   Operation 160 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.81ns)   --->   Input mux for Operation 161 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_17 : Operation 161 [1/1] (2.60ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 161 'mul' 'mul211' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.42>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45" [d3.cpp:30]   --->   Operation 162 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [2/2] (0.00ns)   --->   "%call_ln30 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45" [d3.cpp:30]   --->   Operation 163 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 164 '%mul157 = mul i64 %conv46, i64 %zext_ln30'
ST_18 : Operation 164 [1/1] (2.60ns)   --->   "%mul157 = mul i64 %conv46, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 164 'mul' 'mul157' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 165 [1/2] (0.00ns)   --->   "%call_ln30 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45" [d3.cpp:30]   --->   Operation 165 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 166 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 167 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 21 <SV = 20> <Delay = 1.10>
ST_21 : Operation 168 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 168 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 169 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load_4, i32 %arg1_r, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 169 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.09>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 170 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/2] (1.09ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load_4, i32 %arg1_r, i64 %add8117_loc" [d3.cpp:50]   --->   Operation 171 'call' 'call_ln50' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 172 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 172 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 173 [2/2] (0.67ns)   --->   "%arr_load_6 = load i3 %arr_addr_2" [d3.cpp:106]   --->   Operation 173 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 23 <SV = 22> <Delay = 3.42>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%arg1_r_addr_9 = getelementptr i32 %arg1_r, i64 0, i64 0" [d3.cpp:60]   --->   Operation 174 'getelementptr' 'arg1_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [2/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_9" [d3.cpp:60]   --->   Operation 175 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 176 '%mul219 = mul i32 %arg1_r_load_2, i32 38'
ST_23 : Operation 176 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_load_2, i32 38" [d3.cpp:30]   --->   Operation 176 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 177 '%mul244 = mul i32 %arg1_r_load_3, i32 19'
ST_23 : Operation 177 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_load_3, i32 19" [d3.cpp:30]   --->   Operation 177 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 178 '%mul316 = mul i32 %arg1_r_load_4, i32 38'
ST_23 : Operation 178 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_load_4, i32 38" [d3.cpp:30]   --->   Operation 178 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 179 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 179 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 180 [1/2] (0.67ns)   --->   "%arr_load_6 = load i3 %arr_addr_2" [d3.cpp:106]   --->   Operation 180 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 181 [2/2] (0.67ns)   --->   "%arr_load_7 = load i3 %arr_addr_4" [d3.cpp:100]   --->   Operation 181 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 182 [2/2] (0.67ns)   --->   "%arr_1_load_7 = load i3 %arr_1_addr_3" [d3.cpp:94]   --->   Operation 182 'load' 'arr_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 183 [2/2] (0.67ns)   --->   "%arr_load_8 = load i3 %arr_addr_3" [d3.cpp:89]   --->   Operation 183 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 184 [2/2] (0.67ns)   --->   "%arr_1_load_8 = load i3 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 184 'load' 'arr_1_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 24 <SV = 23> <Delay = 6.16>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_load_2" [d3.cpp:30]   --->   Operation 185 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %arg1_r_load_4" [d3.cpp:30]   --->   Operation 186 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %arg1_r_load_6" [d3.cpp:30]   --->   Operation 187 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %arg1_r_load_8" [d3.cpp:30]   --->   Operation 188 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_9" [d3.cpp:60]   --->   Operation 189 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %arg1_r_load_9" [d3.cpp:60]   --->   Operation 190 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_load_1, i32 1" [d3.cpp:60]   --->   Operation 191 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 192 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 193 '%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1'
ST_24 : Operation 193 [1/1] (2.60ns)   --->   "%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 193 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i32 %arg1_r_load_2, i32 1" [d3.cpp:61]   --->   Operation 194 'shl' 'shl_ln61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %shl_ln61" [d3.cpp:61]   --->   Operation 195 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 196 '%mul_ln61 = mul i64 %zext_ln60, i64 %zext_ln61'
ST_24 : Operation 196 [1/1] (2.60ns)   --->   "%mul_ln61 = mul i64 %zext_ln60, i64 %zext_ln61" [d3.cpp:61]   --->   Operation 196 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln62 = shl i32 %arg1_r_load_3, i32 1" [d3.cpp:62]   --->   Operation 197 'shl' 'shl_ln62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln62" [d3.cpp:62]   --->   Operation 198 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 199 '%mul_ln62 = mul i64 %zext_ln60, i64 %zext_ln62'
ST_24 : Operation 199 [1/1] (2.60ns)   --->   "%mul_ln62 = mul i64 %zext_ln60, i64 %zext_ln62" [d3.cpp:62]   --->   Operation 199 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_load_4, i32 1" [d3.cpp:64]   --->   Operation 200 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 201 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 202 '%mul_ln64 = mul i64 %zext_ln60, i64 %zext_ln64'
ST_24 : Operation 202 [1/1] (2.60ns)   --->   "%mul_ln64 = mul i64 %zext_ln60, i64 %zext_ln64" [d3.cpp:64]   --->   Operation 202 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_load_2, i32 2" [d3.cpp:60]   --->   Operation 203 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 204 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 205 '%mul_ln60_1 = mul i64 %zext_ln30_7, i64 %zext_ln60_2'
ST_24 : Operation 205 [1/1] (2.60ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln30_7, i64 %zext_ln60_2" [d3.cpp:60]   --->   Operation 205 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 206 '%mul_ln61_1 = mul i64 %zext_ln30_7, i64 %zext_ln62'
ST_24 : Operation 206 [1/1] (2.60ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln30_7, i64 %zext_ln62" [d3.cpp:61]   --->   Operation 206 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %shl_ln64" [d3.cpp:62]   --->   Operation 207 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 208 '%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln30_12'
ST_24 : Operation 208 [1/1] (2.68ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln30_12" [d3.cpp:62]   --->   Operation 208 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 209 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_load_5, i32 1" [d3.cpp:64]   --->   Operation 210 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 211 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 212 '%mul_ln64_1 = mul i64 %zext_ln30_7, i64 %zext_ln64_1'
ST_24 : Operation 212 [1/1] (2.60ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln30_7, i64 %zext_ln64_1" [d3.cpp:64]   --->   Operation 212 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 213 '%mul_ln60_2 = mul i64 %zext_ln30_6, i64 %zext_ln62'
ST_24 : Operation 213 [1/1] (2.60ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln30_6, i64 %zext_ln62" [d3.cpp:60]   --->   Operation 213 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 214 '%mul_ln61_2 = mul i64 %zext_ln30_6, i64 %zext_ln64'
ST_24 : Operation 214 [1/1] (2.60ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln30_6, i64 %zext_ln64" [d3.cpp:61]   --->   Operation 214 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 215 '%mul_ln62_2 = mul i64 %zext_ln30_6, i64 %zext_ln64_1'
ST_24 : Operation 215 [1/1] (2.60ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln30_6, i64 %zext_ln64_1" [d3.cpp:62]   --->   Operation 215 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln64_2 = shl i32 %arg1_r_load_6, i32 1" [d3.cpp:64]   --->   Operation 216 'shl' 'shl_ln64_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i32 %shl_ln64_2" [d3.cpp:64]   --->   Operation 217 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 218 '%mul_ln64_2 = mul i64 %zext_ln30_6, i64 %zext_ln64_2'
ST_24 : Operation 218 [1/1] (2.60ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln30_6, i64 %zext_ln64_2" [d3.cpp:64]   --->   Operation 218 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln60_2 = shl i32 %arg1_r_load_4, i32 2" [d3.cpp:60]   --->   Operation 219 'shl' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i32 %shl_ln60_2" [d3.cpp:60]   --->   Operation 220 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 221 '%mul_ln60_3 = mul i64 %zext_ln30_5, i64 %zext_ln60_3'
ST_24 : Operation 221 [1/1] (2.60ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln30_5, i64 %zext_ln60_3" [d3.cpp:60]   --->   Operation 221 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 222 '%mul_ln61_3 = mul i64 %zext_ln30_5, i64 %zext_ln64_1'
ST_24 : Operation 222 [1/1] (2.60ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln30_5, i64 %zext_ln64_1" [d3.cpp:61]   --->   Operation 222 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 223 '%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln30_5'
ST_24 : Operation 223 [1/1] (2.60ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln30_5" [d3.cpp:62]   --->   Operation 223 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 224 '%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4'
ST_24 : Operation 224 [1/1] (2.60ns)   --->   "%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 224 'mul' 'mul202' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219" [d3.cpp:30]   --->   Operation 225 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 226 '%mul221 = mul i64 %zext_ln30_2, i64 %conv220'
ST_24 : Operation 226 [1/1] (2.60ns)   --->   "%mul221 = mul i64 %zext_ln30_2, i64 %conv220" [d3.cpp:30]   --->   Operation 226 'mul' 'mul221' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 227 '%mul229 = mul i64 %zext_ln60, i64 %zext_ln64_2'
ST_24 : Operation 227 [1/1] (2.60ns)   --->   "%mul229 = mul i64 %zext_ln60, i64 %zext_ln64_2" [d3.cpp:60]   --->   Operation 227 'mul' 'mul229' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%empty_26 = shl i32 %arg1_r_load_7, i32 1" [d3.cpp:30]   --->   Operation 228 'shl' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_26" [d3.cpp:30]   --->   Operation 229 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 230 '%mul237 = mul i64 %zext_ln30_7, i64 %conv236'
ST_24 : Operation 230 [1/1] (2.60ns)   --->   "%mul237 = mul i64 %zext_ln30_7, i64 %conv236" [d3.cpp:30]   --->   Operation 230 'mul' 'mul237' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244" [d3.cpp:30]   --->   Operation 231 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 232 '%mul246 = mul i64 %conv245, i64 %zext_ln30_2'
ST_24 : Operation 232 [1/1] (2.60ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 232 'mul' 'mul246' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 233 '%mul254 = mul i64 %zext_ln60, i64 %conv236'
ST_24 : Operation 233 [1/1] (2.60ns)   --->   "%mul254 = mul i64 %zext_ln60, i64 %conv236" [d3.cpp:60]   --->   Operation 233 'mul' 'mul254' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%empty_27 = shl i32 %arg1_r_load_8, i32 1" [d3.cpp:30]   --->   Operation 234 'shl' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_27" [d3.cpp:30]   --->   Operation 235 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 236 '%mul262 = mul i64 %conv261, i64 %zext_ln30_7'
ST_24 : Operation 236 [1/1] (2.60ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 236 'mul' 'mul262' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219" [d3.cpp:30]   --->   Operation 237 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 238 '%mul2722230 = mul i63 %mul219_cast, i63 %zext_ln30_10'
ST_24 : Operation 238 [1/1] (2.68ns)   --->   "%mul2722230 = mul i63 %mul219_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 238 'mul' 'mul2722230' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2722230, i1 0" [d3.cpp:30]   --->   Operation 239 'bitconcatenate' 'mul2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244" [d3.cpp:30]   --->   Operation 240 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 241 '%mul2822128 = mul i63 %mul244_cast, i63 %zext_ln30_10'
ST_24 : Operation 241 [1/1] (2.68ns)   --->   "%mul2822128 = mul i63 %mul244_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 241 'mul' 'mul2822128' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2822128, i1 0" [d3.cpp:30]   --->   Operation 242 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 243 '%mul290 = mul i64 %zext_ln60, i64 %conv261'
ST_24 : Operation 243 [1/1] (2.60ns)   --->   "%mul290 = mul i64 %zext_ln60, i64 %conv261" [d3.cpp:60]   --->   Operation 243 'mul' 'mul290' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 244 '%mul299 = mul i64 %zext_ln30_4, i64 %conv220'
ST_24 : Operation 244 [1/1] (2.60ns)   --->   "%mul299 = mul i64 %zext_ln30_4, i64 %conv220" [d3.cpp:30]   --->   Operation 244 'mul' 'mul299' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%arg1_r_load_5_cast = zext i32 %arg1_r_load_5" [d3.cpp:30]   --->   Operation 245 'zext' 'arg1_r_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 246 '%mul3092026 = mul i63 %mul244_cast, i63 %arg1_r_load_5_cast'
ST_24 : Operation 246 [1/1] (2.68ns)   --->   "%mul3092026 = mul i63 %mul244_cast, i63 %arg1_r_load_5_cast" [d3.cpp:30]   --->   Operation 246 'mul' 'mul3092026' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3092026, i1 0" [d3.cpp:30]   --->   Operation 247 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316" [d3.cpp:30]   --->   Operation 248 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 249 '%mul318 = mul i64 %conv317, i64 %zext_ln30_3'
ST_24 : Operation 249 [1/1] (2.60ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 249 'mul' 'mul318' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 250 '%mul325 = mul i64 %zext_ln60, i64 %zext_ln60'
ST_24 : Operation 250 [1/1] (2.60ns)   --->   "%mul325 = mul i64 %zext_ln60, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 250 'mul' 'mul325' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 251 '%mul3351924 = mul i63 %mul219_cast, i63 %zext_ln30_11'
ST_24 : Operation 251 [1/1] (2.68ns)   --->   "%mul3351924 = mul i63 %mul219_cast, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 251 'mul' 'mul3351924' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351924, i1 0" [d3.cpp:30]   --->   Operation 252 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 253 '%mul344 = mul i64 %zext_ln60, i64 %zext_ln64_1'
ST_24 : Operation 253 [1/1] (2.60ns)   --->   "%mul344 = mul i64 %zext_ln60, i64 %zext_ln64_1" [d3.cpp:60]   --->   Operation 253 'mul' 'mul344' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%empty_28 = shl i32 %arg1_r_load_6, i32 2" [d3.cpp:30]   --->   Operation 254 'shl' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_28" [d3.cpp:30]   --->   Operation 255 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 256 '%mul353 = mul i64 %zext_ln30_7, i64 %conv352'
ST_24 : Operation 256 [1/1] (2.60ns)   --->   "%mul353 = mul i64 %zext_ln30_7, i64 %conv352" [d3.cpp:30]   --->   Operation 256 'mul' 'mul353' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 257 '%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6'
ST_24 : Operation 257 [1/1] (2.60ns)   --->   "%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 257 'mul' 'mul360' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.81ns)   --->   Input mux for Operation 258 '%mul369 = mul i64 %conv220, i64 %zext_ln30_1'
ST_24 : Operation 258 [1/1] (2.60ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln30_1" [d3.cpp:30]   --->   Operation 258 'mul' 'mul369' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i64 %arr_load_4, i64 %mul_ln60_2" [d3.cpp:60]   --->   Operation 259 'add' 'add_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_1 = add i64 %mul_ln60_1, i64 %mul_ln60" [d3.cpp:60]   --->   Operation 260 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 261 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i64 %add_ln60_1, i64 %mul_ln60_3" [d3.cpp:60]   --->   Operation 261 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 262 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_3 = add i64 %add_ln60_2, i64 %add_ln60" [d3.cpp:60]   --->   Operation 262 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 263 [2/2] (0.67ns)   --->   "%arr_1_load_5 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 263 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 264 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61_3, i64 %mul_ln61_1" [d3.cpp:61]   --->   Operation 264 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 265 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_2, i64 %mul_ln61" [d3.cpp:61]   --->   Operation 265 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 266 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 267 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [2/2] (0.67ns)   --->   "%arr_load_5 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 268 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 269 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %mul_ln62_2, i64 %shl_ln62_1" [d3.cpp:62]   --->   Operation 269 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i64 %mul_ln62_3, i64 %mul_ln62" [d3.cpp:62]   --->   Operation 270 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 271 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_4 = add i64 %add_ln62_1, i64 %mul157" [d3.cpp:62]   --->   Operation 271 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 272 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_4" [d3.cpp:62]   --->   Operation 273 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 274 [2/2] (0.67ns)   --->   "%arr_1_load_6 = load i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 274 'load' 'arr_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i64 %mul_ln64_2, i64 %mul_ln64" [d3.cpp:64]   --->   Operation 275 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 276 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 276 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 277 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/2] (0.67ns)   --->   "%arr_load_7 = load i3 %arr_addr_4" [d3.cpp:100]   --->   Operation 278 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 279 [1/2] (0.67ns)   --->   "%arr_1_load_7 = load i3 %arr_1_addr_3" [d3.cpp:94]   --->   Operation 279 'load' 'arr_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 280 [1/2] (0.67ns)   --->   "%arr_load_8 = load i3 %arr_addr_3" [d3.cpp:89]   --->   Operation 280 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 281 [1/2] (0.67ns)   --->   "%arr_1_load_8 = load i3 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 281 'load' 'arr_1_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 282 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_8, i64 %arr_load_8, i64 %arr_1_load_7, i64 %arr_load_7, i64 %arr_load_6, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul237, i64 %mul221, i64 %mul229, i64 %mul2, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul299, i64 %mul3, i64 %mul290, i64 %mul4, i64 %mul318, i64 %mul325, i64 %mul5, i64 %mul360, i64 %mul369, i64 %mul344, i64 %mul353, i64 %add239_222_loc, i64 %add274_218_loc, i64 %add301_214_loc, i64 %add337_210_loc, i64 %add371_26_loc, i64 %add204_214_loc" [d3.cpp:83]   --->   Operation 282 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 283 [1/2] (0.67ns)   --->   "%arr_1_load_5 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 283 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 284 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load_5" [d3.cpp:61]   --->   Operation 285 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load_5, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 286 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 287 [1/2] (0.67ns)   --->   "%arr_load_5 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 287 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_2 = add i64 %add_ln62_4, i64 %add_ln62" [d3.cpp:62]   --->   Operation 288 'add' 'add_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i64 %arr_load_5" [d3.cpp:62]   --->   Operation 289 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %arr_load_5, i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 290 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 291 [1/2] (0.67ns)   --->   "%arr_1_load_6 = load i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 291 'load' 'arr_1_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %arr_1_load_6" [d3.cpp:64]   --->   Operation 292 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 293 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %arr_1_load_6, i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 293 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 294 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i3 %arr_1_addr_1" [d3.cpp:64]   --->   Operation 294 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 295 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i3 %arr_addr_1" [d3.cpp:63]   --->   Operation 295 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 296 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_1_load_8, i64 %arr_load_8, i64 %arr_1_load_7, i64 %arr_load_7, i64 %arr_load_6, i64 %add_ln60_3, i64 %mul211, i64 %mul202, i64 %mul237, i64 %mul221, i64 %mul229, i64 %mul2, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul299, i64 %mul3, i64 %mul290, i64 %mul4, i64 %mul318, i64 %mul325, i64 %mul5, i64 %mul360, i64 %mul369, i64 %mul344, i64 %mul353, i64 %add239_222_loc, i64 %add274_218_loc, i64 %add301_214_loc, i64 %add337_210_loc, i64 %add371_26_loc, i64 %add204_214_loc" [d3.cpp:83]   --->   Operation 296 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.09>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%add8117_loc_load = load i64 %add8117_loc"   --->   Operation 297 'load' 'add8117_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 298 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 299 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8117_loc_load, i3 %arr_1_addr_4" [d3.cpp:50]   --->   Operation 299 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%add239_222_loc_load = load i64 %add239_222_loc"   --->   Operation 300 'load' 'add239_222_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (0.00ns)   --->   "%add274_218_loc_load = load i64 %add274_218_loc"   --->   Operation 301 'load' 'add274_218_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%add301_214_loc_load = load i64 %add301_214_loc"   --->   Operation 302 'load' 'add301_214_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%add337_210_loc_load = load i64 %add337_210_loc"   --->   Operation 303 'load' 'add337_210_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 304 [1/1] (0.00ns)   --->   "%add371_26_loc_load = load i64 %add371_26_loc"   --->   Operation 304 'load' 'add371_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 305 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add371_26_loc_load, i3 %arr_addr_2" [d3.cpp:106]   --->   Operation 305 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 306 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add337_210_loc_load, i3 %arr_addr_4" [d3.cpp:100]   --->   Operation 306 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 307 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add301_214_loc_load, i3 %arr_1_addr_3" [d3.cpp:94]   --->   Operation 307 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add337_210_loc_load" [d3.cpp:113]   --->   Operation 308 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add337_210_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 309 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln2" [d3.cpp:113]   --->   Operation 310 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add301_214_loc_load" [d3.cpp:113]   --->   Operation 311 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add337_210_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 312 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add301_214_loc_load" [d3.cpp:113]   --->   Operation 313 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 314 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 315 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add274_218_loc_load" [d3.cpp:113]   --->   Operation 316 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 317 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add274_218_loc_load" [d3.cpp:113]   --->   Operation 318 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 319 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 320 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add239_222_loc_load" [d3.cpp:113]   --->   Operation 321 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 322 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add239_222_loc_load" [d3.cpp:113]   --->   Operation 323 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 324 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 325 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add371_26_loc_load" [d3.cpp:113]   --->   Operation 326 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 327 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 328 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add371_26_loc_load" [d3.cpp:113]   --->   Operation 328 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 329 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 330 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 331 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 332 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 333 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 334 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 335 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 336 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 337 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 337 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 338 'partselect' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = trunc i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 339 'trunc' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 340 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 340 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 341 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 342 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 342 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 343 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 343 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i25 %trunc_ln64, i25 %trunc_ln113_s" [d3.cpp:118]   --->   Operation 344 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 345 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %add_ln118_1, i25 %trunc_ln64_1" [d3.cpp:118]   --->   Operation 345 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 346 [1/1] (0.95ns)   --->   "%add_ln119_1 = add i26 %trunc_ln62_2, i26 %trunc_ln113_8" [d3.cpp:119]   --->   Operation 346 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 347 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_1, i26 %add_ln62_5" [d3.cpp:119]   --->   Operation 347 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 348 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 349 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 349 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 350 [1/1] (0.00ns)   --->   "%add204_214_loc_load = load i64 %add204_214_loc"   --->   Operation 350 'load' 'add204_214_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 351 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add274_218_loc_load, i3 %arr_addr_3" [d3.cpp:89]   --->   Operation 351 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 352 [1/1] (0.67ns)   --->   "%store_ln77 = store i64 %add204_214_loc_load, i3 %arr_addr" [d3.cpp:77]   --->   Operation 352 'store' 'store_ln77' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 353 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 354 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 354 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 355 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 355 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 356 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = trunc i64 %add204_214_loc_load" [d3.cpp:113]   --->   Operation 357 'trunc' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 358 'partselect' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 359 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add204_214_loc_load" [d3.cpp:113]   --->   Operation 359 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 360 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 361 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 362 'partselect' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 363 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8117_loc_load" [d3.cpp:113]   --->   Operation 363 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 364 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 365 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_10" [d3.cpp:120]   --->   Operation 365 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 366 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 366 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 367 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_12, i26 %trunc_ln113_11" [d3.cpp:121]   --->   Operation 367 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 368 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_14, i25 %trunc_ln113_13" [d3.cpp:122]   --->   Operation 368 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.13>
ST_28 : Operation 369 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add239_222_loc_load, i3 %arr_1_addr_2" [d3.cpp:83]   --->   Operation 369 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_15" [d3.cpp:113]   --->   Operation 370 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 371 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 371 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 372 'trunc' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 373 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_16, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 373 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 374 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 375 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 375 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 376 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 376 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 377 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 378 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 379 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 380 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 381 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 382 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 383 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 384 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 385 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 386 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 387 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 388 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.63>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 389 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 390 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 391 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 392 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 393 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 394 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 395 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 396 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 30 <SV = 29> <Delay = 0.67>
ST_30 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 397 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 398 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 398 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 399 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 399 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 400 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 401 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 401 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 402 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 402 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 31 <SV = 30> <Delay = 0.67>
ST_31 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 403 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 404 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 404 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 405 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 405 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 406 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 407 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 408 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 408 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 409 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 410 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 410 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 411 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 411 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_32 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 412 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 413 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 413 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 414 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 414 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln6" [d3.cpp:126]   --->   Operation 415 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 416 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 417 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 418 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln6, i27 %out1_w" [d3.cpp:126]   --->   Operation 418 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 419 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln6, i27 %out1_w" [d3.cpp:126]   --->   Operation 419 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 420 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 420 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 421 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 421 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 422 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 422 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 423 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 423 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 424 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 424 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 425 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 425 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 426 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 426 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 428 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 428 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 430 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 430 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 431 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 431 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 432 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 432 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 433 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 433 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [30]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [31]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr') [33]  (0.000 ns)
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [34]  (0.677 ns)

 <State 13>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [34]  (0.677 ns)

 <State 14>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_1', d3.cpp:30) on array 'arg1_r', d3.cpp:11 [38]  (0.677 ns)

 <State 15>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [35]  (2.846 ns)

 <State 16>: 5.182ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.816 ns)
'mul' operation ('mul_ln30', d3.cpp:30) [40]  (2.604 ns)
	'add' operation ('add_ln30', d3.cpp:30) [42]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30', d3.cpp:30 on array 'arr', d3.cpp:13 [101]  (0.677 ns)

 <State 17>: 5.859ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_7', d3.cpp:30) on array 'arg1_r', d3.cpp:11 [76]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.816 ns)
'mul' operation ('mul_ln30_6', d3.cpp:30) [78]  (2.604 ns)
	'add' operation ('add_ln30_6', d3.cpp:30) [98]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_6', d3.cpp:30 on array 'arr', d3.cpp:13 [107]  (0.677 ns)

 <State 18>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.816 ns)
'mul' operation ('mul157', d3.cpp:30) [116]  (2.604 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr_4') [112]  (0.000 ns)
	'load' operation ('arr_1_load_4', d3.cpp:50) on array 'arr', d3.cpp:13 [113]  (0.677 ns)

 <State 21>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_1_load_4', d3.cpp:50) on array 'arr', d3.cpp:13 [113]  (0.677 ns)
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [114]  (0.427 ns)

 <State 22>: 1.100ns
The critical path consists of the following:
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [114]  (1.100 ns)

 <State 23>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219', d3.cpp:30) [156]  (2.846 ns)

 <State 24>: 6.162ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_9', d3.cpp:60) on array 'arg1_r', d3.cpp:11 [118]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.816 ns)
'mul' operation ('mul_ln60', d3.cpp:60) [122]  (2.604 ns)
	'add' operation ('add_ln60_1', d3.cpp:60) [195]  (0.000 ns)
	'add' operation ('add_ln60_2', d3.cpp:60) [196]  (0.819 ns)
	'add' operation ('add_ln60_3', d3.cpp:60) [197]  (0.819 ns)
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [232]  (0.427 ns)

 <State 25>: 2.439ns
The critical path consists of the following:
	'load' operation ('arr_1_load_6', d3.cpp:64) on array 'arr', d3.cpp:13 [217]  (0.677 ns)
	'add' operation ('add_ln64_2', d3.cpp:64) [222]  (1.085 ns)
	'store' operation ('store_ln64', d3.cpp:64) of variable 'add_ln64_2', d3.cpp:64 on array 'arr', d3.cpp:13 [229]  (0.677 ns)

 <State 26>: 7.094ns
The critical path consists of the following:
	'load' operation ('add301_214_loc_load') on local variable 'add301_214_loc' [235]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [250]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [255]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [260]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [265]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [269]  (1.085 ns)
	'add' operation ('add_ln119_1', d3.cpp:119) [328]  (0.955 ns)
	'add' operation ('add_ln119', d3.cpp:119) [329]  (0.715 ns)

 <State 27>: 3.255ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [277]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [282]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [287]  (1.085 ns)

 <State 28>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [290]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [297]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [302]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [305]  (0.677 ns)

 <State 29>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [312]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [314]  (0.677 ns)

 <State 30>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [322]  (0.677 ns)

 <State 31>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [332]  (0.677 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [348]  (0.000 ns)
	bus request operation ('empty_29', d3.cpp:126) on port 'mem' (d3.cpp:126) [349]  (7.300 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [351]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [351]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [351]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [351]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [351]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
