<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="verilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="both_negedge_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="buffer_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="buffer_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="code_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multi_wire_or_reg_multiple_choice_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="multi_wire_or_reg_multiple_choice_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multi_wire_or_reg_multiple_choice_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipeline_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1568021002" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1568021002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568021060" xil_pn:in_ck="-8544657574851194860" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1568021060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="adder_tb.v"/>
      <outfile xil_pn:name="both_negedge.v"/>
      <outfile xil_pn:name="both_negedge_tb.v"/>
      <outfile xil_pn:name="buffer.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="counter_tb.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="id_fsm.v"/>
      <outfile xil_pn:name="multi_wire_or_reg_multiple_choice.v"/>
      <outfile xil_pn:name="multi_wire_or_reg_multiple_choice_tb.v"/>
      <outfile xil_pn:name="pipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1568021002" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-662073040886917654" xil_pn:start_ts="1568021002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568021002" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8494605195955162888" xil_pn:start_ts="1568021002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568021002" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="649185335502359244" xil_pn:start_ts="1568021002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568021060" xil_pn:in_ck="-8544657574851194860" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1568021060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="adder_tb.v"/>
      <outfile xil_pn:name="both_negedge.v"/>
      <outfile xil_pn:name="both_negedge_tb.v"/>
      <outfile xil_pn:name="buffer.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="counter_tb.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="id_fsm.v"/>
      <outfile xil_pn:name="multi_wire_or_reg_multiple_choice.v"/>
      <outfile xil_pn:name="multi_wire_or_reg_multiple_choice_tb.v"/>
      <outfile xil_pn:name="pipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1568021061" xil_pn:in_ck="-8544657574851194860" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2904222652648993699" xil_pn:start_ts="1568021060">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1568021042" xil_pn:in_ck="8730027979757951355" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3613325117476004966" xil_pn:start_ts="1568021041">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="multi_wire_or_reg_multiple_choice_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
