{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 17:16:42 2019 " "Info: Processing started: Mon Mar 11 17:16:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off robotmain -c robotmain " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off robotmain -c robotmain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "robotmain EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"robotmain\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk_50MHZ Global clock in PIN 64 " "Info: Automatically promoted signal \"Clk_50MHZ\" to use Global clock in PIN 64" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 976 1144 288 "Clk_50MHZ" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\] Global clock " "Info: Automatically promoted signal \"octaveMux:inst10\|lpm_mux:lpm_mux_component\|mux_h9c:auto_generated\|result_node\[0\]\" to use Global clock" {  } { { "db/mux_h9c.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_h9c.tdf" 29 13 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\] Global clock " "Info: Automatically promoted some destinations of signal \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella21 " "Info: Destination \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|counter_cella21\" may be non-global or may not use global clock" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Display_mux:inst24\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~7 " "Info: Destination \"Display_mux:inst24\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~7\" may be non-global or may not use global clock" {  } { { "db/mux_vld.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/mux_vld.tdf" 29 13 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout Global clock " "Info: Automatically promoted some destinations of signal \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|cout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst3 " "Info: Destination \"inst3\" may be non-global or may not use global clock" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 728 2000 2064 776 "inst3" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst4 " "Info: Destination \"inst4\" may be non-global or may not use global clock" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 800 2000 2064 848 "inst4" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella5\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella4 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella4\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0 " "Info: Destination \"durCounter:inst31\|lpm_counter:lpm_counter_component\|cntr_esi:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 92 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "db/cntr_esi.tdf" "" { Text "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/db/cntr_esi.tdf" 118 2 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Blue_Tooth_TX_out " "Warning: Ignored I/O standard assignment to node \"Blue_Tooth_TX_out\"" {  } { { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Blue_Tooth_TX_out" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Blue_Tooth_TX_out " "Warning: Node \"Blue_Tooth_TX_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Blue_Tooth_TX_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.303 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst28 1 REG LAB_X6_Y4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y4; Fanout = 3; REG Node = 'inst28'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst28 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 704 1816 1880 784 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 1.356 ns inst3 2 COMB LAB_X6_Y4 1 " "Info: 2: + IC(1.156 ns) + CELL(0.200 ns) = 1.356 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { inst28 inst3 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 728 2000 2064 776 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(2.322 ns) 5.303 ns Speaker_74 3 PIN PIN_74 0 " "Info: 3: + IC(1.625 ns) + CELL(2.322 ns) = 5.303 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'Speaker_74'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.947 ns" { inst3 Speaker_74 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 560 1280 1456 576 "Speaker_74" "" } { 736 2064 2129 752 "Speaker_74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 47.56 % ) " "Info: Total cell delay = 2.522 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.781 ns ( 52.44 % ) " "Info: Total interconnect delay = 2.781 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { inst28 inst3 Speaker_74 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "1 394 " "Warning: 1 (of 394) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "1 " "Info: Found 1 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst18 " "Info: Node \"inst18\"" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 456 520 400 "inst18" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Warning: Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Front_IR_Sensor a permanently disabled " "Info: Pin Front_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Front_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Front_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 608 1104 1280 624 "Front_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Left_IR_Sensor a permanently disabled " "Info: Pin Left_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Left_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Left_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 624 1104 1280 640 "Left_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Left_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Left_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Right_IR_Sensor a permanently disabled " "Info: Pin Right_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Right_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Right_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 640 1104 1280 656 "Right_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Right_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Right_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRight_IR_Sensor a permanently disabled " "Info: Pin BRight_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { BRight_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BRight_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 672 1104 1280 688 "BRight_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BRight_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BRight_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BLeft_IR_Sensor a permanently disabled " "Info: Pin BLeft_IR_Sensor has a permanently disabled output enable" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { BLeft_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLeft_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 688 1104 1280 704 "BLeft_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLeft_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLeft_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "10 " "Warning: Following 10 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Blue_Tooth_TX_Out GND " "Info: Pin Blue_Tooth_TX_Out has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Blue_Tooth_TX_Out } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Blue_Tooth_TX_Out" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 320 1280 1456 336 "Blue_Tooth_TX_Out" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Blue_Tooth_TX_Out } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Blue_Tooth_TX_Out } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Blue GND " "Info: Pin LED_Blue has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { LED_Blue } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Blue" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 344 1280 1456 360 "LED_Blue" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Blue } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Blue } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Green GND " "Info: Pin LED_Green has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { LED_Green } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Green" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 360 1280 1456 376 "LED_Green" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Green } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Green } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_RED GND " "Info: Pin LED_RED has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { LED_RED } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_RED" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 376 1280 1456 392 "LED_RED" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_RED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Spare_Servo GND " "Info: Pin Spare_Servo has GND driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Spare_Servo } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Spare_Servo" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 544 1280 1456 560 "Spare_Servo" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Spare_Servo } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Spare_Servo } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Front_IR_Sensor VCC " "Info: Pin Front_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Front_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Front_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 608 1104 1280 624 "Front_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Left_IR_Sensor VCC " "Info: Pin Left_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Left_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Left_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 624 1104 1280 640 "Left_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Left_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Left_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Right_IR_Sensor VCC " "Info: Pin Right_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { Right_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Right_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 640 1104 1280 656 "Right_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Right_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Right_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BRight_IR_Sensor VCC " "Info: Pin BRight_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { BRight_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BRight_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 672 1104 1280 688 "BRight_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BRight_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BRight_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BLeft_IR_Sensor VCC " "Info: Pin BLeft_IR_Sensor has VCC driving its datain port" {  } { { "c:/altera/72sp3/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72sp3/quartus/bin/pin_planner.ppl" { BLeft_IR_Sensor } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BLeft_IR_Sensor" } } } } { "robotmain.bdf" "" { Schematic "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 688 1104 1280 704 "BLeft_IR_Sensor" "" } } } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLeft_IR_Sensor } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BLeft_IR_Sensor } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.fit.smsg " "Info: Generated suppressed messages file C:/Users/danielggarcia/Documents/GitHub/ADLDweiss/robotmain.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Info: Allocated 317 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 17:16:42 2019 " "Info: Processing ended: Mon Mar 11 17:16:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
