# compile vhdl design source files
vhdl xil_defaultlib  "../../../simple_counter.srcs/sources_1/user/simple_counter.vhd"
vhdl xil_defaultlib  "../../../simple_counter.srcs/sim_1/imports/sim_1/simple_counter_sim.vhd"

# Do not sort compile order
nosort
