Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 11 16:49:33 2019
| Host         : logos-xps running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/f_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/f_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/f_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/f_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/f_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/f_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/right_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/right_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/right_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/right_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/right_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: b0/right_reg[5]/Q (HIGH)

 There are 240 register/latch pins with no clock driven by root clock pin: clkdiv_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: clkdiv_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clkdiv_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clkdiv_reg[1]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: clkdiv_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[16]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[17]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[18]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[19]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[21]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[22]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[23]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[24]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[25]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[26]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[27]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[28]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: e0/Cards_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: k0/m_Debounce/debounceButton_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: k1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: k1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: k1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: k1/idx_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: k1/idx_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: k1/idx_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: k1/idx_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: k1/idx_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line151/pbshift_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line151/pbshift_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line151/pbshift_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line151/pbshift_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line151/pbshift_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line151/pbshift_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line151/pbshift_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line151/pbshift_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3421 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.000        0.000                      0                   43        0.208        0.000                      0                   43        4.650        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.000        0.000                      0                   43        0.208        0.000                      0                   43        4.650        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.996ns (33.314%)  route 1.994ns (66.686%))
  Logic Levels:           8  (BUFG=1 CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.007 r  clkdiv_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    clkdiv_reg[12]_i_1__0_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.060 r  clkdiv_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.060    clkdiv_reg[16]_i_1__0_n_0
    SLICE_X56Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.226 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.226    clkdiv_reg[20]_i_1_n_6
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y148        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.979ns (32.933%)  route 1.994ns (67.067%))
  Logic Levels:           8  (BUFG=1 CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.007 r  clkdiv_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    clkdiv_reg[12]_i_1__0_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.060 r  clkdiv_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.060    clkdiv_reg[16]_i_1__0_n_0
    SLICE_X56Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.209 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.209    clkdiv_reg[20]_i_1_n_4
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y148        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.943ns (32.111%)  route 1.994ns (67.889%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.007 r  clkdiv_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    clkdiv_reg[12]_i_1__0_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.173 r  clkdiv_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.173    clkdiv_reg[16]_i_1__0_n_6
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y147        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.941ns (32.064%)  route 1.994ns (67.936%))
  Logic Levels:           8  (BUFG=1 CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.007 r  clkdiv_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    clkdiv_reg[12]_i_1__0_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.060 r  clkdiv_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.060    clkdiv_reg[16]_i_1__0_n_0
    SLICE_X56Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.171 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.171    clkdiv_reg[20]_i_1_n_7
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y148        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.941ns (32.064%)  route 1.994ns (67.936%))
  Logic Levels:           8  (BUFG=1 CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.007 r  clkdiv_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    clkdiv_reg[12]_i_1__0_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.060 r  clkdiv_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.060    clkdiv_reg[16]_i_1__0_n_0
    SLICE_X56Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.171 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.171    clkdiv_reg[20]_i_1_n_5
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y148        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.926ns (31.715%)  route 1.994ns (68.285%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.007 r  clkdiv_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    clkdiv_reg[12]_i_1__0_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.156 r  clkdiv_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.156    clkdiv_reg[16]_i_1__0_n_4
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y147        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.890ns (30.863%)  route 1.994ns (69.137%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.120 r  clkdiv_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.120    clkdiv_reg[12]_i_1__0_n_6
    SLICE_X56Y146        FDRE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y146        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.888ns (30.815%)  route 1.994ns (69.185%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.007 r  clkdiv_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    clkdiv_reg[12]_i_1__0_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.118 r  clkdiv_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.118    clkdiv_reg[16]_i_1__0_n_7
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y147        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.888ns (30.815%)  route 1.994ns (69.185%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.007 r  clkdiv_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    clkdiv_reg[12]_i_1__0_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.118 r  clkdiv_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.118    clkdiv_reg[16]_i_1__0_n_5
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y147        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.873ns (30.453%)  route 1.994ns (69.547%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.221     4.236    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.223     4.459 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.535     4.994    clkdiv_reg[0]_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.087 f  clkdiv_reg[0]_BUFG_inst/O
                         net (fo=439, routed)         1.459     6.546    clkdiv_reg[0]
    SLICE_X56Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.589 r  clkdiv[0]_i_2__0/O
                         net (fo=1, routed)           0.000     6.589    clkdiv[0]_i_2__0_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.848 r  clkdiv_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.848    clkdiv_reg[0]_i_1__0_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.901 r  clkdiv_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.901    clkdiv_reg[4]_i_1__0_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.954 r  clkdiv_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    clkdiv_reg[8]_i_1__0_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.103 r  clkdiv_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.103    clkdiv_reg[12]_i_1__0_n_4
    SLICE_X56Y146        FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.091    13.866    clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism              0.346    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X56Y146        FDRE (Setup_fdre_C_D)        0.049    14.226    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                  7.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 m8/XLXI_2/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m8/XLXI_2/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.647     1.893    m8/XLXI_2/CLK
    SLICE_X50Y43         FDRE                                         r  m8/XLXI_2/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.118     2.011 r  m8/XLXI_2/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.107     2.118    m8/XLXI_2/clkdiv_reg_n_0_[10]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.193 r  m8/XLXI_2/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.193    m8/XLXI_2/clkdiv_reg[8]_i_1_n_5
    SLICE_X50Y43         FDRE                                         r  m8/XLXI_2/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.886     2.371    m8/XLXI_2/CLK
    SLICE_X50Y43         FDRE                                         r  m8/XLXI_2/clkdiv_reg[10]/C
                         clock pessimism             -0.478     1.893    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.092     1.985    m8/XLXI_2/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 m8/XLXI_2/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m8/XLXI_2/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.647     1.893    m8/XLXI_2/CLK
    SLICE_X50Y44         FDRE                                         r  m8/XLXI_2/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.118     2.011 r  m8/XLXI_2/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.107     2.118    m8/XLXI_2/clkdiv_reg_n_0_[14]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.193 r  m8/XLXI_2/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.193    m8/XLXI_2/clkdiv_reg[12]_i_1_n_5
    SLICE_X50Y44         FDRE                                         r  m8/XLXI_2/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.886     2.371    m8/XLXI_2/CLK
    SLICE_X50Y44         FDRE                                         r  m8/XLXI_2/clkdiv_reg[14]/C
                         clock pessimism             -0.478     1.893    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.092     1.985    m8/XLXI_2/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 m8/XLXI_2/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m8/XLXI_2/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.646     1.892    m8/XLXI_2/CLK
    SLICE_X50Y42         FDRE                                         r  m8/XLXI_2/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.118     2.010 r  m8/XLXI_2/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.107     2.117    m8/XLXI_2/clkdiv_reg_n_0_[6]
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.192 r  m8/XLXI_2/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.192    m8/XLXI_2/clkdiv_reg[4]_i_1_n_5
    SLICE_X50Y42         FDRE                                         r  m8/XLXI_2/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.885     2.370    m8/XLXI_2/CLK
    SLICE_X50Y42         FDRE                                         r  m8/XLXI_2/clkdiv_reg[6]/C
                         clock pessimism             -0.478     1.892    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.092     1.984    m8/XLXI_2/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.541     1.787    clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.110     1.997    clkdiv_reg_n_0_[10]
    SLICE_X56Y145        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.076 r  clkdiv_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.076    clkdiv_reg[8]_i_1__0_n_5
    SLICE_X56Y145        FDRE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.740     2.225    clk_IBUF_BUFG
    SLICE_X56Y145        FDRE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X56Y145        FDRE (Hold_fdre_C_D)         0.071     1.858    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.541     1.787    clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.110     1.997    clkdiv_reg_n_0_[14]
    SLICE_X56Y146        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.076 r  clkdiv_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.076    clkdiv_reg[12]_i_1__0_n_5
    SLICE_X56Y146        FDRE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.740     2.225    clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X56Y146        FDRE (Hold_fdre_C_D)         0.071     1.858    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.542     1.788    clk_IBUF_BUFG
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y147        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.110     1.998    clkdiv_reg_n_0_[18]
    SLICE_X56Y147        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.077 r  clkdiv_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.077    clkdiv_reg[16]_i_1__0_n_5
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.741     2.226    clk_IBUF_BUFG
    SLICE_X56Y147        FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.438     1.788    
    SLICE_X56Y147        FDRE (Hold_fdre_C_D)         0.071     1.859    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.542     1.788    clk_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDRE (Prop_fdre_C_Q)         0.100     1.888 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.110     1.998    clkdiv_reg_n_0_[22]
    SLICE_X56Y148        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.077 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.077    clkdiv_reg[20]_i_1_n_5
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.741     2.226    clk_IBUF_BUFG
    SLICE_X56Y148        FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.438     1.788    
    SLICE_X56Y148        FDRE (Hold_fdre_C_D)         0.071     1.859    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.541     1.787    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y143        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.110     1.997    clkdiv_reg_n_0_[2]
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.076 r  clkdiv_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.076    clkdiv_reg[0]_i_1__0_n_5
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.740     2.225    clk_IBUF_BUFG
    SLICE_X56Y143        FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X56Y143        FDRE (Hold_fdre_C_D)         0.071     1.858    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.179ns (61.839%)  route 0.110ns (38.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.541     1.787    clk_IBUF_BUFG
    SLICE_X56Y144        FDRE                                         r  clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.110     1.997    clkdiv_reg_n_0_[6]
    SLICE_X56Y144        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.076 r  clkdiv_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.076    clkdiv_reg[4]_i_1__0_n_5
    SLICE_X56Y144        FDRE                                         r  clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.740     2.225    clk_IBUF_BUFG
    SLICE_X56Y144        FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X56Y144        FDRE (Hold_fdre_C_D)         0.071     1.858    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 m8/XLXI_2/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m8/XLXI_2/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.193ns (59.696%)  route 0.130ns (40.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.647     1.893    m8/XLXI_2/CLK
    SLICE_X50Y45         FDRE                                         r  m8/XLXI_2/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.118     2.011 r  m8/XLXI_2/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.130     2.141    m8/XLXI_2/clkd[1]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.216 r  m8/XLXI_2/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.216    m8/XLXI_2/clkdiv_reg[16]_i_1_n_5
    SLICE_X50Y45         FDRE                                         r  m8/XLXI_2/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.886     2.371    m8/XLXI_2/CLK
    SLICE_X50Y45         FDRE                                         r  m8/XLXI_2/clkdiv_reg[18]/C
                         clock pessimism             -0.478     1.893    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.092     1.985    m8/XLXI_2/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y4  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y143  clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y145  clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y145  clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y146  clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y146  clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y146  clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y146  clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y147  clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X56Y147  clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y44   m8/XLXI_2/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y44   m8/XLXI_2/clkdiv_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y44   m8/XLXI_2/clkdiv_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y44   m8/XLXI_2/clkdiv_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y45   m8/XLXI_2/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y45   m8/XLXI_2/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X50Y45   m8/XLXI_2/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y143  clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y145  clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y145  clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y143  clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y145  clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y145  clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y147  clkdiv_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y147  clkdiv_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X56Y147  clkdiv_reg[18]/C



