
12_HAL_UART_MemToMem_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002054  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080021dc  080021dc  000031dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800221c  0800221c  0000401c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800221c  0800221c  0000321c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002224  08002224  0000401c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002224  08002224  00003224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002228  08002228  00003228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  0800222c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  2000001c  08002248  0000401c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08002248  00004184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000401c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c790  00000000  00000000  0000404c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aa2  00000000  00000000  000107dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  00012280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000815  00000000  00000000  00012cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025ac6  00000000  00000000  0001350d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000be20  00000000  00000000  00038fd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e90af  00000000  00000000  00044df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012dea2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002aa0  00000000  00000000  0012dee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00130988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000001c 	.word	0x2000001c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080021c4 	.word	0x080021c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000020 	.word	0x20000020
 80001c4:	080021c4 	.word	0x080021c4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <main>:

void SystemClock_Config(void);
void MX_DMA_Init(void);

int main(void)
{
 80001d8:	b5b0      	push	{r4, r5, r7, lr}
 80001da:	af00      	add	r7, sp, #0
  HAL_Init();
 80001dc:	f000 f948 	bl	8000470 <HAL_Init>
  SystemClock_Config();
 80001e0:	f000 f852 	bl	8000288 <SystemClock_Config>
  MX_DMA_Init();
 80001e4:	f000 f81a 	bl	800021c <MX_DMA_Init>

  HAL_DMA_Start(&hdma_memtomem, (uint32_t)src_data, (uint32_t)dst_data, strlen((char*)src_data));
 80001e8:	4c09      	ldr	r4, [pc, #36]	@ (8000210 <main+0x38>)
 80001ea:	4d0a      	ldr	r5, [pc, #40]	@ (8000214 <main+0x3c>)
 80001ec:	4808      	ldr	r0, [pc, #32]	@ (8000210 <main+0x38>)
 80001ee:	f7ff ffeb 	bl	80001c8 <strlen>
 80001f2:	4603      	mov	r3, r0
 80001f4:	462a      	mov	r2, r5
 80001f6:	4621      	mov	r1, r4
 80001f8:	4807      	ldr	r0, [pc, #28]	@ (8000218 <main+0x40>)
 80001fa:	f000 fb53 	bl	80008a4 <HAL_DMA_Start>
  HAL_DMA_PollForTransfer(&hdma_memtomem, HAL_DMA_FULL_TRANSFER, HAL_MAX_DELAY);
 80001fe:	f04f 32ff 	mov.w	r2, #4294967295
 8000202:	2100      	movs	r1, #0
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <main+0x40>)
 8000206:	f000 fc0f 	bl	8000a28 <HAL_DMA_PollForTransfer>

  while (1);
 800020a:	bf00      	nop
 800020c:	e7fd      	b.n	800020a <main+0x32>
 800020e:	bf00      	nop
 8000210:	20000000 	.word	0x20000000
 8000214:	2000016c 	.word	0x2000016c
 8000218:	20000038 	.word	0x20000038

0800021c <MX_DMA_Init>:
}

void MX_DMA_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000222:	4b16      	ldr	r3, [pc, #88]	@ (800027c <MX_DMA_Init+0x60>)
 8000224:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000226:	4a15      	ldr	r2, [pc, #84]	@ (800027c <MX_DMA_Init+0x60>)
 8000228:	f043 0301 	orr.w	r3, r3, #1
 800022c:	6493      	str	r3, [r2, #72]	@ 0x48
 800022e:	4b13      	ldr	r3, [pc, #76]	@ (800027c <MX_DMA_Init+0x60>)
 8000230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000232:	f003 0301 	and.w	r3, r3, #1
 8000236:	607b      	str	r3, [r7, #4]
 8000238:	687b      	ldr	r3, [r7, #4]

  hdma_memtomem.Instance = DMA1_Channel1;
 800023a:	4b11      	ldr	r3, [pc, #68]	@ (8000280 <MX_DMA_Init+0x64>)
 800023c:	4a11      	ldr	r2, [pc, #68]	@ (8000284 <MX_DMA_Init+0x68>)
 800023e:	601a      	str	r2, [r3, #0]
  hdma_memtomem.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000240:	4b0f      	ldr	r3, [pc, #60]	@ (8000280 <MX_DMA_Init+0x64>)
 8000242:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000246:	609a      	str	r2, [r3, #8]
  hdma_memtomem.Init.PeriphInc = DMA_PINC_ENABLE;
 8000248:	4b0d      	ldr	r3, [pc, #52]	@ (8000280 <MX_DMA_Init+0x64>)
 800024a:	2240      	movs	r2, #64	@ 0x40
 800024c:	60da      	str	r2, [r3, #12]
  hdma_memtomem.Init.MemInc = DMA_MINC_ENABLE;
 800024e:	4b0c      	ldr	r3, [pc, #48]	@ (8000280 <MX_DMA_Init+0x64>)
 8000250:	2280      	movs	r2, #128	@ 0x80
 8000252:	611a      	str	r2, [r3, #16]
  hdma_memtomem.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000254:	4b0a      	ldr	r3, [pc, #40]	@ (8000280 <MX_DMA_Init+0x64>)
 8000256:	2200      	movs	r2, #0
 8000258:	615a      	str	r2, [r3, #20]
  hdma_memtomem.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800025a:	4b09      	ldr	r3, [pc, #36]	@ (8000280 <MX_DMA_Init+0x64>)
 800025c:	2200      	movs	r2, #0
 800025e:	619a      	str	r2, [r3, #24]
  hdma_memtomem.Init.Mode = DMA_NORMAL;
 8000260:	4b07      	ldr	r3, [pc, #28]	@ (8000280 <MX_DMA_Init+0x64>)
 8000262:	2200      	movs	r2, #0
 8000264:	61da      	str	r2, [r3, #28]
  hdma_memtomem.Init.Priority = DMA_PRIORITY_LOW;
 8000266:	4b06      	ldr	r3, [pc, #24]	@ (8000280 <MX_DMA_Init+0x64>)
 8000268:	2200      	movs	r2, #0
 800026a:	621a      	str	r2, [r3, #32]
  HAL_DMA_Init(&hdma_memtomem);
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <MX_DMA_Init+0x64>)
 800026e:	f000 fa61 	bl	8000734 <HAL_DMA_Init>
}
 8000272:	bf00      	nop
 8000274:	3708      	adds	r7, #8
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40021000 	.word	0x40021000
 8000280:	20000038 	.word	0x20000038
 8000284:	40020008 	.word	0x40020008

08000288 <SystemClock_Config>:
void SystemClock_Config(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b098      	sub	sp, #96	@ 0x60
 800028c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028e:	f107 031c 	add.w	r3, r7, #28
 8000292:	2244      	movs	r2, #68	@ 0x44
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f001 ff68 	bl	800216c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029c:	f107 0308 	add.w	r3, r7, #8
 80002a0:	2200      	movs	r2, #0
 80002a2:	601a      	str	r2, [r3, #0]
 80002a4:	605a      	str	r2, [r3, #4]
 80002a6:	609a      	str	r2, [r3, #8]
 80002a8:	60da      	str	r2, [r3, #12]
 80002aa:	611a      	str	r2, [r3, #16]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000324 <SystemClock_Config+0x9c>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80002b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000324 <SystemClock_Config+0x9c>)
 80002b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002ba:	6013      	str	r3, [r2, #0]
 80002bc:	4b19      	ldr	r3, [pc, #100]	@ (8000324 <SystemClock_Config+0x9c>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80002c4:	607b      	str	r3, [r7, #4]
 80002c6:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c8:	2302      	movs	r3, #2
 80002ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d2:	2310      	movs	r3, #16
 80002d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d6:	2302      	movs	r3, #2
 80002d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002da:	2302      	movs	r3, #2
 80002dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002de:	2301      	movs	r3, #1
 80002e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 10;
 80002e2:	230a      	movs	r3, #10
 80002e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 80002e6:	2302      	movs	r3, #2
 80002e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 7;
 80002ea:	2307      	movs	r3, #7
 80002ec:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80002ee:	2304      	movs	r3, #4
 80002f0:	65bb      	str	r3, [r7, #88]	@ 0x58
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80002f2:	f107 031c 	add.w	r3, r7, #28
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 fc7c 	bl	8000bf4 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80002fc:	230f      	movs	r3, #15
 80002fe:	60bb      	str	r3, [r7, #8]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000300:	2303      	movs	r3, #3
 8000302:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000304:	2300      	movs	r3, #0
 8000306:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000308:	2300      	movs	r3, #0
 800030a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800030c:	2300      	movs	r3, #0
 800030e:	61bb      	str	r3, [r7, #24]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8000310:	f107 0308 	add.w	r3, r7, #8
 8000314:	2104      	movs	r1, #4
 8000316:	4618      	mov	r0, r3
 8000318:	f001 f848 	bl	80013ac <HAL_RCC_ClockConfig>
}
 800031c:	bf00      	nop
 800031e:	3760      	adds	r7, #96	@ 0x60
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40007000 	.word	0x40007000

08000328 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800032e:	4b0f      	ldr	r3, [pc, #60]	@ (800036c <HAL_MspInit+0x44>)
 8000330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000332:	4a0e      	ldr	r2, [pc, #56]	@ (800036c <HAL_MspInit+0x44>)
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	6613      	str	r3, [r2, #96]	@ 0x60
 800033a:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <HAL_MspInit+0x44>)
 800033c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800033e:	f003 0301 	and.w	r3, r3, #1
 8000342:	607b      	str	r3, [r7, #4]
 8000344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000346:	4b09      	ldr	r3, [pc, #36]	@ (800036c <HAL_MspInit+0x44>)
 8000348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800034a:	4a08      	ldr	r2, [pc, #32]	@ (800036c <HAL_MspInit+0x44>)
 800034c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000350:	6593      	str	r3, [r2, #88]	@ 0x58
 8000352:	4b06      	ldr	r3, [pc, #24]	@ (800036c <HAL_MspInit+0x44>)
 8000354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800035a:	603b      	str	r3, [r7, #0]
 800035c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800035e:	bf00      	nop
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000

08000370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000374:	bf00      	nop
 8000376:	e7fd      	b.n	8000374 <NMI_Handler+0x4>

08000378 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800037c:	bf00      	nop
 800037e:	e7fd      	b.n	800037c <HardFault_Handler+0x4>

08000380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000384:	bf00      	nop
 8000386:	e7fd      	b.n	8000384 <MemManage_Handler+0x4>

08000388 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800038c:	bf00      	nop
 800038e:	e7fd      	b.n	800038c <BusFault_Handler+0x4>

08000390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000394:	bf00      	nop
 8000396:	e7fd      	b.n	8000394 <UsageFault_Handler+0x4>

08000398 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800039c:	bf00      	nop
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr

080003a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003a6:	b480      	push	{r7}
 80003a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003aa:	bf00      	nop
 80003ac:	46bd      	mov	sp, r7
 80003ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b2:	4770      	bx	lr

080003b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003b8:	bf00      	nop
 80003ba:	46bd      	mov	sp, r7
 80003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c0:	4770      	bx	lr

080003c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003c2:	b580      	push	{r7, lr}
 80003c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003c6:	f000 f8af 	bl	8000528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ca:	bf00      	nop
 80003cc:	bd80      	pop	{r7, pc}
	...

080003d0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80003d4:	4802      	ldr	r0, [pc, #8]	@ (80003e0 <SPI2_IRQHandler+0x10>)
 80003d6:	f001 f9d5 	bl	8001784 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80003da:	bf00      	nop
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	20000108 	.word	0x20000108

080003e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
//
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80003e8:	4802      	ldr	r0, [pc, #8]	@ (80003f4 <USART2_IRQHandler+0x10>)
 80003ea:	f001 faeb 	bl	80019c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
//
  /* USER CODE END USART2_IRQn 1 */
}
 80003ee:	bf00      	nop
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	20000080 	.word	0x20000080

080003f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003fc:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <SystemInit+0x20>)
 80003fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000402:	4a05      	ldr	r2, [pc, #20]	@ (8000418 <SystemInit+0x20>)
 8000404:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000408:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	e000ed00 	.word	0xe000ed00

0800041c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800041c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000454 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000420:	f7ff ffea 	bl	80003f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000424:	480c      	ldr	r0, [pc, #48]	@ (8000458 <LoopForever+0x6>)
  ldr r1, =_edata
 8000426:	490d      	ldr	r1, [pc, #52]	@ (800045c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000428:	4a0d      	ldr	r2, [pc, #52]	@ (8000460 <LoopForever+0xe>)
  movs r3, #0
 800042a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800042c:	e002      	b.n	8000434 <LoopCopyDataInit>

0800042e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800042e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000432:	3304      	adds	r3, #4

08000434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000438:	d3f9      	bcc.n	800042e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800043a:	4a0a      	ldr	r2, [pc, #40]	@ (8000464 <LoopForever+0x12>)
  ldr r4, =_ebss
 800043c:	4c0a      	ldr	r4, [pc, #40]	@ (8000468 <LoopForever+0x16>)
  movs r3, #0
 800043e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000440:	e001      	b.n	8000446 <LoopFillZerobss>

08000442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000444:	3204      	adds	r2, #4

08000446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000448:	d3fb      	bcc.n	8000442 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800044a:	f001 fe97 	bl	800217c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800044e:	f7ff fec3 	bl	80001d8 <main>

08000452 <LoopForever>:

LoopForever:
    b LoopForever
 8000452:	e7fe      	b.n	8000452 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000454:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800045c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000460:	0800222c 	.word	0x0800222c
  ldr r2, =_sbss
 8000464:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000468:	20000184 	.word	0x20000184

0800046c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800046c:	e7fe      	b.n	800046c <ADC1_2_IRQHandler>
	...

08000470 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000476:	2300      	movs	r3, #0
 8000478:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800047a:	4b0c      	ldr	r3, [pc, #48]	@ (80004ac <HAL_Init+0x3c>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4a0b      	ldr	r2, [pc, #44]	@ (80004ac <HAL_Init+0x3c>)
 8000480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000484:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000486:	2003      	movs	r0, #3
 8000488:	f000 f920 	bl	80006cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800048c:	2000      	movs	r0, #0
 800048e:	f000 f80f 	bl	80004b0 <HAL_InitTick>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d002      	beq.n	800049e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000498:	2301      	movs	r3, #1
 800049a:	71fb      	strb	r3, [r7, #7]
 800049c:	e001      	b.n	80004a2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800049e:	f7ff ff43 	bl	8000328 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004a2:	79fb      	ldrb	r3, [r7, #7]
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	3708      	adds	r7, #8
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	40022000 	.word	0x40022000

080004b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80004b8:	2300      	movs	r3, #0
 80004ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80004bc:	4b17      	ldr	r3, [pc, #92]	@ (800051c <HAL_InitTick+0x6c>)
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d023      	beq.n	800050c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80004c4:	4b16      	ldr	r3, [pc, #88]	@ (8000520 <HAL_InitTick+0x70>)
 80004c6:	681a      	ldr	r2, [r3, #0]
 80004c8:	4b14      	ldr	r3, [pc, #80]	@ (800051c <HAL_InitTick+0x6c>)
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	4619      	mov	r1, r3
 80004ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80004d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80004da:	4618      	mov	r0, r3
 80004dc:	f000 f91d 	bl	800071a <HAL_SYSTICK_Config>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d10f      	bne.n	8000506 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	2b0f      	cmp	r3, #15
 80004ea:	d809      	bhi.n	8000500 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004ec:	2200      	movs	r2, #0
 80004ee:	6879      	ldr	r1, [r7, #4]
 80004f0:	f04f 30ff 	mov.w	r0, #4294967295
 80004f4:	f000 f8f5 	bl	80006e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000524 <HAL_InitTick+0x74>)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	6013      	str	r3, [r2, #0]
 80004fe:	e007      	b.n	8000510 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000500:	2301      	movs	r3, #1
 8000502:	73fb      	strb	r3, [r7, #15]
 8000504:	e004      	b.n	8000510 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000506:	2301      	movs	r3, #1
 8000508:	73fb      	strb	r3, [r7, #15]
 800050a:	e001      	b.n	8000510 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800050c:	2301      	movs	r3, #1
 800050e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000510:	7bfb      	ldrb	r3, [r7, #15]
}
 8000512:	4618      	mov	r0, r3
 8000514:	3710      	adds	r7, #16
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000018 	.word	0x20000018
 8000520:	20000010 	.word	0x20000010
 8000524:	20000014 	.word	0x20000014

08000528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800052c:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <HAL_IncTick+0x20>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	461a      	mov	r2, r3
 8000532:	4b06      	ldr	r3, [pc, #24]	@ (800054c <HAL_IncTick+0x24>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4413      	add	r3, r2
 8000538:	4a04      	ldr	r2, [pc, #16]	@ (800054c <HAL_IncTick+0x24>)
 800053a:	6013      	str	r3, [r2, #0]
}
 800053c:	bf00      	nop
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	20000018 	.word	0x20000018
 800054c:	20000180 	.word	0x20000180

08000550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  return uwTick;
 8000554:	4b03      	ldr	r3, [pc, #12]	@ (8000564 <HAL_GetTick+0x14>)
 8000556:	681b      	ldr	r3, [r3, #0]
}
 8000558:	4618      	mov	r0, r3
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	20000180 	.word	0x20000180

08000568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f003 0307 	and.w	r3, r3, #7
 8000576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000578:	4b0c      	ldr	r3, [pc, #48]	@ (80005ac <__NVIC_SetPriorityGrouping+0x44>)
 800057a:	68db      	ldr	r3, [r3, #12]
 800057c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800057e:	68ba      	ldr	r2, [r7, #8]
 8000580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000584:	4013      	ands	r3, r2
 8000586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800058c:	68bb      	ldr	r3, [r7, #8]
 800058e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800059a:	4a04      	ldr	r2, [pc, #16]	@ (80005ac <__NVIC_SetPriorityGrouping+0x44>)
 800059c:	68bb      	ldr	r3, [r7, #8]
 800059e:	60d3      	str	r3, [r2, #12]
}
 80005a0:	bf00      	nop
 80005a2:	3714      	adds	r7, #20
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	e000ed00 	.word	0xe000ed00

080005b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005b4:	4b04      	ldr	r3, [pc, #16]	@ (80005c8 <__NVIC_GetPriorityGrouping+0x18>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	0a1b      	lsrs	r3, r3, #8
 80005ba:	f003 0307 	and.w	r3, r3, #7
}
 80005be:	4618      	mov	r0, r3
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	e000ed00 	.word	0xe000ed00

080005cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	6039      	str	r1, [r7, #0]
 80005d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	db0a      	blt.n	80005f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	b2da      	uxtb	r2, r3
 80005e4:	490c      	ldr	r1, [pc, #48]	@ (8000618 <__NVIC_SetPriority+0x4c>)
 80005e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ea:	0112      	lsls	r2, r2, #4
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	440b      	add	r3, r1
 80005f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005f4:	e00a      	b.n	800060c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	b2da      	uxtb	r2, r3
 80005fa:	4908      	ldr	r1, [pc, #32]	@ (800061c <__NVIC_SetPriority+0x50>)
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	f003 030f 	and.w	r3, r3, #15
 8000602:	3b04      	subs	r3, #4
 8000604:	0112      	lsls	r2, r2, #4
 8000606:	b2d2      	uxtb	r2, r2
 8000608:	440b      	add	r3, r1
 800060a:	761a      	strb	r2, [r3, #24]
}
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr
 8000618:	e000e100 	.word	0xe000e100
 800061c:	e000ed00 	.word	0xe000ed00

08000620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000620:	b480      	push	{r7}
 8000622:	b089      	sub	sp, #36	@ 0x24
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	f003 0307 	and.w	r3, r3, #7
 8000632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000634:	69fb      	ldr	r3, [r7, #28]
 8000636:	f1c3 0307 	rsb	r3, r3, #7
 800063a:	2b04      	cmp	r3, #4
 800063c:	bf28      	it	cs
 800063e:	2304      	movcs	r3, #4
 8000640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000642:	69fb      	ldr	r3, [r7, #28]
 8000644:	3304      	adds	r3, #4
 8000646:	2b06      	cmp	r3, #6
 8000648:	d902      	bls.n	8000650 <NVIC_EncodePriority+0x30>
 800064a:	69fb      	ldr	r3, [r7, #28]
 800064c:	3b03      	subs	r3, #3
 800064e:	e000      	b.n	8000652 <NVIC_EncodePriority+0x32>
 8000650:	2300      	movs	r3, #0
 8000652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000654:	f04f 32ff 	mov.w	r2, #4294967295
 8000658:	69bb      	ldr	r3, [r7, #24]
 800065a:	fa02 f303 	lsl.w	r3, r2, r3
 800065e:	43da      	mvns	r2, r3
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	401a      	ands	r2, r3
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000668:	f04f 31ff 	mov.w	r1, #4294967295
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	fa01 f303 	lsl.w	r3, r1, r3
 8000672:	43d9      	mvns	r1, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000678:	4313      	orrs	r3, r2
         );
}
 800067a:	4618      	mov	r0, r3
 800067c:	3724      	adds	r7, #36	@ 0x24
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
	...

08000688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	3b01      	subs	r3, #1
 8000694:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000698:	d301      	bcc.n	800069e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800069a:	2301      	movs	r3, #1
 800069c:	e00f      	b.n	80006be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800069e:	4a0a      	ldr	r2, [pc, #40]	@ (80006c8 <SysTick_Config+0x40>)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	3b01      	subs	r3, #1
 80006a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006a6:	210f      	movs	r1, #15
 80006a8:	f04f 30ff 	mov.w	r0, #4294967295
 80006ac:	f7ff ff8e 	bl	80005cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006b0:	4b05      	ldr	r3, [pc, #20]	@ (80006c8 <SysTick_Config+0x40>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006b6:	4b04      	ldr	r3, [pc, #16]	@ (80006c8 <SysTick_Config+0x40>)
 80006b8:	2207      	movs	r2, #7
 80006ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006bc:	2300      	movs	r3, #0
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	e000e010 	.word	0xe000e010

080006cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f7ff ff47 	bl	8000568 <__NVIC_SetPriorityGrouping>
}
 80006da:	bf00      	nop
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}

080006e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	b086      	sub	sp, #24
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	4603      	mov	r3, r0
 80006ea:	60b9      	str	r1, [r7, #8]
 80006ec:	607a      	str	r2, [r7, #4]
 80006ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80006f4:	f7ff ff5c 	bl	80005b0 <__NVIC_GetPriorityGrouping>
 80006f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006fa:	687a      	ldr	r2, [r7, #4]
 80006fc:	68b9      	ldr	r1, [r7, #8]
 80006fe:	6978      	ldr	r0, [r7, #20]
 8000700:	f7ff ff8e 	bl	8000620 <NVIC_EncodePriority>
 8000704:	4602      	mov	r2, r0
 8000706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800070a:	4611      	mov	r1, r2
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff ff5d 	bl	80005cc <__NVIC_SetPriority>
}
 8000712:	bf00      	nop
 8000714:	3718      	adds	r7, #24
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}

0800071a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800071a:	b580      	push	{r7, lr}
 800071c:	b082      	sub	sp, #8
 800071e:	af00      	add	r7, sp, #0
 8000720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	f7ff ffb0 	bl	8000688 <SysTick_Config>
 8000728:	4603      	mov	r3, r0
}
 800072a:	4618      	mov	r0, r3
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
	...

08000734 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000734:	b480      	push	{r7}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d101      	bne.n	8000746 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000742:	2301      	movs	r3, #1
 8000744:	e098      	b.n	8000878 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	461a      	mov	r2, r3
 800074c:	4b4d      	ldr	r3, [pc, #308]	@ (8000884 <HAL_DMA_Init+0x150>)
 800074e:	429a      	cmp	r2, r3
 8000750:	d80f      	bhi.n	8000772 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	461a      	mov	r2, r3
 8000758:	4b4b      	ldr	r3, [pc, #300]	@ (8000888 <HAL_DMA_Init+0x154>)
 800075a:	4413      	add	r3, r2
 800075c:	4a4b      	ldr	r2, [pc, #300]	@ (800088c <HAL_DMA_Init+0x158>)
 800075e:	fba2 2303 	umull	r2, r3, r2, r3
 8000762:	091b      	lsrs	r3, r3, #4
 8000764:	009a      	lsls	r2, r3, #2
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4a48      	ldr	r2, [pc, #288]	@ (8000890 <HAL_DMA_Init+0x15c>)
 800076e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000770:	e00e      	b.n	8000790 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	461a      	mov	r2, r3
 8000778:	4b46      	ldr	r3, [pc, #280]	@ (8000894 <HAL_DMA_Init+0x160>)
 800077a:	4413      	add	r3, r2
 800077c:	4a43      	ldr	r2, [pc, #268]	@ (800088c <HAL_DMA_Init+0x158>)
 800077e:	fba2 2303 	umull	r2, r3, r2, r3
 8000782:	091b      	lsrs	r3, r3, #4
 8000784:	009a      	lsls	r2, r3, #2
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a42      	ldr	r2, [pc, #264]	@ (8000898 <HAL_DMA_Init+0x164>)
 800078e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2202      	movs	r2, #2
 8000794:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80007a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80007aa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80007b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	691b      	ldr	r3, [r3, #16]
 80007ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	699b      	ldr	r3, [r3, #24]
 80007c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	6a1b      	ldr	r3, [r3, #32]
 80007d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80007d4:	68fa      	ldr	r2, [r7, #12]
 80007d6:	4313      	orrs	r3, r2
 80007d8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	68fa      	ldr	r2, [r7, #12]
 80007e0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	689b      	ldr	r3, [r3, #8]
 80007e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80007ea:	d039      	beq.n	8000860 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f0:	4a27      	ldr	r2, [pc, #156]	@ (8000890 <HAL_DMA_Init+0x15c>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d11a      	bne.n	800082c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80007f6:	4b29      	ldr	r3, [pc, #164]	@ (800089c <HAL_DMA_Init+0x168>)
 80007f8:	681a      	ldr	r2, [r3, #0]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007fe:	f003 031c 	and.w	r3, r3, #28
 8000802:	210f      	movs	r1, #15
 8000804:	fa01 f303 	lsl.w	r3, r1, r3
 8000808:	43db      	mvns	r3, r3
 800080a:	4924      	ldr	r1, [pc, #144]	@ (800089c <HAL_DMA_Init+0x168>)
 800080c:	4013      	ands	r3, r2
 800080e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000810:	4b22      	ldr	r3, [pc, #136]	@ (800089c <HAL_DMA_Init+0x168>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	6859      	ldr	r1, [r3, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800081c:	f003 031c 	and.w	r3, r3, #28
 8000820:	fa01 f303 	lsl.w	r3, r1, r3
 8000824:	491d      	ldr	r1, [pc, #116]	@ (800089c <HAL_DMA_Init+0x168>)
 8000826:	4313      	orrs	r3, r2
 8000828:	600b      	str	r3, [r1, #0]
 800082a:	e019      	b.n	8000860 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800082c:	4b1c      	ldr	r3, [pc, #112]	@ (80008a0 <HAL_DMA_Init+0x16c>)
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000834:	f003 031c 	and.w	r3, r3, #28
 8000838:	210f      	movs	r1, #15
 800083a:	fa01 f303 	lsl.w	r3, r1, r3
 800083e:	43db      	mvns	r3, r3
 8000840:	4917      	ldr	r1, [pc, #92]	@ (80008a0 <HAL_DMA_Init+0x16c>)
 8000842:	4013      	ands	r3, r2
 8000844:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000846:	4b16      	ldr	r3, [pc, #88]	@ (80008a0 <HAL_DMA_Init+0x16c>)
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6859      	ldr	r1, [r3, #4]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000852:	f003 031c 	and.w	r3, r3, #28
 8000856:	fa01 f303 	lsl.w	r3, r1, r3
 800085a:	4911      	ldr	r1, [pc, #68]	@ (80008a0 <HAL_DMA_Init+0x16c>)
 800085c:	4313      	orrs	r3, r2
 800085e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2200      	movs	r2, #0
 8000864:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2201      	movs	r2, #1
 800086a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8000876:	2300      	movs	r3, #0
}
 8000878:	4618      	mov	r0, r3
 800087a:	3714      	adds	r7, #20
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	40020407 	.word	0x40020407
 8000888:	bffdfff8 	.word	0xbffdfff8
 800088c:	cccccccd 	.word	0xcccccccd
 8000890:	40020000 	.word	0x40020000
 8000894:	bffdfbf8 	.word	0xbffdfbf8
 8000898:	40020400 	.word	0x40020400
 800089c:	400200a8 	.word	0x400200a8
 80008a0:	400204a8 	.word	0x400204a8

080008a4 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	60f8      	str	r0, [r7, #12]
 80008ac:	60b9      	str	r1, [r7, #8]
 80008ae:	607a      	str	r2, [r7, #4]
 80008b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80008b2:	2300      	movs	r3, #0
 80008b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d101      	bne.n	80008c4 <HAL_DMA_Start+0x20>
 80008c0:	2302      	movs	r3, #2
 80008c2:	e02e      	b.n	8000922 <HAL_DMA_Start+0x7e>
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	2201      	movs	r2, #1
 80008c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d11d      	bne.n	8000914 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	2202      	movs	r2, #2
 80008dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	2200      	movs	r2, #0
 80008e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	681a      	ldr	r2, [r3, #0]
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f022 0201 	bic.w	r2, r2, #1
 80008f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	687a      	ldr	r2, [r7, #4]
 80008fa:	68b9      	ldr	r1, [r7, #8]
 80008fc:	68f8      	ldr	r0, [r7, #12]
 80008fe:	f000 f93a 	bl	8000b76 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f042 0201 	orr.w	r2, r2, #1
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	e005      	b.n	8000920 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	2200      	movs	r2, #0
 8000918:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    status = HAL_BUSY;
 800091c:	2302      	movs	r3, #2
 800091e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000920:	7dfb      	ldrb	r3, [r7, #23]
}
 8000922:	4618      	mov	r0, r3
 8000924:	3718      	adds	r7, #24
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800092a:	b480      	push	{r7}
 800092c:	b085      	sub	sp, #20
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000932:	2300      	movs	r3, #0
 8000934:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800093c:	b2db      	uxtb	r3, r3
 800093e:	2b02      	cmp	r3, #2
 8000940:	d008      	beq.n	8000954 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2204      	movs	r2, #4
 8000946:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2200      	movs	r2, #0
 800094c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000950:	2301      	movs	r3, #1
 8000952:	e022      	b.n	800099a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	f022 020e 	bic.w	r2, r2, #14
 8000962:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f022 0201 	bic.w	r2, r2, #1
 8000972:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000978:	f003 021c 	and.w	r2, r3, #28
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000980:	2101      	movs	r1, #1
 8000982:	fa01 f202 	lsl.w	r2, r1, r2
 8000986:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2201      	movs	r2, #1
 800098c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	2200      	movs	r2, #0
 8000994:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8000998:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800099a:	4618      	mov	r0, r3
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b084      	sub	sp, #16
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009ae:	2300      	movs	r3, #0
 80009b0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	2b02      	cmp	r3, #2
 80009bc:	d005      	beq.n	80009ca <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2204      	movs	r2, #4
 80009c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80009c4:	2301      	movs	r3, #1
 80009c6:	73fb      	strb	r3, [r7, #15]
 80009c8:	e029      	b.n	8000a1e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f022 020e 	bic.w	r2, r2, #14
 80009d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f022 0201 	bic.w	r2, r2, #1
 80009e8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009ee:	f003 021c 	and.w	r2, r3, #28
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f6:	2101      	movs	r1, #1
 80009f8:	fa01 f202 	lsl.w	r2, r1, r2
 80009fc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2201      	movs	r2, #1
 8000a02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d003      	beq.n	8000a1e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	4798      	blx	r3
    }
  }
  return status;
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3710      	adds	r7, #16
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <HAL_DMA_PollForTransfer>:
  * @param  CompleteLevel Specifies the DMA level complete.
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	460b      	mov	r3, r1
 8000a32:	607a      	str	r2, [r7, #4]
 8000a34:	72fb      	strb	r3, [r7, #11]
  uint32_t temp;
  uint32_t tickstart;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d008      	beq.n	8000a54 <HAL_DMA_PollForTransfer+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2204      	movs	r2, #4
 8000a46:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    return HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	e08c      	b.n	8000b6e <HAL_DMA_PollForTransfer+0x146>
  }

  /* Polling mode not supported in circular mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != 0U)
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f003 0320 	and.w	r3, r3, #32
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d005      	beq.n	8000a6e <HAL_DMA_PollForTransfer+0x46>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a68:	63da      	str	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e07f      	b.n	8000b6e <HAL_DMA_PollForTransfer+0x146>
  }

  /* Get the level transfer complete flag */
  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 8000a6e:	7afb      	ldrb	r3, [r7, #11]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d108      	bne.n	8000a86 <HAL_DMA_PollForTransfer+0x5e>
  {
    /* Transfer Complete flag */
    temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU);
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a78:	f003 031c 	and.w	r3, r3, #28
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a82:	617b      	str	r3, [r7, #20]
 8000a84:	e007      	b.n	8000a96 <HAL_DMA_PollForTransfer+0x6e>
  }
  else
  {
    /* Half Transfer Complete flag */
    temp = DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU);
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a8a:	f003 031c 	and.w	r3, r3, #28
 8000a8e:	2204      	movs	r2, #4
 8000a90:	fa02 f303 	lsl.w	r3, r2, r3
 8000a94:	617b      	str	r3, [r7, #20]
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a96:	f7ff fd5b 	bl	8000550 <HAL_GetTick>
 8000a9a:	6138      	str	r0, [r7, #16]

  while ((hdma->DmaBaseAddress->ISR & temp) == 0U)
 8000a9c:	e03f      	b.n	8000b1e <HAL_DMA_PollForTransfer+0xf6>
  {
    if ((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U)
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa8:	f003 031c 	and.w	r3, r3, #28
 8000aac:	2108      	movs	r1, #8
 8000aae:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d016      	beq.n	8000ae6 <HAL_DMA_PollForTransfer+0xbe>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Clear all flags */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000abc:	f003 021c 	and.w	r2, r3, #28
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8000aca:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	2201      	movs	r2, #1
 8000ad0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e043      	b.n	8000b6e <HAL_DMA_PollForTransfer+0x146>
    }
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aec:	d017      	beq.n	8000b1e <HAL_DMA_PollForTransfer+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8000aee:	f7ff fd2f 	bl	8000550 <HAL_GetTick>
 8000af2:	4602      	mov	r2, r0
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	1ad3      	subs	r3, r2, r3
 8000af8:	687a      	ldr	r2, [r7, #4]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d302      	bcc.n	8000b04 <HAL_DMA_PollForTransfer+0xdc>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d10c      	bne.n	8000b1e <HAL_DMA_PollForTransfer+0xf6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	2220      	movs	r2, #32
 8000b08:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2200      	movs	r2, #0
 8000b16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	e027      	b.n	8000b6e <HAL_DMA_PollForTransfer+0x146>
  while ((hdma->DmaBaseAddress->ISR & temp) == 0U)
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	4013      	ands	r3, r2
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d0b8      	beq.n	8000a9e <HAL_DMA_PollForTransfer+0x76>
    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
  }
#endif /* DMAMUX1 */

  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 8000b2c:	7afb      	ldrb	r3, [r7, #11]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d112      	bne.n	8000b58 <HAL_DMA_PollForTransfer+0x130>
  {
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU));
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b36:	f003 021c 	and.w	r2, r3, #28
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3e:	2102      	movs	r1, #2
 8000b40:	fa01 f202 	lsl.w	r2, r1, r2
 8000b44:	605a      	str	r2, [r3, #4]

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* The selected Channelx EN bit is cleared (DMA is disabled and
    all transfers are complete) */
    hdma->State = HAL_DMA_STATE_READY;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	2201      	movs	r2, #1
 8000b52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
 8000b56:	e009      	b.n	8000b6c <HAL_DMA_PollForTransfer+0x144>
  }
  else
  {
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU));
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5c:	f003 021c 	and.w	r2, r3, #28
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b64:	2104      	movs	r1, #4
 8000b66:	fa01 f202 	lsl.w	r2, r1, r2
 8000b6a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8000b6c:	2300      	movs	r3, #0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3718      	adds	r7, #24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b085      	sub	sp, #20
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60f8      	str	r0, [r7, #12]
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
 8000b82:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b88:	f003 021c 	and.w	r2, r3, #28
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b90:	2101      	movs	r1, #1
 8000b92:	fa01 f202 	lsl.w	r2, r1, r2
 8000b96:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	683a      	ldr	r2, [r7, #0]
 8000b9e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	689b      	ldr	r3, [r3, #8]
 8000ba4:	2b10      	cmp	r3, #16
 8000ba6:	d108      	bne.n	8000bba <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	68ba      	ldr	r2, [r7, #8]
 8000bb6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000bb8:	e007      	b.n	8000bca <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	68ba      	ldr	r2, [r7, #8]
 8000bc0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	60da      	str	r2, [r3, #12]
}
 8000bca:	bf00      	nop
 8000bcc:	3714      	adds	r7, #20
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
	...

08000bd8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000bdc:	4b04      	ldr	r3, [pc, #16]	@ (8000bf0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40007000 	.word	0x40007000

08000bf4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d101      	bne.n	8000c06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c02:	2301      	movs	r3, #1
 8000c04:	e3ca      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c06:	4b97      	ldr	r3, [pc, #604]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	f003 030c 	and.w	r3, r3, #12
 8000c0e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c10:	4b94      	ldr	r3, [pc, #592]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	f003 0303 	and.w	r3, r3, #3
 8000c18:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f003 0310 	and.w	r3, r3, #16
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f000 80e4 	beq.w	8000df0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d007      	beq.n	8000c3e <HAL_RCC_OscConfig+0x4a>
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	2b0c      	cmp	r3, #12
 8000c32:	f040 808b 	bne.w	8000d4c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	f040 8087 	bne.w	8000d4c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c3e:	4b89      	ldr	r3, [pc, #548]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d005      	beq.n	8000c56 <HAL_RCC_OscConfig+0x62>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	699b      	ldr	r3, [r3, #24]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d101      	bne.n	8000c56 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e3a2      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6a1a      	ldr	r2, [r3, #32]
 8000c5a:	4b82      	ldr	r3, [pc, #520]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0308 	and.w	r3, r3, #8
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d004      	beq.n	8000c70 <HAL_RCC_OscConfig+0x7c>
 8000c66:	4b7f      	ldr	r3, [pc, #508]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c6e:	e005      	b.n	8000c7c <HAL_RCC_OscConfig+0x88>
 8000c70:	4b7c      	ldr	r3, [pc, #496]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000c72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c76:	091b      	lsrs	r3, r3, #4
 8000c78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d223      	bcs.n	8000cc8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a1b      	ldr	r3, [r3, #32]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 fd1d 	bl	80016c4 <RCC_SetFlashLatencyFromMSIRange>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e383      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c94:	4b73      	ldr	r3, [pc, #460]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a72      	ldr	r2, [pc, #456]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000c9a:	f043 0308 	orr.w	r3, r3, #8
 8000c9e:	6013      	str	r3, [r2, #0]
 8000ca0:	4b70      	ldr	r3, [pc, #448]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6a1b      	ldr	r3, [r3, #32]
 8000cac:	496d      	ldr	r1, [pc, #436]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000cb2:	4b6c      	ldr	r3, [pc, #432]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	021b      	lsls	r3, r3, #8
 8000cc0:	4968      	ldr	r1, [pc, #416]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	604b      	str	r3, [r1, #4]
 8000cc6:	e025      	b.n	8000d14 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cc8:	4b66      	ldr	r3, [pc, #408]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a65      	ldr	r2, [pc, #404]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000cce:	f043 0308 	orr.w	r3, r3, #8
 8000cd2:	6013      	str	r3, [r2, #0]
 8000cd4:	4b63      	ldr	r3, [pc, #396]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6a1b      	ldr	r3, [r3, #32]
 8000ce0:	4960      	ldr	r1, [pc, #384]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ce6:	4b5f      	ldr	r3, [pc, #380]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	69db      	ldr	r3, [r3, #28]
 8000cf2:	021b      	lsls	r3, r3, #8
 8000cf4:	495b      	ldr	r1, [pc, #364]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d109      	bne.n	8000d14 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6a1b      	ldr	r3, [r3, #32]
 8000d04:	4618      	mov	r0, r3
 8000d06:	f000 fcdd 	bl	80016c4 <RCC_SetFlashLatencyFromMSIRange>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e343      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d14:	f000 fc4a 	bl	80015ac <HAL_RCC_GetSysClockFreq>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	4b52      	ldr	r3, [pc, #328]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	091b      	lsrs	r3, r3, #4
 8000d20:	f003 030f 	and.w	r3, r3, #15
 8000d24:	4950      	ldr	r1, [pc, #320]	@ (8000e68 <HAL_RCC_OscConfig+0x274>)
 8000d26:	5ccb      	ldrb	r3, [r1, r3]
 8000d28:	f003 031f 	and.w	r3, r3, #31
 8000d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d30:	4a4e      	ldr	r2, [pc, #312]	@ (8000e6c <HAL_RCC_OscConfig+0x278>)
 8000d32:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000d34:	4b4e      	ldr	r3, [pc, #312]	@ (8000e70 <HAL_RCC_OscConfig+0x27c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fbb9 	bl	80004b0 <HAL_InitTick>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d052      	beq.n	8000dee <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000d48:	7bfb      	ldrb	r3, [r7, #15]
 8000d4a:	e327      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d032      	beq.n	8000dba <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000d54:	4b43      	ldr	r3, [pc, #268]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a42      	ldr	r2, [pc, #264]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000d5a:	f043 0301 	orr.w	r3, r3, #1
 8000d5e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d60:	f7ff fbf6 	bl	8000550 <HAL_GetTick>
 8000d64:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d66:	e008      	b.n	8000d7a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d68:	f7ff fbf2 	bl	8000550 <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d901      	bls.n	8000d7a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000d76:	2303      	movs	r3, #3
 8000d78:	e310      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d7a:	4b3a      	ldr	r3, [pc, #232]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 0302 	and.w	r3, r3, #2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d0f0      	beq.n	8000d68 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d86:	4b37      	ldr	r3, [pc, #220]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a36      	ldr	r2, [pc, #216]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000d8c:	f043 0308 	orr.w	r3, r3, #8
 8000d90:	6013      	str	r3, [r2, #0]
 8000d92:	4b34      	ldr	r3, [pc, #208]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6a1b      	ldr	r3, [r3, #32]
 8000d9e:	4931      	ldr	r1, [pc, #196]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000da0:	4313      	orrs	r3, r2
 8000da2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000da4:	4b2f      	ldr	r3, [pc, #188]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	69db      	ldr	r3, [r3, #28]
 8000db0:	021b      	lsls	r3, r3, #8
 8000db2:	492c      	ldr	r1, [pc, #176]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000db4:	4313      	orrs	r3, r2
 8000db6:	604b      	str	r3, [r1, #4]
 8000db8:	e01a      	b.n	8000df0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000dba:	4b2a      	ldr	r3, [pc, #168]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a29      	ldr	r2, [pc, #164]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000dc0:	f023 0301 	bic.w	r3, r3, #1
 8000dc4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000dc6:	f7ff fbc3 	bl	8000550 <HAL_GetTick>
 8000dca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000dcc:	e008      	b.n	8000de0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dce:	f7ff fbbf 	bl	8000550 <HAL_GetTick>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	1ad3      	subs	r3, r2, r3
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d901      	bls.n	8000de0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	e2dd      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000de0:	4b20      	ldr	r3, [pc, #128]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f003 0302 	and.w	r3, r3, #2
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d1f0      	bne.n	8000dce <HAL_RCC_OscConfig+0x1da>
 8000dec:	e000      	b.n	8000df0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000dee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 0301 	and.w	r3, r3, #1
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d074      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	2b08      	cmp	r3, #8
 8000e00:	d005      	beq.n	8000e0e <HAL_RCC_OscConfig+0x21a>
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	2b0c      	cmp	r3, #12
 8000e06:	d10e      	bne.n	8000e26 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	2b03      	cmp	r3, #3
 8000e0c:	d10b      	bne.n	8000e26 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e0e:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d064      	beq.n	8000ee4 <HAL_RCC_OscConfig+0x2f0>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d160      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e2ba      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e2e:	d106      	bne.n	8000e3e <HAL_RCC_OscConfig+0x24a>
 8000e30:	4b0c      	ldr	r3, [pc, #48]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a0b      	ldr	r2, [pc, #44]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000e36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e3a:	6013      	str	r3, [r2, #0]
 8000e3c:	e026      	b.n	8000e8c <HAL_RCC_OscConfig+0x298>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e46:	d115      	bne.n	8000e74 <HAL_RCC_OscConfig+0x280>
 8000e48:	4b06      	ldr	r3, [pc, #24]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a05      	ldr	r2, [pc, #20]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000e4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e52:	6013      	str	r3, [r2, #0]
 8000e54:	4b03      	ldr	r3, [pc, #12]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a02      	ldr	r2, [pc, #8]	@ (8000e64 <HAL_RCC_OscConfig+0x270>)
 8000e5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	e014      	b.n	8000e8c <HAL_RCC_OscConfig+0x298>
 8000e62:	bf00      	nop
 8000e64:	40021000 	.word	0x40021000
 8000e68:	080021dc 	.word	0x080021dc
 8000e6c:	20000010 	.word	0x20000010
 8000e70:	20000014 	.word	0x20000014
 8000e74:	4ba0      	ldr	r3, [pc, #640]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a9f      	ldr	r2, [pc, #636]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000e7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	4b9d      	ldr	r3, [pc, #628]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a9c      	ldr	r2, [pc, #624]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000e86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d013      	beq.n	8000ebc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e94:	f7ff fb5c 	bl	8000550 <HAL_GetTick>
 8000e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e9a:	e008      	b.n	8000eae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e9c:	f7ff fb58 	bl	8000550 <HAL_GetTick>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	2b64      	cmp	r3, #100	@ 0x64
 8000ea8:	d901      	bls.n	8000eae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	e276      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000eae:	4b92      	ldr	r3, [pc, #584]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d0f0      	beq.n	8000e9c <HAL_RCC_OscConfig+0x2a8>
 8000eba:	e014      	b.n	8000ee6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ebc:	f7ff fb48 	bl	8000550 <HAL_GetTick>
 8000ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ec2:	e008      	b.n	8000ed6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ec4:	f7ff fb44 	bl	8000550 <HAL_GetTick>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	2b64      	cmp	r3, #100	@ 0x64
 8000ed0:	d901      	bls.n	8000ed6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	e262      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ed6:	4b88      	ldr	r3, [pc, #544]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d1f0      	bne.n	8000ec4 <HAL_RCC_OscConfig+0x2d0>
 8000ee2:	e000      	b.n	8000ee6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ee4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0302 	and.w	r3, r3, #2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d060      	beq.n	8000fb4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	2b04      	cmp	r3, #4
 8000ef6:	d005      	beq.n	8000f04 <HAL_RCC_OscConfig+0x310>
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	2b0c      	cmp	r3, #12
 8000efc:	d119      	bne.n	8000f32 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d116      	bne.n	8000f32 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f04:	4b7c      	ldr	r3, [pc, #496]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d005      	beq.n	8000f1c <HAL_RCC_OscConfig+0x328>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d101      	bne.n	8000f1c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e23f      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f1c:	4b76      	ldr	r3, [pc, #472]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	691b      	ldr	r3, [r3, #16]
 8000f28:	061b      	lsls	r3, r3, #24
 8000f2a:	4973      	ldr	r1, [pc, #460]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f30:	e040      	b.n	8000fb4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	68db      	ldr	r3, [r3, #12]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d023      	beq.n	8000f82 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f3a:	4b6f      	ldr	r3, [pc, #444]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a6e      	ldr	r2, [pc, #440]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f46:	f7ff fb03 	bl	8000550 <HAL_GetTick>
 8000f4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f4c:	e008      	b.n	8000f60 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f4e:	f7ff faff 	bl	8000550 <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d901      	bls.n	8000f60 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	e21d      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f60:	4b65      	ldr	r3, [pc, #404]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d0f0      	beq.n	8000f4e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f6c:	4b62      	ldr	r3, [pc, #392]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	691b      	ldr	r3, [r3, #16]
 8000f78:	061b      	lsls	r3, r3, #24
 8000f7a:	495f      	ldr	r1, [pc, #380]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	604b      	str	r3, [r1, #4]
 8000f80:	e018      	b.n	8000fb4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f82:	4b5d      	ldr	r3, [pc, #372]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a5c      	ldr	r2, [pc, #368]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000f88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f8e:	f7ff fadf 	bl	8000550 <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f94:	e008      	b.n	8000fa8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f96:	f7ff fadb 	bl	8000550 <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e1f9      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fa8:	4b53      	ldr	r3, [pc, #332]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f0      	bne.n	8000f96 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f003 0308 	and.w	r3, r3, #8
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d03c      	beq.n	800103a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d01c      	beq.n	8001002 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fc8:	4b4b      	ldr	r3, [pc, #300]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fce:	4a4a      	ldr	r2, [pc, #296]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fd8:	f7ff faba 	bl	8000550 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fe0:	f7ff fab6 	bl	8000550 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e1d4      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000ff2:	4b41      	ldr	r3, [pc, #260]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8000ff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ff8:	f003 0302 	and.w	r3, r3, #2
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d0ef      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x3ec>
 8001000:	e01b      	b.n	800103a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001002:	4b3d      	ldr	r3, [pc, #244]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8001004:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001008:	4a3b      	ldr	r2, [pc, #236]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 800100a:	f023 0301 	bic.w	r3, r3, #1
 800100e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001012:	f7ff fa9d 	bl	8000550 <HAL_GetTick>
 8001016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001018:	e008      	b.n	800102c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800101a:	f7ff fa99 	bl	8000550 <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b02      	cmp	r3, #2
 8001026:	d901      	bls.n	800102c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001028:	2303      	movs	r3, #3
 800102a:	e1b7      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800102c:	4b32      	ldr	r3, [pc, #200]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 800102e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1ef      	bne.n	800101a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0304 	and.w	r3, r3, #4
 8001042:	2b00      	cmp	r3, #0
 8001044:	f000 80a6 	beq.w	8001194 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001048:	2300      	movs	r3, #0
 800104a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800104c:	4b2a      	ldr	r3, [pc, #168]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 800104e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d10d      	bne.n	8001074 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001058:	4b27      	ldr	r3, [pc, #156]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 800105a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105c:	4a26      	ldr	r2, [pc, #152]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 800105e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001062:	6593      	str	r3, [r2, #88]	@ 0x58
 8001064:	4b24      	ldr	r3, [pc, #144]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 8001066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001070:	2301      	movs	r3, #1
 8001072:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001074:	4b21      	ldr	r3, [pc, #132]	@ (80010fc <HAL_RCC_OscConfig+0x508>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800107c:	2b00      	cmp	r3, #0
 800107e:	d118      	bne.n	80010b2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001080:	4b1e      	ldr	r3, [pc, #120]	@ (80010fc <HAL_RCC_OscConfig+0x508>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a1d      	ldr	r2, [pc, #116]	@ (80010fc <HAL_RCC_OscConfig+0x508>)
 8001086:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800108a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800108c:	f7ff fa60 	bl	8000550 <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001094:	f7ff fa5c 	bl	8000550 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e17a      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010a6:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <HAL_RCC_OscConfig+0x508>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d0f0      	beq.n	8001094 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d108      	bne.n	80010cc <HAL_RCC_OscConfig+0x4d8>
 80010ba:	4b0f      	ldr	r3, [pc, #60]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 80010bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010c0:	4a0d      	ldr	r2, [pc, #52]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 80010c2:	f043 0301 	orr.w	r3, r3, #1
 80010c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010ca:	e029      	b.n	8001120 <HAL_RCC_OscConfig+0x52c>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	2b05      	cmp	r3, #5
 80010d2:	d115      	bne.n	8001100 <HAL_RCC_OscConfig+0x50c>
 80010d4:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 80010d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010da:	4a07      	ldr	r2, [pc, #28]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 80010dc:	f043 0304 	orr.w	r3, r3, #4
 80010e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010e4:	4b04      	ldr	r3, [pc, #16]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 80010e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010ea:	4a03      	ldr	r2, [pc, #12]	@ (80010f8 <HAL_RCC_OscConfig+0x504>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010f4:	e014      	b.n	8001120 <HAL_RCC_OscConfig+0x52c>
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40007000 	.word	0x40007000
 8001100:	4b9c      	ldr	r3, [pc, #624]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001106:	4a9b      	ldr	r2, [pc, #620]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001108:	f023 0301 	bic.w	r3, r3, #1
 800110c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001110:	4b98      	ldr	r3, [pc, #608]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001116:	4a97      	ldr	r2, [pc, #604]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001118:	f023 0304 	bic.w	r3, r3, #4
 800111c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d016      	beq.n	8001156 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001128:	f7ff fa12 	bl	8000550 <HAL_GetTick>
 800112c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800112e:	e00a      	b.n	8001146 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001130:	f7ff fa0e 	bl	8000550 <HAL_GetTick>
 8001134:	4602      	mov	r2, r0
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800113e:	4293      	cmp	r3, r2
 8001140:	d901      	bls.n	8001146 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e12a      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001146:	4b8b      	ldr	r3, [pc, #556]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0ed      	beq.n	8001130 <HAL_RCC_OscConfig+0x53c>
 8001154:	e015      	b.n	8001182 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001156:	f7ff f9fb 	bl	8000550 <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800115c:	e00a      	b.n	8001174 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115e:	f7ff f9f7 	bl	8000550 <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	f241 3288 	movw	r2, #5000	@ 0x1388
 800116c:	4293      	cmp	r3, r2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e113      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001174:	4b7f      	ldr	r3, [pc, #508]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1ed      	bne.n	800115e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001182:	7ffb      	ldrb	r3, [r7, #31]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d105      	bne.n	8001194 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001188:	4b7a      	ldr	r3, [pc, #488]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 800118a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118c:	4a79      	ldr	r2, [pc, #484]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 800118e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001192:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001198:	2b00      	cmp	r3, #0
 800119a:	f000 80fe 	beq.w	800139a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	f040 80d0 	bne.w	8001348 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80011a8:	4b72      	ldr	r3, [pc, #456]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	f003 0203 	and.w	r2, r3, #3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d130      	bne.n	800121e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	3b01      	subs	r3, #1
 80011c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ca:	429a      	cmp	r2, r3
 80011cc:	d127      	bne.n	800121e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011da:	429a      	cmp	r2, r3
 80011dc:	d11f      	bne.n	800121e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80011e8:	2a07      	cmp	r2, #7
 80011ea:	bf14      	ite	ne
 80011ec:	2201      	movne	r2, #1
 80011ee:	2200      	moveq	r2, #0
 80011f0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d113      	bne.n	800121e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001200:	085b      	lsrs	r3, r3, #1
 8001202:	3b01      	subs	r3, #1
 8001204:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001206:	429a      	cmp	r2, r3
 8001208:	d109      	bne.n	800121e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001214:	085b      	lsrs	r3, r3, #1
 8001216:	3b01      	subs	r3, #1
 8001218:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800121a:	429a      	cmp	r2, r3
 800121c:	d06e      	beq.n	80012fc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	2b0c      	cmp	r3, #12
 8001222:	d069      	beq.n	80012f8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001224:	4b53      	ldr	r3, [pc, #332]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800122c:	2b00      	cmp	r3, #0
 800122e:	d105      	bne.n	800123c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001230:	4b50      	ldr	r3, [pc, #320]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	e0ad      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001240:	4b4c      	ldr	r3, [pc, #304]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a4b      	ldr	r2, [pc, #300]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001246:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800124a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800124c:	f7ff f980 	bl	8000550 <HAL_GetTick>
 8001250:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001254:	f7ff f97c 	bl	8000550 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b02      	cmp	r3, #2
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e09a      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001266:	4b43      	ldr	r3, [pc, #268]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d1f0      	bne.n	8001254 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001272:	4b40      	ldr	r3, [pc, #256]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001274:	68da      	ldr	r2, [r3, #12]
 8001276:	4b40      	ldr	r3, [pc, #256]	@ (8001378 <HAL_RCC_OscConfig+0x784>)
 8001278:	4013      	ands	r3, r2
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001282:	3a01      	subs	r2, #1
 8001284:	0112      	lsls	r2, r2, #4
 8001286:	4311      	orrs	r1, r2
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800128c:	0212      	lsls	r2, r2, #8
 800128e:	4311      	orrs	r1, r2
 8001290:	687a      	ldr	r2, [r7, #4]
 8001292:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001294:	0852      	lsrs	r2, r2, #1
 8001296:	3a01      	subs	r2, #1
 8001298:	0552      	lsls	r2, r2, #21
 800129a:	4311      	orrs	r1, r2
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80012a0:	0852      	lsrs	r2, r2, #1
 80012a2:	3a01      	subs	r2, #1
 80012a4:	0652      	lsls	r2, r2, #25
 80012a6:	4311      	orrs	r1, r2
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80012ac:	0912      	lsrs	r2, r2, #4
 80012ae:	0452      	lsls	r2, r2, #17
 80012b0:	430a      	orrs	r2, r1
 80012b2:	4930      	ldr	r1, [pc, #192]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80012b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a2d      	ldr	r2, [pc, #180]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 80012be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80012c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	4a2a      	ldr	r2, [pc, #168]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 80012ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012d0:	f7ff f93e 	bl	8000550 <HAL_GetTick>
 80012d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012d8:	f7ff f93a 	bl	8000550 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e058      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012ea:	4b22      	ldr	r3, [pc, #136]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d0f0      	beq.n	80012d8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012f6:	e050      	b.n	800139a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e04f      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d148      	bne.n	800139a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001308:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a19      	ldr	r2, [pc, #100]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 800130e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001312:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001314:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	4a16      	ldr	r2, [pc, #88]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 800131a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800131e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001320:	f7ff f916 	bl	8000550 <HAL_GetTick>
 8001324:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001328:	f7ff f912 	bl	8000550 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b02      	cmp	r3, #2
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e030      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800133a:	4b0e      	ldr	r3, [pc, #56]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0f0      	beq.n	8001328 <HAL_RCC_OscConfig+0x734>
 8001346:	e028      	b.n	800139a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	2b0c      	cmp	r3, #12
 800134c:	d023      	beq.n	8001396 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800134e:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a08      	ldr	r2, [pc, #32]	@ (8001374 <HAL_RCC_OscConfig+0x780>)
 8001354:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001358:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800135a:	f7ff f8f9 	bl	8000550 <HAL_GetTick>
 800135e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001360:	e00c      	b.n	800137c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001362:	f7ff f8f5 	bl	8000550 <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	2b02      	cmp	r3, #2
 800136e:	d905      	bls.n	800137c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001370:	2303      	movs	r3, #3
 8001372:	e013      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
 8001374:	40021000 	.word	0x40021000
 8001378:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800137c:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <HAL_RCC_OscConfig+0x7b0>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d1ec      	bne.n	8001362 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <HAL_RCC_OscConfig+0x7b0>)
 800138a:	68da      	ldr	r2, [r3, #12]
 800138c:	4905      	ldr	r1, [pc, #20]	@ (80013a4 <HAL_RCC_OscConfig+0x7b0>)
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <HAL_RCC_OscConfig+0x7b4>)
 8001390:	4013      	ands	r3, r2
 8001392:	60cb      	str	r3, [r1, #12]
 8001394:	e001      	b.n	800139a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	3720      	adds	r7, #32
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40021000 	.word	0x40021000
 80013a8:	feeefffc 	.word	0xfeeefffc

080013ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e0e7      	b.n	8001590 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013c0:	4b75      	ldr	r3, [pc, #468]	@ (8001598 <HAL_RCC_ClockConfig+0x1ec>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0307 	and.w	r3, r3, #7
 80013c8:	683a      	ldr	r2, [r7, #0]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d910      	bls.n	80013f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ce:	4b72      	ldr	r3, [pc, #456]	@ (8001598 <HAL_RCC_ClockConfig+0x1ec>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f023 0207 	bic.w	r2, r3, #7
 80013d6:	4970      	ldr	r1, [pc, #448]	@ (8001598 <HAL_RCC_ClockConfig+0x1ec>)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	4313      	orrs	r3, r2
 80013dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013de:	4b6e      	ldr	r3, [pc, #440]	@ (8001598 <HAL_RCC_ClockConfig+0x1ec>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0307 	and.w	r3, r3, #7
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d001      	beq.n	80013f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e0cf      	b.n	8001590 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d010      	beq.n	800141e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	689a      	ldr	r2, [r3, #8]
 8001400:	4b66      	ldr	r3, [pc, #408]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001408:	429a      	cmp	r2, r3
 800140a:	d908      	bls.n	800141e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800140c:	4b63      	ldr	r3, [pc, #396]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	4960      	ldr	r1, [pc, #384]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 800141a:	4313      	orrs	r3, r2
 800141c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	2b00      	cmp	r3, #0
 8001428:	d04c      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b03      	cmp	r3, #3
 8001430:	d107      	bne.n	8001442 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001432:	4b5a      	ldr	r3, [pc, #360]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d121      	bne.n	8001482 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e0a6      	b.n	8001590 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d107      	bne.n	800145a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800144a:	4b54      	ldr	r3, [pc, #336]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d115      	bne.n	8001482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e09a      	b.n	8001590 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d107      	bne.n	8001472 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001462:	4b4e      	ldr	r3, [pc, #312]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d109      	bne.n	8001482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e08e      	b.n	8001590 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001472:	4b4a      	ldr	r3, [pc, #296]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800147a:	2b00      	cmp	r3, #0
 800147c:	d101      	bne.n	8001482 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e086      	b.n	8001590 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001482:	4b46      	ldr	r3, [pc, #280]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f023 0203 	bic.w	r2, r3, #3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	4943      	ldr	r1, [pc, #268]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 8001490:	4313      	orrs	r3, r2
 8001492:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001494:	f7ff f85c 	bl	8000550 <HAL_GetTick>
 8001498:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800149a:	e00a      	b.n	80014b2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800149c:	f7ff f858 	bl	8000550 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d901      	bls.n	80014b2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80014ae:	2303      	movs	r3, #3
 80014b0:	e06e      	b.n	8001590 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014b2:	4b3a      	ldr	r3, [pc, #232]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f003 020c 	and.w	r2, r3, #12
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d1eb      	bne.n	800149c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d010      	beq.n	80014f2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689a      	ldr	r2, [r3, #8]
 80014d4:	4b31      	ldr	r3, [pc, #196]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014dc:	429a      	cmp	r2, r3
 80014de:	d208      	bcs.n	80014f2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014e0:	4b2e      	ldr	r3, [pc, #184]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	492b      	ldr	r1, [pc, #172]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 80014ee:	4313      	orrs	r3, r2
 80014f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014f2:	4b29      	ldr	r3, [pc, #164]	@ (8001598 <HAL_RCC_ClockConfig+0x1ec>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	683a      	ldr	r2, [r7, #0]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d210      	bcs.n	8001522 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001500:	4b25      	ldr	r3, [pc, #148]	@ (8001598 <HAL_RCC_ClockConfig+0x1ec>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f023 0207 	bic.w	r2, r3, #7
 8001508:	4923      	ldr	r1, [pc, #140]	@ (8001598 <HAL_RCC_ClockConfig+0x1ec>)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	4313      	orrs	r3, r2
 800150e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001510:	4b21      	ldr	r3, [pc, #132]	@ (8001598 <HAL_RCC_ClockConfig+0x1ec>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0307 	and.w	r3, r3, #7
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	429a      	cmp	r2, r3
 800151c:	d001      	beq.n	8001522 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e036      	b.n	8001590 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	2b00      	cmp	r3, #0
 800152c:	d008      	beq.n	8001540 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800152e:	4b1b      	ldr	r3, [pc, #108]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	4918      	ldr	r1, [pc, #96]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 800153c:	4313      	orrs	r3, r2
 800153e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0308 	and.w	r3, r3, #8
 8001548:	2b00      	cmp	r3, #0
 800154a:	d009      	beq.n	8001560 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800154c:	4b13      	ldr	r3, [pc, #76]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	691b      	ldr	r3, [r3, #16]
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	4910      	ldr	r1, [pc, #64]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 800155c:	4313      	orrs	r3, r2
 800155e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001560:	f000 f824 	bl	80015ac <HAL_RCC_GetSysClockFreq>
 8001564:	4602      	mov	r2, r0
 8001566:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <HAL_RCC_ClockConfig+0x1f0>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	091b      	lsrs	r3, r3, #4
 800156c:	f003 030f 	and.w	r3, r3, #15
 8001570:	490b      	ldr	r1, [pc, #44]	@ (80015a0 <HAL_RCC_ClockConfig+0x1f4>)
 8001572:	5ccb      	ldrb	r3, [r1, r3]
 8001574:	f003 031f 	and.w	r3, r3, #31
 8001578:	fa22 f303 	lsr.w	r3, r2, r3
 800157c:	4a09      	ldr	r2, [pc, #36]	@ (80015a4 <HAL_RCC_ClockConfig+0x1f8>)
 800157e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001580:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <HAL_RCC_ClockConfig+0x1fc>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f7fe ff93 	bl	80004b0 <HAL_InitTick>
 800158a:	4603      	mov	r3, r0
 800158c:	72fb      	strb	r3, [r7, #11]

  return status;
 800158e:	7afb      	ldrb	r3, [r7, #11]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3710      	adds	r7, #16
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40022000 	.word	0x40022000
 800159c:	40021000 	.word	0x40021000
 80015a0:	080021dc 	.word	0x080021dc
 80015a4:	20000010 	.word	0x20000010
 80015a8:	20000014 	.word	0x20000014

080015ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b089      	sub	sp, #36	@ 0x24
 80015b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]
 80015b6:	2300      	movs	r3, #0
 80015b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ba:	4b3e      	ldr	r3, [pc, #248]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015c4:	4b3b      	ldr	r3, [pc, #236]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d005      	beq.n	80015e0 <HAL_RCC_GetSysClockFreq+0x34>
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	2b0c      	cmp	r3, #12
 80015d8:	d121      	bne.n	800161e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d11e      	bne.n	800161e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80015e0:	4b34      	ldr	r3, [pc, #208]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0308 	and.w	r3, r3, #8
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d107      	bne.n	80015fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80015ec:	4b31      	ldr	r3, [pc, #196]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80015ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015f2:	0a1b      	lsrs	r3, r3, #8
 80015f4:	f003 030f 	and.w	r3, r3, #15
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	e005      	b.n	8001608 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80015fc:	4b2d      	ldr	r3, [pc, #180]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	091b      	lsrs	r3, r3, #4
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001608:	4a2b      	ldr	r2, [pc, #172]	@ (80016b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001610:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d10d      	bne.n	8001634 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800161c:	e00a      	b.n	8001634 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	2b04      	cmp	r3, #4
 8001622:	d102      	bne.n	800162a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001624:	4b25      	ldr	r3, [pc, #148]	@ (80016bc <HAL_RCC_GetSysClockFreq+0x110>)
 8001626:	61bb      	str	r3, [r7, #24]
 8001628:	e004      	b.n	8001634 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	2b08      	cmp	r3, #8
 800162e:	d101      	bne.n	8001634 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001630:	4b23      	ldr	r3, [pc, #140]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001632:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	2b0c      	cmp	r3, #12
 8001638:	d134      	bne.n	80016a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800163a:	4b1e      	ldr	r3, [pc, #120]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	f003 0303 	and.w	r3, r3, #3
 8001642:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	2b02      	cmp	r3, #2
 8001648:	d003      	beq.n	8001652 <HAL_RCC_GetSysClockFreq+0xa6>
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	2b03      	cmp	r3, #3
 800164e:	d003      	beq.n	8001658 <HAL_RCC_GetSysClockFreq+0xac>
 8001650:	e005      	b.n	800165e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001652:	4b1a      	ldr	r3, [pc, #104]	@ (80016bc <HAL_RCC_GetSysClockFreq+0x110>)
 8001654:	617b      	str	r3, [r7, #20]
      break;
 8001656:	e005      	b.n	8001664 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001658:	4b19      	ldr	r3, [pc, #100]	@ (80016c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800165a:	617b      	str	r3, [r7, #20]
      break;
 800165c:	e002      	b.n	8001664 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	617b      	str	r3, [r7, #20]
      break;
 8001662:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001664:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	091b      	lsrs	r3, r3, #4
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	3301      	adds	r3, #1
 8001670:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001672:	4b10      	ldr	r3, [pc, #64]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	0a1b      	lsrs	r3, r3, #8
 8001678:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800167c:	697a      	ldr	r2, [r7, #20]
 800167e:	fb03 f202 	mul.w	r2, r3, r2
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	fbb2 f3f3 	udiv	r3, r2, r3
 8001688:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800168a:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	0e5b      	lsrs	r3, r3, #25
 8001690:	f003 0303 	and.w	r3, r3, #3
 8001694:	3301      	adds	r3, #1
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80016a4:	69bb      	ldr	r3, [r7, #24]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3724      	adds	r7, #36	@ 0x24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	080021ec 	.word	0x080021ec
 80016bc:	00f42400 	.word	0x00f42400
 80016c0:	007a1200 	.word	0x007a1200

080016c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80016cc:	2300      	movs	r3, #0
 80016ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80016d0:	4b2a      	ldr	r3, [pc, #168]	@ (800177c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d003      	beq.n	80016e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80016dc:	f7ff fa7c 	bl	8000bd8 <HAL_PWREx_GetVoltageRange>
 80016e0:	6178      	str	r0, [r7, #20]
 80016e2:	e014      	b.n	800170e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80016e4:	4b25      	ldr	r3, [pc, #148]	@ (800177c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e8:	4a24      	ldr	r2, [pc, #144]	@ (800177c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80016f0:	4b22      	ldr	r3, [pc, #136]	@ (800177c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80016fc:	f7ff fa6c 	bl	8000bd8 <HAL_PWREx_GetVoltageRange>
 8001700:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001702:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001706:	4a1d      	ldr	r2, [pc, #116]	@ (800177c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001708:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800170c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001714:	d10b      	bne.n	800172e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b80      	cmp	r3, #128	@ 0x80
 800171a:	d919      	bls.n	8001750 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001720:	d902      	bls.n	8001728 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001722:	2302      	movs	r3, #2
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	e013      	b.n	8001750 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001728:	2301      	movs	r3, #1
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	e010      	b.n	8001750 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2b80      	cmp	r3, #128	@ 0x80
 8001732:	d902      	bls.n	800173a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001734:	2303      	movs	r3, #3
 8001736:	613b      	str	r3, [r7, #16]
 8001738:	e00a      	b.n	8001750 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b80      	cmp	r3, #128	@ 0x80
 800173e:	d102      	bne.n	8001746 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001740:	2302      	movs	r3, #2
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	e004      	b.n	8001750 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2b70      	cmp	r3, #112	@ 0x70
 800174a:	d101      	bne.n	8001750 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800174c:	2301      	movs	r3, #1
 800174e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f023 0207 	bic.w	r2, r3, #7
 8001758:	4909      	ldr	r1, [pc, #36]	@ (8001780 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	4313      	orrs	r3, r2
 800175e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001760:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	429a      	cmp	r2, r3
 800176c:	d001      	beq.n	8001772 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e000      	b.n	8001774 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40021000 	.word	0x40021000
 8001780:	40022000 	.word	0x40022000

08001784 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b088      	sub	sp, #32
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	099b      	lsrs	r3, r3, #6
 80017a0:	f003 0301 	and.w	r3, r3, #1
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d10f      	bne.n	80017c8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d00a      	beq.n	80017c8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	099b      	lsrs	r3, r3, #6
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d004      	beq.n	80017c8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	4798      	blx	r3
    return;
 80017c6:	e0d7      	b.n	8001978 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	085b      	lsrs	r3, r3, #1
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d00a      	beq.n	80017ea <HAL_SPI_IRQHandler+0x66>
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	09db      	lsrs	r3, r3, #7
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d004      	beq.n	80017ea <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	4798      	blx	r3
    return;
 80017e8:	e0c6      	b.n	8001978 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	095b      	lsrs	r3, r3, #5
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10c      	bne.n	8001810 <HAL_SPI_IRQHandler+0x8c>
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	099b      	lsrs	r3, r3, #6
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d106      	bne.n	8001810 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	0a1b      	lsrs	r3, r3, #8
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	2b00      	cmp	r3, #0
 800180c:	f000 80b4 	beq.w	8001978 <HAL_SPI_IRQHandler+0x1f4>
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	095b      	lsrs	r3, r3, #5
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	2b00      	cmp	r3, #0
 800181a:	f000 80ad 	beq.w	8001978 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	099b      	lsrs	r3, r3, #6
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	2b00      	cmp	r3, #0
 8001828:	d023      	beq.n	8001872 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b03      	cmp	r3, #3
 8001834:	d011      	beq.n	800185a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800183a:	f043 0204 	orr.w	r2, r3, #4
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001842:	2300      	movs	r3, #0
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	617b      	str	r3, [r7, #20]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	617b      	str	r3, [r7, #20]
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	e00b      	b.n	8001872 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	693b      	ldr	r3, [r7, #16]
        return;
 8001870:	e082      	b.n	8001978 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	095b      	lsrs	r3, r3, #5
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b00      	cmp	r3, #0
 800187c:	d014      	beq.n	80018a8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001882:	f043 0201 	orr.w	r2, r3, #1
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	0a1b      	lsrs	r3, r3, #8
 80018ac:	f003 0301 	and.w	r3, r3, #1
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d00c      	beq.n	80018ce <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b8:	f043 0208 	orr.w	r2, r3, #8
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80018c0:	2300      	movs	r3, #0
 80018c2:	60bb      	str	r3, [r7, #8]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d04f      	beq.n	8001976 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80018e4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2201      	movs	r2, #1
 80018ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d104      	bne.n	8001902 <HAL_SPI_IRQHandler+0x17e>
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d034      	beq.n	800196c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f022 0203 	bic.w	r2, r2, #3
 8001910:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001916:	2b00      	cmp	r3, #0
 8001918:	d011      	beq.n	800193e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191e:	4a18      	ldr	r2, [pc, #96]	@ (8001980 <HAL_SPI_IRQHandler+0x1fc>)
 8001920:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff f83d 	bl	80009a6 <HAL_DMA_Abort_IT>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d005      	beq.n	800193e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001936:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001942:	2b00      	cmp	r3, #0
 8001944:	d016      	beq.n	8001974 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800194a:	4a0d      	ldr	r2, [pc, #52]	@ (8001980 <HAL_SPI_IRQHandler+0x1fc>)
 800194c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff f827 	bl	80009a6 <HAL_DMA_Abort_IT>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d00a      	beq.n	8001974 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001962:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800196a:	e003      	b.n	8001974 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f000 f809 	bl	8001984 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8001972:	e000      	b.n	8001976 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8001974:	bf00      	nop
    return;
 8001976:	bf00      	nop
  }
}
 8001978:	3720      	adds	r7, #32
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	08001999 	.word	0x08001999

08001984 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2200      	movs	r2, #0
 80019b2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80019b4:	68f8      	ldr	r0, [r7, #12]
 80019b6:	f7ff ffe5 	bl	8001984 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b0ba      	sub	sp, #232	@ 0xe8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80019ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80019ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 80019f2:	4013      	ands	r3, r2
 80019f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80019f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d115      	bne.n	8001a2c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a04:	f003 0320 	and.w	r3, r3, #32
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d00f      	beq.n	8001a2c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a10:	f003 0320 	and.w	r3, r3, #32
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d009      	beq.n	8001a2c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 82ca 	beq.w	8001fb6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	4798      	blx	r3
      }
      return;
 8001a2a:	e2c4      	b.n	8001fb6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8001a2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 8117 	beq.w	8001c64 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001a36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d106      	bne.n	8001a50 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001a42:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001a46:	4b85      	ldr	r3, [pc, #532]	@ (8001c5c <HAL_UART_IRQHandler+0x298>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f000 810a 	beq.w	8001c64 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a54:	f003 0301 	and.w	r3, r3, #1
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d011      	beq.n	8001a80 <HAL_UART_IRQHandler+0xbc>
 8001a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d00b      	beq.n	8001a80 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a76:	f043 0201 	orr.w	r2, r3, #1
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d011      	beq.n	8001ab0 <HAL_UART_IRQHandler+0xec>
 8001a8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d00b      	beq.n	8001ab0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001aa6:	f043 0204 	orr.w	r2, r3, #4
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d011      	beq.n	8001ae0 <HAL_UART_IRQHandler+0x11c>
 8001abc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d00b      	beq.n	8001ae0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2204      	movs	r2, #4
 8001ace:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ad6:	f043 0202 	orr.w	r2, r3, #2
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ae4:	f003 0308 	and.w	r3, r3, #8
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d017      	beq.n	8001b1c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001af0:	f003 0320 	and.w	r3, r3, #32
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d105      	bne.n	8001b04 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001af8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001afc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00b      	beq.n	8001b1c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2208      	movs	r2, #8
 8001b0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b12:	f043 0208 	orr.w	r2, r3, #8
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001b1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001b20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d012      	beq.n	8001b4e <HAL_UART_IRQHandler+0x18a>
 8001b28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001b2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d00c      	beq.n	8001b4e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b44:	f043 0220 	orr.w	r2, r3, #32
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 8230 	beq.w	8001fba <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001b5e:	f003 0320 	and.w	r3, r3, #32
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d00d      	beq.n	8001b82 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001b66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001b6a:	f003 0320 	and.w	r3, r3, #32
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d007      	beq.n	8001b82 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d003      	beq.n	8001b82 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b88:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b96:	2b40      	cmp	r3, #64	@ 0x40
 8001b98:	d005      	beq.n	8001ba6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001b9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001b9e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d04f      	beq.n	8001c46 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 fa32 	bl	8002010 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bb6:	2b40      	cmp	r3, #64	@ 0x40
 8001bb8:	d141      	bne.n	8001c3e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3308      	adds	r3, #8
 8001bc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001bc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bc8:	e853 3f00 	ldrex	r3, [r3]
 8001bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001bd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001bd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	3308      	adds	r3, #8
 8001be2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001be6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001bea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001bf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001bf6:	e841 2300 	strex	r3, r2, [r1]
 8001bfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001bfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1d9      	bne.n	8001bba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d013      	beq.n	8001c36 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c12:	4a13      	ldr	r2, [pc, #76]	@ (8001c60 <HAL_UART_IRQHandler+0x29c>)
 8001c14:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe fec3 	bl	80009a6 <HAL_DMA_Abort_IT>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d017      	beq.n	8001c56 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c30:	4610      	mov	r0, r2
 8001c32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c34:	e00f      	b.n	8001c56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f9d4 	bl	8001fe4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c3c:	e00b      	b.n	8001c56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f9d0 	bl	8001fe4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c44:	e007      	b.n	8001c56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 f9cc 	bl	8001fe4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8001c54:	e1b1      	b.n	8001fba <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c56:	bf00      	nop
    return;
 8001c58:	e1af      	b.n	8001fba <HAL_UART_IRQHandler+0x5f6>
 8001c5a:	bf00      	nop
 8001c5c:	04000120 	.word	0x04000120
 8001c60:	080020d9 	.word	0x080020d9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	f040 816a 	bne.w	8001f42 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001c72:	f003 0310 	and.w	r3, r3, #16
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 8163 	beq.w	8001f42 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001c80:	f003 0310 	and.w	r3, r3, #16
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	f000 815c 	beq.w	8001f42 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2210      	movs	r2, #16
 8001c90:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c9c:	2b40      	cmp	r3, #64	@ 0x40
 8001c9e:	f040 80d4 	bne.w	8001e4a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001cae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 80ad 	beq.w	8001e12 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001cbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	f080 80a5 	bcs.w	8001e12 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001cce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0320 	and.w	r3, r3, #32
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f040 8086 	bne.w	8001df0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001cf0:	e853 3f00 	ldrex	r3, [r3]
 8001cf4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001cf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001cfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d12:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d16:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001d1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001d1e:	e841 2300 	strex	r3, r2, [r1]
 8001d22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001d26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1da      	bne.n	8001ce4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	3308      	adds	r3, #8
 8001d34:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d38:	e853 3f00 	ldrex	r3, [r3]
 8001d3c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001d3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001d40:	f023 0301 	bic.w	r3, r3, #1
 8001d44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	3308      	adds	r3, #8
 8001d4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001d52:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001d56:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d58:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001d5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001d5e:	e841 2300 	strex	r3, r2, [r1]
 8001d62:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8001d64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1e1      	bne.n	8001d2e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	3308      	adds	r3, #8
 8001d70:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d74:	e853 3f00 	ldrex	r3, [r3]
 8001d78:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8001d7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	3308      	adds	r3, #8
 8001d8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001d8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001d90:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d92:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8001d94:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001d96:	e841 2300 	strex	r3, r2, [r1]
 8001d9a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8001d9c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1e3      	bne.n	8001d6a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2220      	movs	r2, #32
 8001da6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001db6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001db8:	e853 3f00 	ldrex	r3, [r3]
 8001dbc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8001dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dc0:	f023 0310 	bic.w	r3, r3, #16
 8001dc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001dd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001dd4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dd6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001dd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001dda:	e841 2300 	strex	r3, r2, [r1]
 8001dde:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8001de0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1e4      	bne.n	8001db0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fd9d 	bl	800092a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2202      	movs	r2, #2
 8001df4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	4619      	mov	r1, r3
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f000 f8f4 	bl	8001ff8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8001e10:	e0d5      	b.n	8001fbe <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001e18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	f040 80ce 	bne.w	8001fbe <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0320 	and.w	r3, r3, #32
 8001e2e:	2b20      	cmp	r3, #32
 8001e30:	f040 80c5 	bne.w	8001fbe <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2202      	movs	r2, #2
 8001e38:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8001e40:	4619      	mov	r1, r3
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f8d8 	bl	8001ff8 <HAL_UARTEx_RxEventCallback>
      return;
 8001e48:	e0b9      	b.n	8001fbe <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f000 80ab 	beq.w	8001fc2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8001e6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	f000 80a6 	beq.w	8001fc2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e7e:	e853 3f00 	ldrex	r3, [r3]
 8001e82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001e8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	461a      	mov	r2, r3
 8001e94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001e98:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001e9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ea0:	e841 2300 	strex	r3, r2, [r1]
 8001ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d1e4      	bne.n	8001e76 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	3308      	adds	r3, #8
 8001eb2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb6:	e853 3f00 	ldrex	r3, [r3]
 8001eba:	623b      	str	r3, [r7, #32]
   return(result);
 8001ebc:	6a3b      	ldr	r3, [r7, #32]
 8001ebe:	f023 0301 	bic.w	r3, r3, #1
 8001ec2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	3308      	adds	r3, #8
 8001ecc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001ed0:	633a      	str	r2, [r7, #48]	@ 0x30
 8001ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ed4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ed6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ed8:	e841 2300 	strex	r3, r2, [r1]
 8001edc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8001ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1e3      	bne.n	8001eac <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	e853 3f00 	ldrex	r3, [r3]
 8001f04:	60fb      	str	r3, [r7, #12]
   return(result);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f023 0310 	bic.w	r3, r3, #16
 8001f0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	461a      	mov	r2, r3
 8001f16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f1a:	61fb      	str	r3, [r7, #28]
 8001f1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f1e:	69b9      	ldr	r1, [r7, #24]
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	e841 2300 	strex	r3, r2, [r1]
 8001f26:	617b      	str	r3, [r7, #20]
   return(result);
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1e4      	bne.n	8001ef8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2202      	movs	r2, #2
 8001f32:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001f34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001f38:	4619      	mov	r1, r3
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 f85c 	bl	8001ff8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8001f40:	e03f      	b.n	8001fc2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00e      	beq.n	8001f6c <HAL_UART_IRQHandler+0x5a8>
 8001f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001f52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d008      	beq.n	8001f6c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001f62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f8f7 	bl	8002158 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8001f6a:	e02d      	b.n	8001fc8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d00e      	beq.n	8001f96 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d008      	beq.n	8001f96 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d01c      	beq.n	8001fc6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	4798      	blx	r3
    }
    return;
 8001f94:	e017      	b.n	8001fc6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d012      	beq.n	8001fc8 <HAL_UART_IRQHandler+0x604>
 8001fa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00c      	beq.n	8001fc8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f8a8 	bl	8002104 <UART_EndTransmit_IT>
    return;
 8001fb4:	e008      	b.n	8001fc8 <HAL_UART_IRQHandler+0x604>
      return;
 8001fb6:	bf00      	nop
 8001fb8:	e006      	b.n	8001fc8 <HAL_UART_IRQHandler+0x604>
    return;
 8001fba:	bf00      	nop
 8001fbc:	e004      	b.n	8001fc8 <HAL_UART_IRQHandler+0x604>
      return;
 8001fbe:	bf00      	nop
 8001fc0:	e002      	b.n	8001fc8 <HAL_UART_IRQHandler+0x604>
      return;
 8001fc2:	bf00      	nop
 8001fc4:	e000      	b.n	8001fc8 <HAL_UART_IRQHandler+0x604>
    return;
 8001fc6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8001fc8:	37e8      	adds	r7, #232	@ 0xe8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop

08001fd0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	460b      	mov	r3, r1
 8002002:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002010:	b480      	push	{r7}
 8002012:	b095      	sub	sp, #84	@ 0x54
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800201e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002020:	e853 3f00 	ldrex	r3, [r3]
 8002024:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002028:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800202c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002036:	643b      	str	r3, [r7, #64]	@ 0x40
 8002038:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800203a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800203c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800203e:	e841 2300 	strex	r3, r2, [r1]
 8002042:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1e6      	bne.n	8002018 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	3308      	adds	r3, #8
 8002050:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002052:	6a3b      	ldr	r3, [r7, #32]
 8002054:	e853 3f00 	ldrex	r3, [r3]
 8002058:	61fb      	str	r3, [r7, #28]
   return(result);
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	f023 0301 	bic.w	r3, r3, #1
 8002060:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	3308      	adds	r3, #8
 8002068:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800206a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800206c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800206e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002070:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002072:	e841 2300 	strex	r3, r2, [r1]
 8002076:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1e5      	bne.n	800204a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002082:	2b01      	cmp	r3, #1
 8002084:	d118      	bne.n	80020b8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	e853 3f00 	ldrex	r3, [r3]
 8002092:	60bb      	str	r3, [r7, #8]
   return(result);
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	f023 0310 	bic.w	r3, r3, #16
 800209a:	647b      	str	r3, [r7, #68]	@ 0x44
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020a4:	61bb      	str	r3, [r7, #24]
 80020a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020a8:	6979      	ldr	r1, [r7, #20]
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	e841 2300 	strex	r3, r2, [r1]
 80020b0:	613b      	str	r3, [r7, #16]
   return(result);
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1e6      	bne.n	8002086 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2220      	movs	r2, #32
 80020bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80020cc:	bf00      	nop
 80020ce:	3754      	adds	r7, #84	@ 0x54
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80020f6:	68f8      	ldr	r0, [r7, #12]
 80020f8:	f7ff ff74 	bl	8001fe4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80020fc:	bf00      	nop
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b088      	sub	sp, #32
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	e853 3f00 	ldrex	r3, [r3]
 8002118:	60bb      	str	r3, [r7, #8]
   return(result);
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002120:	61fb      	str	r3, [r7, #28]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	461a      	mov	r2, r3
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	61bb      	str	r3, [r7, #24]
 800212c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800212e:	6979      	ldr	r1, [r7, #20]
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	e841 2300 	strex	r3, r2, [r1]
 8002136:	613b      	str	r3, [r7, #16]
   return(result);
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1e6      	bne.n	800210c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2220      	movs	r2, #32
 8002142:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7ff ff40 	bl	8001fd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002150:	bf00      	nop
 8002152:	3720      	adds	r7, #32
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <memset>:
 800216c:	4402      	add	r2, r0
 800216e:	4603      	mov	r3, r0
 8002170:	4293      	cmp	r3, r2
 8002172:	d100      	bne.n	8002176 <memset+0xa>
 8002174:	4770      	bx	lr
 8002176:	f803 1b01 	strb.w	r1, [r3], #1
 800217a:	e7f9      	b.n	8002170 <memset+0x4>

0800217c <__libc_init_array>:
 800217c:	b570      	push	{r4, r5, r6, lr}
 800217e:	4d0d      	ldr	r5, [pc, #52]	@ (80021b4 <__libc_init_array+0x38>)
 8002180:	4c0d      	ldr	r4, [pc, #52]	@ (80021b8 <__libc_init_array+0x3c>)
 8002182:	1b64      	subs	r4, r4, r5
 8002184:	10a4      	asrs	r4, r4, #2
 8002186:	2600      	movs	r6, #0
 8002188:	42a6      	cmp	r6, r4
 800218a:	d109      	bne.n	80021a0 <__libc_init_array+0x24>
 800218c:	4d0b      	ldr	r5, [pc, #44]	@ (80021bc <__libc_init_array+0x40>)
 800218e:	4c0c      	ldr	r4, [pc, #48]	@ (80021c0 <__libc_init_array+0x44>)
 8002190:	f000 f818 	bl	80021c4 <_init>
 8002194:	1b64      	subs	r4, r4, r5
 8002196:	10a4      	asrs	r4, r4, #2
 8002198:	2600      	movs	r6, #0
 800219a:	42a6      	cmp	r6, r4
 800219c:	d105      	bne.n	80021aa <__libc_init_array+0x2e>
 800219e:	bd70      	pop	{r4, r5, r6, pc}
 80021a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80021a4:	4798      	blx	r3
 80021a6:	3601      	adds	r6, #1
 80021a8:	e7ee      	b.n	8002188 <__libc_init_array+0xc>
 80021aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80021ae:	4798      	blx	r3
 80021b0:	3601      	adds	r6, #1
 80021b2:	e7f2      	b.n	800219a <__libc_init_array+0x1e>
 80021b4:	08002224 	.word	0x08002224
 80021b8:	08002224 	.word	0x08002224
 80021bc:	08002224 	.word	0x08002224
 80021c0:	08002228 	.word	0x08002228

080021c4 <_init>:
 80021c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021c6:	bf00      	nop
 80021c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021ca:	bc08      	pop	{r3}
 80021cc:	469e      	mov	lr, r3
 80021ce:	4770      	bx	lr

080021d0 <_fini>:
 80021d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021d2:	bf00      	nop
 80021d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021d6:	bc08      	pop	{r3}
 80021d8:	469e      	mov	lr, r3
 80021da:	4770      	bx	lr
