

================================================================
== Vitis HLS Report for 'matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9'
================================================================
* Date:           Mon Sep 15 23:20:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matmul_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_64_8_VITIS_LOOP_65_9  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_hls.cpp:65]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_hls.cpp:64]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 0, i1 %stream_out_V_last_V, i1 0, i1 0, void @empty_6"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i4 %stream_out_V_strb_V, i4 %stream_out_V_keep_V, i32 %stream_out_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten20"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 0, i8 %i" [../matmul_hls.cpp:64]   --->   Operation 28 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln65 = store i8 0, i8 %j" [../matmul_hls.cpp:65]   --->   Operation 29 'store' 'store_ln65' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body78"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i15 %indvar_flatten20" [../matmul_hls.cpp:64]   --->   Operation 31 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.94ns)   --->   "%icmp_ln64 = icmp_eq  i15 %indvar_flatten20_load, i15 16384" [../matmul_hls.cpp:64]   --->   Operation 32 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.94ns)   --->   "%add_ln64_1 = add i15 %indvar_flatten20_load, i15 1" [../matmul_hls.cpp:64]   --->   Operation 33 'add' 'add_ln64_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc93, void %for.end95.exitStub" [../matmul_hls.cpp:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln64 = store i15 %add_ln64_1, i15 %indvar_flatten20" [../matmul_hls.cpp:64]   --->   Operation 35 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [../matmul_hls.cpp:65]   --->   Operation 36 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [../matmul_hls.cpp:64]   --->   Operation 37 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln64 = add i8 %i_load, i8 1" [../matmul_hls.cpp:64]   --->   Operation 38 'add' 'add_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln65 = icmp_eq  i8 %j_load, i8 128" [../matmul_hls.cpp:65]   --->   Operation 39 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.24ns)   --->   "%select_ln64 = select i1 %icmp_ln65, i8 0, i8 %j_load" [../matmul_hls.cpp:64]   --->   Operation 40 'select' 'select_ln64' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.24ns)   --->   "%select_ln64_1 = select i1 %icmp_ln65, i8 %add_ln64, i8 %i_load" [../matmul_hls.cpp:64]   --->   Operation 41 'select' 'select_ln64_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i8 %select_ln64_1" [../matmul_hls.cpp:64]   --->   Operation 42 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.91ns)   --->   "%cmp86 = icmp_eq  i8 %select_ln64_1, i8 127" [../matmul_hls.cpp:64]   --->   Operation 43 'icmp' 'cmp86' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i8 %select_ln64" [../matmul_hls.cpp:65]   --->   Operation 44 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty, i3 %trunc_ln65" [../matmul_hls.cpp:68]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i10 %tmp_s" [../matmul_hls.cpp:68]   --->   Operation 46 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 47 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 48 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i32 %C_2, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 49 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 50 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i32 %C_4, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 51 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i32 %C_5, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 52 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i32 %C_6, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 53 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i32 %C_7, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 54 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i32 %C_8, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 55 'getelementptr' 'C_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i32 %C_9, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 56 'getelementptr' 'C_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i32 %C_10, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 57 'getelementptr' 'C_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i32 %C_11, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 58 'getelementptr' 'C_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i32 %C_12, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 59 'getelementptr' 'C_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i32 %C_13, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 60 'getelementptr' 'C_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i32 %C_14, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 61 'getelementptr' 'C_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i32 %C_15, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 62 'getelementptr' 'C_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln64, i32 3, i32 6" [../matmul_hls.cpp:65]   --->   Operation 63 'partselect' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%C_load = load i10 %C_addr" [../matmul_hls.cpp:68]   --->   Operation 64 'load' 'C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%C_1_load = load i10 %C_1_addr" [../matmul_hls.cpp:68]   --->   Operation 65 'load' 'C_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%C_2_load = load i10 %C_2_addr" [../matmul_hls.cpp:68]   --->   Operation 66 'load' 'C_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%C_3_load = load i10 %C_3_addr" [../matmul_hls.cpp:68]   --->   Operation 67 'load' 'C_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%C_4_load = load i10 %C_4_addr" [../matmul_hls.cpp:68]   --->   Operation 68 'load' 'C_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%C_5_load = load i10 %C_5_addr" [../matmul_hls.cpp:68]   --->   Operation 69 'load' 'C_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%C_6_load = load i10 %C_6_addr" [../matmul_hls.cpp:68]   --->   Operation 70 'load' 'C_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%C_7_load = load i10 %C_7_addr" [../matmul_hls.cpp:68]   --->   Operation 71 'load' 'C_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%C_8_load = load i10 %C_8_addr" [../matmul_hls.cpp:68]   --->   Operation 72 'load' 'C_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%C_9_load = load i10 %C_9_addr" [../matmul_hls.cpp:68]   --->   Operation 73 'load' 'C_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%C_10_load = load i10 %C_10_addr" [../matmul_hls.cpp:68]   --->   Operation 74 'load' 'C_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%C_11_load = load i10 %C_11_addr" [../matmul_hls.cpp:68]   --->   Operation 75 'load' 'C_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%C_12_load = load i10 %C_12_addr" [../matmul_hls.cpp:68]   --->   Operation 76 'load' 'C_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%C_13_load = load i10 %C_13_addr" [../matmul_hls.cpp:68]   --->   Operation 77 'load' 'C_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%C_14_load = load i10 %C_14_addr" [../matmul_hls.cpp:68]   --->   Operation 78 'load' 'C_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%C_15_load = load i10 %C_15_addr" [../matmul_hls.cpp:68]   --->   Operation 79 'load' 'C_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 80 [1/1] (1.91ns)   --->   "%icmp_ln69 = icmp_eq  i8 %select_ln64, i8 127" [../matmul_hls.cpp:69]   --->   Operation 80 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.97ns)   --->   "%temp_last = and i1 %cmp86, i1 %icmp_ln69" [../matmul_hls.cpp:69]   --->   Operation 81 'and' 'temp_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.91ns)   --->   "%add_ln65 = add i8 %select_ln64, i8 1" [../matmul_hls.cpp:65]   --->   Operation 82 'add' 'add_ln65' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 %select_ln64_1, i8 %i" [../matmul_hls.cpp:64]   --->   Operation 83 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln65 = store i8 %add_ln65, i8 %j" [../matmul_hls.cpp:65]   --->   Operation 84 'store' 'store_ln65' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 107 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_64_8_VITIS_LOOP_65_9_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [../matmul_hls.cpp:66]   --->   Operation 87 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%C_load = load i10 %C_addr" [../matmul_hls.cpp:68]   --->   Operation 88 'load' 'C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%C_1_load = load i10 %C_1_addr" [../matmul_hls.cpp:68]   --->   Operation 89 'load' 'C_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%C_2_load = load i10 %C_2_addr" [../matmul_hls.cpp:68]   --->   Operation 90 'load' 'C_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%C_3_load = load i10 %C_3_addr" [../matmul_hls.cpp:68]   --->   Operation 91 'load' 'C_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%C_4_load = load i10 %C_4_addr" [../matmul_hls.cpp:68]   --->   Operation 92 'load' 'C_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%C_5_load = load i10 %C_5_addr" [../matmul_hls.cpp:68]   --->   Operation 93 'load' 'C_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%C_6_load = load i10 %C_6_addr" [../matmul_hls.cpp:68]   --->   Operation 94 'load' 'C_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%C_7_load = load i10 %C_7_addr" [../matmul_hls.cpp:68]   --->   Operation 95 'load' 'C_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%C_8_load = load i10 %C_8_addr" [../matmul_hls.cpp:68]   --->   Operation 96 'load' 'C_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%C_9_load = load i10 %C_9_addr" [../matmul_hls.cpp:68]   --->   Operation 97 'load' 'C_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%C_10_load = load i10 %C_10_addr" [../matmul_hls.cpp:68]   --->   Operation 98 'load' 'C_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%C_11_load = load i10 %C_11_addr" [../matmul_hls.cpp:68]   --->   Operation 99 'load' 'C_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%C_12_load = load i10 %C_12_addr" [../matmul_hls.cpp:68]   --->   Operation 100 'load' 'C_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%C_13_load = load i10 %C_13_addr" [../matmul_hls.cpp:68]   --->   Operation 101 'load' 'C_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%C_14_load = load i10 %C_14_addr" [../matmul_hls.cpp:68]   --->   Operation 102 'load' 'C_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%C_15_load = load i10 %C_15_addr" [../matmul_hls.cpp:68]   --->   Operation 103 'load' 'C_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 104 [1/1] (2.06ns)   --->   "%temp_data = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %C_load, i4 1, i32 %C_1_load, i4 2, i32 %C_2_load, i4 3, i32 %C_3_load, i4 4, i32 %C_4_load, i4 5, i32 %C_5_load, i4 6, i32 %C_6_load, i4 7, i32 %C_7_load, i4 8, i32 %C_8_load, i4 9, i32 %C_9_load, i4 10, i32 %C_10_load, i4 11, i32 %C_11_load, i4 12, i32 %C_12_load, i4 13, i32 %C_13_load, i4 14, i32 %C_14_load, i4 15, i32 %C_15_load, i32 0, i4 %trunc_ln65_2" [../matmul_hls.cpp:68]   --->   Operation 104 'sparsemux' 'temp_data' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.29ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %temp_data, i4 15, i4 15, i1 %temp_last" [../matmul_hls.cpp:72]   --->   Operation 105 'write' 'write_ln72' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.body78" [../matmul_hls.cpp:65]   --->   Operation 106 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.120ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten20' [42]  (1.588 ns)
	'load' operation 15 bit ('indvar_flatten20_load', ../matmul_hls.cpp:64) on local variable 'indvar_flatten20' [47]  (0.000 ns)
	'add' operation 15 bit ('add_ln64_1', ../matmul_hls.cpp:64) [49]  (1.944 ns)
	'store' operation 0 bit ('store_ln64', ../matmul_hls.cpp:64) of variable 'add_ln64_1', ../matmul_hls.cpp:64 on local variable 'indvar_flatten20' [104]  (1.588 ns)

 <State 2>: 6.666ns
The critical path consists of the following:
	'load' operation 8 bit ('j_load', ../matmul_hls.cpp:65) on local variable 'j', ../matmul_hls.cpp:65 [52]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', ../matmul_hls.cpp:65) [57]  (1.915 ns)
	'select' operation 8 bit ('select_ln64', ../matmul_hls.cpp:64) [58]  (1.248 ns)
	'add' operation 8 bit ('add_ln65', ../matmul_hls.cpp:65) [103]  (1.915 ns)
	'store' operation 0 bit ('store_ln65', ../matmul_hls.cpp:65) of variable 'add_ln65', ../matmul_hls.cpp:65 on local variable 'j', ../matmul_hls.cpp:65 [106]  (1.588 ns)

 <State 3>: 6.608ns
The critical path consists of the following:
	'load' operation 32 bit ('C_load', ../matmul_hls.cpp:68) on array 'C' [83]  (3.254 ns)
	'sparsemux' operation 32 bit ('temp.data', ../matmul_hls.cpp:68) [99]  (2.064 ns)
	axis write operation ('write_ln72', ../matmul_hls.cpp:72) on port 'stream_out_V_data_V' (../matmul_hls.cpp:72) [102]  (1.290 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
