INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/Edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/GameMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/NRG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NRG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/Pixel_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pixel_address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/Slug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/SlugSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlugSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/Syncs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syncs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/count5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab3day100.xpr/lab3/lab3.srcs/sources_1/new/countUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/hexseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/imports/Downloads/lab5ok.xpr/lab5/lab5.srcs/sources_1/imports/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/realsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module realsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/trainsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traincall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.srcs/sources_1/new/topmod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sshrest5/Downloads/lab6phasesetup.xpr/lab6/lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
