

================================================================
== Vitis HLS Report for 'zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL'
================================================================
* Date:           Tue Dec 17 15:07:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.051 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ZCULLING_INIT_ROW_ZCULLING_INIT_COL  |    65536|    65536|         1|          1|          1|  65536|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      123|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       38|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       38|      168|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_92_p2        |         +|   0|  0|  24|          17|           1|
    |add_ln224_fu_148_p2        |         +|   0|  0|  23|          16|          16|
    |add_ln840_1_fu_159_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln840_fu_104_p2        |         +|   0|  0|  16|           9|           1|
    |icmp_ln1027_1_fu_110_p2    |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln1027_fu_86_p2       |      icmp|   0|  0|  13|          17|          18|
    |select_ln1027_1_fu_124_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln1027_fu_116_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 123|          80|          59|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_V_fu_46                |   9|          2|    9|         18|
    |indvar_flatten_fu_50     |   9|          2|   17|         34|
    |j_V_fu_42                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_46                |   9|   0|    9|          0|
    |indvar_flatten_fu_50     |  17|   0|   17|          0|
    |j_V_fu_42                |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL|  return value|
|z_buffer_V_address0  |  out|   16|   ap_memory|                                             z_buffer_V|         array|
|z_buffer_V_ce0       |  out|    1|   ap_memory|                                             z_buffer_V|         array|
|z_buffer_V_we0       |  out|    1|   ap_memory|                                             z_buffer_V|         array|
|z_buffer_V_d0        |  out|    8|   ap_memory|                                             z_buffer_V|         array|
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 4 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %i_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.05>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten"   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.68ns)   --->   "%icmp_ln1027 = icmp_eq  i17 %indvar_flatten_load, i17 65536"   --->   Operation 13 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln1027 = add i17 %indvar_flatten_load, i17 1"   --->   Operation 14 'add' 'add_ln1027' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc17, void %if.end.loopexit.exitStub"   --->   Operation 15 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_V_load = load i9 %j_V"   --->   Operation 16 'load' 'j_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_V_load = load i9 %i_V"   --->   Operation 17 'load' 'i_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.71ns)   --->   "%add_ln840 = add i9 %i_V_load, i9 1"   --->   Operation 18 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ZCULLING_INIT_ROW_ZCULLING_INIT_COL_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln1027_1 = icmp_eq  i9 %j_V_load, i9 256"   --->   Operation 21 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i9 0, i9 %j_V_load"   --->   Operation 22 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_1, i9 %add_ln840, i9 %i_V_load"   --->   Operation 23 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i9 %select_ln1027_1" [rendering.cpp:224]   --->   Operation 24 'trunc' 'trunc_ln224' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln224, i8 0" [rendering.cpp:224]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i9 %select_ln1027" [rendering.cpp:224]   --->   Operation 27 'zext' 'zext_ln224' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln224 = add i16 %tmp, i16 %zext_ln224" [rendering.cpp:224]   --->   Operation 28 'add' 'add_ln224' <Predicate = (!icmp_ln1027)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i16 %add_ln224" [rendering.cpp:224]   --->   Operation 29 'zext' 'zext_ln224_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%z_buffer_V_addr = getelementptr i8 %z_buffer_V, i64 0, i64 %zext_ln224_1" [rendering.cpp:224]   --->   Operation 30 'getelementptr' 'z_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [rendering.cpp:222]   --->   Operation 31 'specloopname' 'specloopname_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.24ns)   --->   "%store_ln224 = store i8 255, i16 %z_buffer_V_addr" [rendering.cpp:224]   --->   Operation 32 'store' 'store_ln224' <Predicate = (!icmp_ln1027)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_2 : Operation 33 [1/1] (0.71ns)   --->   "%add_ln840_1 = add i9 %select_ln1027, i9 1"   --->   Operation 33 'add' 'add_ln840_1' <Predicate = (!icmp_ln1027)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln222 = store i17 %add_ln1027, i17 %indvar_flatten" [rendering.cpp:222]   --->   Operation 34 'store' 'store_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln222 = store i9 %select_ln1027_1, i9 %i_V" [rendering.cpp:222]   --->   Operation 35 'store' 'store_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln222 = store i9 %add_ln840_1, i9 %j_V" [rendering.cpp:222]   --->   Operation 36 'store' 'store_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln222 = br void %for.inc" [rendering.cpp:222]   --->   Operation 37 'br' 'br_ln222' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_V                 (alloca           ) [ 011]
i_V                 (alloca           ) [ 011]
indvar_flatten      (alloca           ) [ 011]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln1027         (icmp             ) [ 011]
add_ln1027          (add              ) [ 000]
br_ln1027           (br               ) [ 000]
j_V_load            (load             ) [ 000]
i_V_load            (load             ) [ 000]
add_ln840           (add              ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
icmp_ln1027_1       (icmp             ) [ 000]
select_ln1027       (select           ) [ 000]
select_ln1027_1     (select           ) [ 000]
trunc_ln224         (trunc            ) [ 000]
tmp                 (bitconcatenate   ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
zext_ln224          (zext             ) [ 000]
add_ln224           (add              ) [ 000]
zext_ln224_1        (zext             ) [ 000]
z_buffer_V_addr     (getelementptr    ) [ 000]
specloopname_ln222  (specloopname     ) [ 000]
store_ln224         (store            ) [ 000]
add_ln840_1         (add              ) [ 000]
store_ln222         (store            ) [ 000]
store_ln222         (store            ) [ 000]
store_ln222         (store            ) [ 000]
br_ln222            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_buffer_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_buffer_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZCULLING_INIT_ROW_ZCULLING_INIT_COL_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_V_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="z_buffer_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_buffer_V_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln224_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="17" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="9" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="9" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="indvar_flatten_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="17" slack="1"/>
<pin id="85" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln1027_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln1027_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="17" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_V_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="1"/>
<pin id="100" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_V_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_V_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="1"/>
<pin id="103" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_load/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln840_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln1027_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln1027_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="9" slack="0"/>
<pin id="119" dir="0" index="2" bw="9" slack="0"/>
<pin id="120" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="select_ln1027_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln224_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln224_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln224_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln224_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln840_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln222_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="17" slack="0"/>
<pin id="167" dir="0" index="1" bw="17" slack="1"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln222_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="0" index="1" bw="9" slack="1"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln222_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="1"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="j_V_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="0"/>
<pin id="182" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_V_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="0"/>
<pin id="196" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="98" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="98" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="110" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="104" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="101" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="116" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="136" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="163"><net_src comp="116" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="92" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="124" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="159" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="42" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="190"><net_src comp="46" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="197"><net_src comp="50" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="165" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_buffer_V | {2 }
 - Input state : 
	Port: zculling_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL : z_buffer_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		add_ln840 : 1
		icmp_ln1027_1 : 1
		select_ln1027 : 2
		select_ln1027_1 : 2
		trunc_ln224 : 3
		tmp : 4
		zext_ln224 : 3
		add_ln224 : 5
		zext_ln224_1 : 6
		z_buffer_V_addr : 7
		store_ln224 : 8
		add_ln840_1 : 3
		store_ln222 : 2
		store_ln222 : 3
		store_ln222 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln1027_fu_92    |    0    |    24   |
|    add   |    add_ln840_fu_104    |    0    |    16   |
|          |    add_ln224_fu_148    |    0    |    23   |
|          |   add_ln840_1_fu_159   |    0    |    16   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln1027_fu_86   |    0    |    13   |
|          |  icmp_ln1027_1_fu_110  |    0    |    11   |
|----------|------------------------|---------|---------|
|  select  |  select_ln1027_fu_116  |    0    |    9    |
|          | select_ln1027_1_fu_124 |    0    |    9    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln224_fu_132   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       tmp_fu_136       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln224_fu_144   |    0    |    0    |
|          |   zext_ln224_1_fu_154  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   121   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_V_reg_187     |    9   |
|indvar_flatten_reg_194|   17   |
|      j_V_reg_180     |    9   |
+----------------------+--------+
|         Total        |   35   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   121  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   35   |    -   |
+-----------+--------+--------+
|   Total   |   35   |   121  |
+-----------+--------+--------+
