=====
SETUP
-5.886
28.421
22.535
clk_ibuf
0.000
0.683
cpu_1/MEMWB_DMemOut_7_s0
2.626
3.009
cpu_1/wRegData_31_s7
4.919
5.445
cpu_1/wRegData_31_s1
5.985
6.247
cpu_1/wRegData_19_s0
6.916
7.432
cpu_1/ALUInA_19_s3
8.281
8.546
cpu_1/ALUInA_19_s0
9.686
9.949
cpu_1/cpu_alu/n51_s4
11.169
11.431
cpu_1/cpu_alu/n51_s2
11.571
11.836
cpu_1/data_addr_Z_6_s38
12.356
12.619
cpu_1/n2040_s22
12.779
13.240
cpu_1/n2040_s20
13.243
13.508
cpu_1/n2040_s14
14.341
14.604
cpu_1/n2040_s9
16.225
16.488
cpu_1/n2040_s4
16.490
16.753
cpu_1/n2040_s3
16.910
17.173
ppu_inst/n33492_s5
18.443
18.705
ppu_inst/n34991_s2
19.956
20.219
bu/n415_s5
20.879
21.169
bu/n415_s8
21.500
21.763
bu/n415_s3
21.765
22.028
bu/n415_s0
22.185
22.448
bu/n182_s1
23.904
24.166
bu/n182_s0
24.166
24.303
bu/data_read_25_s2
25.381
25.644
bu/data_read_25_s0
25.646
25.909
bu/data_read_25_s
28.159
28.421
cpu_1/MEMWB_DMemOut_25_s0
28.421
=====
SETUP
-5.875
28.461
22.586
clk_ibuf
0.000
0.683
cpu_1/MEMWB_DMemOut_7_s0
2.626
3.009
cpu_1/wRegData_31_s7
4.919
5.445
cpu_1/wRegData_31_s1
5.985
6.247
cpu_1/wRegData_19_s0
6.916
7.432
cpu_1/ALUInA_19_s3
8.281
8.546
cpu_1/ALUInA_19_s0
9.686
9.949
cpu_1/cpu_alu/n51_s4
11.169
11.431
cpu_1/cpu_alu/n51_s2
11.571
11.836
cpu_1/data_addr_Z_6_s38
12.356
12.619
cpu_1/n2040_s22
12.779
13.240
cpu_1/n2040_s20
13.243
13.508
cpu_1/n2040_s14
14.341
14.604
cpu_1/n2040_s9
16.225
16.488
cpu_1/n2040_s4
16.490
16.753
cpu_1/n2040_s3
16.910
17.173
ppu_inst/n33492_s5
18.443
18.705
ppu_inst/n34991_s2
19.956
20.219
bu/n415_s5
20.879
21.169
bu/n415_s8
21.500
21.763
bu/n415_s3
21.765
22.028
bu/n415_s0
22.185
22.448
bu/n177_s1
23.840
24.103
bu/n177_s0
24.103
24.239
bu/data_read_30_s2
24.973
25.235
bu/data_read_30_s0
25.618
25.908
bu/data_read_30_s
27.945
28.461
cpu_1/MEMWB_DMemOut_30_s0
28.461
=====
SETUP
-5.832
28.406
22.574
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
flashController/n575_s4
21.954
22.471
bu/data_read_31_s11
22.476
22.937
bu/n296_s6
23.706
24.222
bu/data_read_29_s3
27.371
27.887
bu/data_read_29_s
27.889
28.406
cpu_1/MEMWB_DMemOut_29_s0
28.406
=====
SETUP
-5.829
28.382
22.554
clk_ibuf
0.000
0.683
cpu_1/MEMWB_DMemOut_7_s0
2.626
3.009
cpu_1/wRegData_31_s7
4.919
5.445
cpu_1/wRegData_31_s1
5.985
6.247
cpu_1/wRegData_19_s0
6.916
7.432
cpu_1/ALUInA_19_s3
8.281
8.546
cpu_1/ALUInA_19_s0
9.686
9.949
cpu_1/cpu_alu/n51_s4
11.169
11.431
cpu_1/cpu_alu/n51_s2
11.571
11.836
cpu_1/data_addr_Z_6_s38
12.356
12.619
cpu_1/n2040_s22
12.779
13.240
cpu_1/n2040_s20
13.243
13.508
cpu_1/n2040_s14
14.341
14.604
cpu_1/n2040_s9
16.225
16.488
cpu_1/n2040_s4
16.490
16.753
cpu_1/n2040_s3
16.910
17.173
ppu_inst/n33492_s5
18.443
18.705
ppu_inst/n34991_s2
19.956
20.219
bu/n415_s5
20.879
21.169
bu/n415_s8
21.500
21.763
bu/n415_s3
21.765
22.028
bu/n415_s0
22.185
22.420
bu/n203_s1
23.919
24.435
bu/n203_s0
24.435
24.571
bu/data_read_4_s2
24.789
25.204
bu/data_read_4_s0
25.576
26.038
bu/data_read_4_s
27.856
28.383
cpu_1/MEMWB_DMemOut_4_s0
28.383
=====
SETUP
-5.778
28.301
22.523
clk_ibuf
0.000
0.683
cpu_1/MEMWB_DMemOut_7_s0
2.626
3.009
cpu_1/wRegData_31_s7
4.919
5.445
cpu_1/wRegData_31_s1
5.985
6.247
cpu_1/wRegData_19_s0
6.916
7.432
cpu_1/ALUInA_19_s3
8.281
8.546
cpu_1/ALUInA_19_s0
9.686
9.949
cpu_1/cpu_alu/n51_s4
11.169
11.431
cpu_1/cpu_alu/n51_s2
11.571
11.836
cpu_1/data_addr_Z_6_s38
12.356
12.619
cpu_1/n2040_s22
12.779
13.240
cpu_1/n2040_s20
13.243
13.508
cpu_1/n2040_s14
14.341
14.604
cpu_1/n2040_s9
16.225
16.488
cpu_1/n2040_s4
16.490
16.753
cpu_1/n2040_s3
16.910
17.173
ppu_inst/n33492_s5
18.443
18.705
ppu_inst/n34991_s2
19.956
20.219
bu/n415_s5
20.879
21.169
bu/n415_s8
21.500
21.763
bu/n415_s3
21.765
22.028
bu/n415_s0
22.185
22.448
bu/n185_s1
23.749
24.275
bu/n185_s0
24.275
24.411
bu/data_read_22_s2
25.145
25.666
bu/data_read_22_s0
25.824
26.086
bu/data_read_22_s
28.039
28.301
cpu_1/MEMWB_DMemOut_22_s0
28.301
=====
SETUP
-5.763
28.339
22.577
clk_ibuf
0.000
0.683
cpu_1/MEMWB_RegWriteAddr_2_s0
2.628
3.011
cpu_1/cpu_regs/n4575_s1
4.132
4.653
cpu_1/n2124_s7
6.073
6.363
cpu_1/n2112_s4
7.586
7.848
cpu_1/n2112_s5
7.986
8.447
cpu_1/ALUInB_12_s2
10.453
10.914
cpu_1/cpu_alu/n91_s2
13.542
14.034
cpu_1/cpu_alu/n90_s2
14.034
14.084
cpu_1/cpu_alu/n89_s2
14.084
14.134
cpu_1/cpu_alu/n88_s2
14.134
14.184
cpu_1/cpu_alu/n87_s2
14.184
14.234
cpu_1/cpu_alu/n86_s2
14.234
14.531
cpu_1/n2037_s10
14.878
15.394
cpu_1/n2037_s6
15.397
15.923
bu/n97_s60
16.808
17.334
bu/n97_s31
17.337
17.834
bu/n97_s14
18.949
19.411
bu/n97_s3
19.568
20.084
bu/n97_s0
20.624
21.141
bu/n181_s0
24.146
24.398
bu/data_read_26_s2
25.584
25.847
bu/data_read_26_s0
25.849
26.112
bu/data_read_26_s
27.823
28.339
cpu_1/MEMWB_DMemOut_26_s0
28.339
=====
SETUP
-5.742
28.329
22.586
clk_ibuf
0.000
0.683
cpu_1/MEMWB_DMemOut_7_s0
2.626
3.009
cpu_1/wRegData_31_s7
4.919
5.445
cpu_1/wRegData_31_s1
5.985
6.247
cpu_1/wRegData_19_s0
6.916
7.432
cpu_1/ALUInA_19_s3
8.281
8.546
cpu_1/ALUInA_19_s0
9.686
9.949
cpu_1/cpu_alu/n51_s4
11.169
11.431
cpu_1/cpu_alu/n51_s2
11.571
11.836
cpu_1/data_addr_Z_6_s38
12.356
12.619
cpu_1/n2040_s22
12.779
13.240
cpu_1/n2040_s20
13.243
13.508
cpu_1/n2040_s14
14.341
14.604
cpu_1/n2040_s9
16.225
16.488
cpu_1/n2040_s4
16.490
16.753
cpu_1/n2040_s3
16.910
17.173
ppu_inst/n33492_s5
18.443
18.705
ppu_inst/n34991_s2
19.956
20.219
bu/n415_s5
20.879
21.169
bu/n415_s8
21.500
21.763
bu/n415_s3
21.765
22.028
bu/n415_s0
22.185
22.448
bu/n180_s1
23.904
24.319
bu/n180_s0
24.319
24.455
bu/data_read_27_s2
25.759
26.021
bu/data_read_27_s0
26.024
26.286
bu/data_read_27_s
27.868
28.329
cpu_1/MEMWB_DMemOut_27_s0
28.329
=====
SETUP
-5.667
28.209
22.542
clk_ibuf
0.000
0.683
cpu_1/MEMWB_DMemOut_7_s0
2.626
3.009
cpu_1/wRegData_31_s7
4.919
5.445
cpu_1/wRegData_31_s1
5.985
6.247
cpu_1/wRegData_19_s0
6.916
7.432
cpu_1/ALUInA_19_s3
8.281
8.546
cpu_1/ALUInA_19_s0
9.686
9.949
cpu_1/cpu_alu/n51_s4
11.169
11.431
cpu_1/cpu_alu/n51_s2
11.571
11.836
cpu_1/data_addr_Z_6_s38
12.356
12.619
cpu_1/n2040_s22
12.779
13.240
cpu_1/n2040_s20
13.243
13.508
cpu_1/n2040_s14
14.341
14.604
cpu_1/n2040_s9
16.225
16.488
cpu_1/n2040_s4
16.490
16.753
cpu_1/n2040_s3
16.910
17.173
ppu_inst/n33492_s5
18.443
18.705
ppu_inst/n34991_s2
19.956
20.219
bu/n415_s5
20.879
21.169
bu/n415_s8
21.500
21.763
bu/n415_s3
21.765
22.028
bu/n415_s0
22.185
22.420
bu/n204_s1
23.543
23.925
bu/n204_s0
23.925
24.121
bu/data_read_3_s2
24.494
24.955
bu/data_read_3_s0
25.303
25.829
bu/data_read_3_s
27.683
28.209
cpu_1/MEMWB_DMemOut_3_s0
28.209
=====
SETUP
-5.599
28.141
22.542
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
flashController/n575_s4
21.954
22.471
bu/data_read_31_s11
22.476
22.937
bu/n296_s6
23.706
24.222
bu/data_read_19_s0
25.388
25.651
bu/data_read_19_s
27.624
28.141
cpu_1/MEMWB_DMemOut_19_s0
28.141
=====
SETUP
-5.594
28.124
22.530
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
bu/btn_ren_Z_s1
21.452
21.714
bu/btn_ren_Z_s0
21.872
22.287
usb/n784_s4
22.937
23.199
mem/n355_s4
23.357
23.619
mem/data_mem_2_s5
24.907
25.433
mem/data_mem_2_data_mem_2_0_0_s
28.124
=====
SETUP
-5.583
28.118
22.535
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
flashController/n575_s4
21.954
22.471
bu/data_read_31_s11
22.476
22.937
bu/n296_s6
23.706
24.222
bu/data_read_12_s3
26.718
27.244
bu/data_read_12_s
27.592
28.118
cpu_1/MEMWB_DMemOut_12_s0
28.118
=====
SETUP
-5.555
28.132
22.577
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
flashController/n575_s4
21.954
22.471
bu/data_read_31_s11
22.476
22.937
bu/n296_s6
23.706
24.222
bu/data_read_17_s3
27.406
27.867
bu/data_read_17_s
27.869
28.132
cpu_1/MEMWB_DMemOut_17_s0
28.132
=====
SETUP
-5.486
27.782
22.296
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
bu/btn_ren_Z_s1
21.452
21.714
bu/btn_ren_Z_s0
21.872
22.287
usb/n784_s5
23.262
23.524
usb/data_out_9_s3
24.994
25.409
usb/data_out_22_s0
27.782
=====
SETUP
-5.486
27.782
22.296
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
bu/btn_ren_Z_s1
21.452
21.714
bu/btn_ren_Z_s0
21.872
22.287
usb/n784_s5
23.262
23.524
usb/data_out_9_s3
24.994
25.409
usb/data_out_23_s0
27.782
=====
SETUP
-5.477
28.009
22.533
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
flashController/n575_s4
21.954
22.471
bu/data_read_31_s11
22.476
22.937
bu/n296_s6
23.706
24.222
bu/data_read_6_s0
25.048
25.463
bu/data_read_6_s
27.493
28.009
cpu_1/MEMWB_DMemOut_6_s0
28.009
=====
SETUP
-5.292
27.571
22.279
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
bu/btn_ren_Z_s1
21.452
21.714
bu/btn_ren_Z_s0
21.872
22.287
usb/n784_s5
23.262
23.524
usb/data_out_9_s3
24.994
25.409
usb/data_out_17_s0
27.571
=====
SETUP
-5.292
27.571
22.279
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
bu/btn_ren_Z_s1
21.452
21.714
bu/btn_ren_Z_s0
21.872
22.287
usb/n784_s5
23.262
23.524
usb/data_out_9_s3
24.994
25.409
usb/data_out_20_s0
27.571
=====
SETUP
-5.272
27.817
22.544
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
flashController/n575_s4
21.954
22.471
bu/data_read_31_s11
22.476
22.937
bu/n296_s6
23.706
24.222
bu/data_read_10_s0
24.853
25.374
bu/data_read_10_s
27.554
27.817
cpu_1/MEMWB_DMemOut_10_s0
27.817
=====
SETUP
-5.188
27.478
22.290
ppu_inst/text_Buffer/dpx9b_inst_0
2.358
4.368
ppu_inst/color_out_18_s745
6.890
7.416
ppu_inst/color_out_18_s551
10.023
10.545
ppu_inst/color_out_18_s1486
16.276
16.802
ppu_inst/color_out_18_s1038
17.185
17.711
ppu_inst/color_out_18_s659
18.096
18.622
ppu_inst/color_out_18_s463
18.852
19.373
ppu_inst/color_out_18_s336
19.531
19.992
ppu_inst/color_out_18_s210
19.995
20.456
ppu_inst/color_out_18_s112
20.803
21.325
ppu_inst/color_out_18_s48
22.450
22.966
ppu_inst/color_out_18_s16
24.970
25.467
ppu_inst/color_out_18_s5
25.470
25.931
ppu_inst/color_out_18_s1
26.088
26.605
ppu_inst/color_out_18_s0
26.952
27.478
svo_hdmi_inst_1/svo_tcard/out_axis_tdata_18_s0
27.478
=====
SETUP
-5.135
27.472
22.337
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
bu/btn_ren_Z_s1
21.452
21.714
bu/btn_ren_Z_s0
21.872
22.287
usb/n784_s5
23.262
23.524
usb/data_out_9_s3
24.994
25.409
usb/data_out_21_s0
27.472
=====
SETUP
-5.108
27.664
22.555
clk_ibuf
0.000
0.683
cpu_1/MEMWB_DMemOut_7_s0
2.626
3.009
cpu_1/wRegData_31_s7
4.919
5.445
cpu_1/wRegData_31_s1
5.985
6.247
cpu_1/wRegData_19_s0
6.916
7.432
cpu_1/ALUInA_19_s3
8.281
8.546
cpu_1/ALUInA_19_s0
9.686
9.949
cpu_1/cpu_alu/n51_s4
11.169
11.431
cpu_1/cpu_alu/n51_s2
11.571
11.836
cpu_1/data_addr_Z_6_s38
12.356
12.619
cpu_1/n2040_s22
12.779
13.240
cpu_1/n2040_s20
13.243
13.508
cpu_1/n2040_s14
14.341
14.604
cpu_1/n2040_s9
16.225
16.488
cpu_1/n2040_s4
16.490
16.753
cpu_1/n2040_s3
16.910
17.173
ppu_inst/n33492_s5
18.443
18.705
ppu_inst/n34991_s2
19.956
20.219
bu/n415_s5
20.879
21.169
bu/n415_s8
21.500
21.763
bu/n415_s3
21.765
22.028
bu/n415_s0
22.185
22.448
bu/n179_s1
24.455
24.690
bu/n179_s0
24.690
24.886
bu/data_read_28_s2
25.731
25.994
bu/data_read_28_s0
26.341
26.839
bu/data_read_28_s
27.401
27.664
cpu_1/MEMWB_DMemOut_28_s0
27.664
=====
SETUP
-5.003
27.543
22.540
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_2_s1
2.612
2.994
cpu_1/control_bypass_ex/n9_s0
4.241
4.803
cpu_1/control_bypass_ex/n10_s0
4.803
4.853
cpu_1/control_bypass_ex/n11_s0
4.853
4.903
cpu_1/ALUInA_31_s4
5.843
6.106
cpu_1/ALUInA_3_s2
7.832
8.293
cpu_1/ALUInA_3_s0
9.842
10.303
cpu_1/cpu_alu/unsigned_sub_3_s
12.361
12.917
cpu_1/cpu_alu/unsigned_sub_4_s
12.917
12.967
cpu_1/cpu_alu/unsigned_sub_5_s
12.967
13.017
cpu_1/cpu_alu/unsigned_sub_6_s
13.017
13.067
cpu_1/cpu_alu/unsigned_sub_7_s
13.067
13.363
cpu_1/data_addr_Z_6_s37
13.903
14.166
cpu_1/data_addr_Z_6_s30
14.538
14.801
cpu_1/data_addr_Z_6_s24
16.053
16.514
cpu_1/data_addr_Z_6_s18
16.652
16.914
cpu_1/data_addr_Z_6_s16
16.917
17.414
cpu_1/data_addr_Z_6_s15
18.661
19.177
bu/n296_s8
20.928
21.444
bu/btn_ren_Z_s1
21.452
21.714
bu/btn_ren_Z_s0
21.872
22.287
usb/n784_s4
22.937
23.199
mem/n355_s4
23.357
23.619
mem/data_mem_0_s5
25.047
25.544
mem/data_mem_0_data_mem_0_0_0_s
27.543
=====
SETUP
-4.918
27.227
22.309
ppu_inst/text_Buffer/dpx9b_inst_0
2.358
4.368
ppu_inst/color_out_18_s745
6.890
7.416
ppu_inst/color_out_18_s551
10.023
10.545
ppu_inst/color_out_18_s1998
16.431
16.846
ppu_inst/color_out_18_s1340
18.256
18.782
ppu_inst/color_out_18_s875
18.940
19.456
ppu_inst/color_out_18_s584
19.458
19.721
ppu_inst/color_out_18_s441
20.221
20.483
ppu_inst/color_out_18_s328
20.486
21.007
ppu_inst/color_out_18_s207
21.165
21.626
ppu_inst/color_out_18_s111
21.783
22.198
ppu_inst/color_out_10_s4
22.366
22.827
ppu_inst/color_out_13_s11
23.793
24.310
ppu_inst/color_out_13_s5
24.502
24.765
ppu_inst/color_out_13_s17
26.201
26.698
ppu_inst/color_out_13_s0
26.701
27.227
svo_hdmi_inst_1/svo_tcard/out_axis_tdata_13_s0
27.227
=====
SETUP
-4.853
27.162
22.309
ppu_inst/text_Buffer/dpx9b_inst_0
2.358
4.368
ppu_inst/color_out_18_s745
6.890
7.416
ppu_inst/color_out_18_s551
10.023
10.545
ppu_inst/color_out_18_s1998
16.431
16.846
ppu_inst/color_out_18_s1340
18.256
18.782
ppu_inst/color_out_18_s875
18.940
19.456
ppu_inst/color_out_18_s584
19.458
19.721
ppu_inst/color_out_18_s441
20.221
20.483
ppu_inst/color_out_18_s328
20.486
21.007
ppu_inst/color_out_18_s207
21.165
21.626
ppu_inst/color_out_18_s111
21.783
22.198
ppu_inst/color_out_10_s4
22.366
22.827
ppu_inst/color_out_13_s11
23.793
24.310
ppu_inst/color_out_13_s5
24.502
24.765
ppu_inst/color_out_11_s1
26.201
26.698
ppu_inst/color_out_11_s0
26.701
27.162
svo_hdmi_inst_1/svo_tcard/out_axis_tdata_11_s0
27.162
=====
SETUP
-4.827
27.391
22.565
clk_ibuf
0.000
0.683
cpu_1/MEMWB_DMemOut_7_s0
2.626
3.009
cpu_1/wRegData_31_s7
4.919
5.445
cpu_1/wRegData_31_s1
5.985
6.247
cpu_1/wRegData_19_s0
6.916
7.432
cpu_1/ALUInA_19_s3
8.281
8.546
cpu_1/ALUInA_19_s0
9.686
9.949
cpu_1/cpu_alu/n51_s4
11.169
11.431
cpu_1/cpu_alu/n51_s2
11.571
11.836
cpu_1/data_addr_Z_6_s38
12.356
12.619
cpu_1/n2040_s22
12.779
13.240
cpu_1/n2040_s20
13.243
13.508
cpu_1/n2040_s14
14.341
14.604
cpu_1/n2040_s9
16.225
16.488
cpu_1/n2040_s4
16.490
16.753
cpu_1/n2040_s3
16.910
17.173
ppu_inst/n33492_s5
18.443
18.705
ppu_inst/n34991_s2
19.956
20.219
bu/n415_s5
20.879
21.169
bu/n415_s8
21.500
21.763
bu/n415_s3
21.765
22.028
bu/n415_s0
22.185
22.448
bu/n193_s1
24.238
24.735
bu/n193_s0
24.735
24.871
bu/data_read_14_s2
25.605
26.131
bu/data_read_14_s0
26.289
26.579
bu/data_read_14_s
26.976
27.391
cpu_1/MEMWB_DMemOut_14_s0
27.391
=====
HOLD
-0.410
2.275
2.686
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/dpi_s0
2.275
=====
HOLD
-0.404
2.258
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/interval_0_s0
2.258
=====
HOLD
-0.404
2.258
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/interval_13_s0
2.258
=====
HOLD
-0.402
2.272
2.674
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/ukprdyd_s0
2.272
=====
HOLD
-0.402
2.274
2.676
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/dmi_s0
2.274
=====
HOLD
-0.401
2.261
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_13_s0
2.261
=====
HOLD
-0.401
2.261
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_14_s0
2.261
=====
HOLD
-0.401
2.261
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_15_s0
2.261
=====
HOLD
-0.401
2.261
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_16_s0
2.261
=====
HOLD
-0.401
2.261
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_17_s0
2.261
=====
HOLD
-0.401
2.261
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_18_s0
2.261
=====
HOLD
-0.400
2.280
2.680
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/ukprdy_s0
2.280
=====
HOLD
-0.400
2.263
2.662
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/dmid_s0
2.263
=====
HOLD
-0.399
2.271
2.671
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/save_s0
2.271
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_7_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_8_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_9_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_10_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_11_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_12_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_19_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_20_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_21_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_22_s0
2.261
=====
HOLD
-0.397
2.261
2.658
clk_ibuf
0.000
0.675
reset_s2
1.381
1.525
usb/usb_host/ukp/conct_23_s0
2.261
