<stg><name>xillybus_wrapper</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %in_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind

]]></node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %in_read) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0">
<![CDATA[
:8  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="in_r" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="12" name="out_r" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="14" from="_ssdm_op_SpecBitsMap" to="stg_2" fromId="13" toId="2">
</dataflow>
<dataflow id="15" from="in_r" to="stg_2" fromId="11" toId="2">
</dataflow>
<dataflow id="16" from="_ssdm_op_SpecBitsMap" to="stg_3" fromId="13" toId="3">
</dataflow>
<dataflow id="17" from="out_r" to="stg_3" fromId="12" toId="3">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecTopModule" to="stg_4" fromId="18" toId="4">
</dataflow>
<dataflow id="21" from="str" to="stg_4" fromId="20" toId="4">
</dataflow>
<dataflow id="23" from="_ssdm_op_SpecInterface" to="stg_5" fromId="22" toId="5">
</dataflow>
<dataflow id="24" from="in_r" to="stg_5" fromId="11" toId="5">
</dataflow>
<dataflow id="26" from="p_str" to="stg_5" fromId="25" toId="5">
</dataflow>
<dataflow id="28" from="stg_27" to="stg_5" fromId="27" toId="5">
</dataflow>
<dataflow id="29" from="stg_27" to="stg_5" fromId="27" toId="5">
</dataflow>
<dataflow id="30" from="stg_27" to="stg_5" fromId="27" toId="5">
</dataflow>
<dataflow id="31" from="stg_27" to="stg_5" fromId="27" toId="5">
</dataflow>
<dataflow id="33" from="p_str1" to="stg_5" fromId="32" toId="5">
</dataflow>
<dataflow id="34" from="p_str1" to="stg_5" fromId="32" toId="5">
</dataflow>
<dataflow id="35" from="p_str1" to="stg_5" fromId="32" toId="5">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecInterface" to="stg_6" fromId="22" toId="6">
</dataflow>
<dataflow id="37" from="out_r" to="stg_6" fromId="12" toId="6">
</dataflow>
<dataflow id="38" from="p_str" to="stg_6" fromId="25" toId="6">
</dataflow>
<dataflow id="39" from="stg_27" to="stg_6" fromId="27" toId="6">
</dataflow>
<dataflow id="40" from="stg_27" to="stg_6" fromId="27" toId="6">
</dataflow>
<dataflow id="41" from="stg_27" to="stg_6" fromId="27" toId="6">
</dataflow>
<dataflow id="42" from="stg_27" to="stg_6" fromId="27" toId="6">
</dataflow>
<dataflow id="43" from="p_str1" to="stg_6" fromId="32" toId="6">
</dataflow>
<dataflow id="44" from="p_str1" to="stg_6" fromId="32" toId="6">
</dataflow>
<dataflow id="45" from="p_str1" to="stg_6" fromId="32" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecInterface" to="stg_7" fromId="22" toId="7">
</dataflow>
<dataflow id="47" from="stg_27" to="stg_7" fromId="27" toId="7">
</dataflow>
<dataflow id="49" from="p_str2" to="stg_7" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="stg_27" to="stg_7" fromId="27" toId="7">
</dataflow>
<dataflow id="51" from="stg_27" to="stg_7" fromId="27" toId="7">
</dataflow>
<dataflow id="52" from="stg_27" to="stg_7" fromId="27" toId="7">
</dataflow>
<dataflow id="53" from="stg_27" to="stg_7" fromId="27" toId="7">
</dataflow>
<dataflow id="54" from="p_str1" to="stg_7" fromId="32" toId="7">
</dataflow>
<dataflow id="55" from="p_str1" to="stg_7" fromId="32" toId="7">
</dataflow>
<dataflow id="56" from="p_str1" to="stg_7" fromId="32" toId="7">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_fifo.i32P" to="in_read" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="in_r" to="in_read" fromId="11" toId="8">
</dataflow>
<dataflow id="61" from="_ssdm_op_Write.ap_fifo.i32P" to="stg_9" fromId="60" toId="9">
</dataflow>
<dataflow id="62" from="out_r" to="stg_9" fromId="12" toId="9">
</dataflow>
<dataflow id="63" from="in_read" to="stg_9" fromId="8" toId="9">
</dataflow>
</dataflows>


</stg>
