
{ 
    crc :  12811997826616342186  , 
    ccp_crc :  0  , 
    cmdline : " --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fpGA_render_controller_behav xil_defaultlib.fpGA_render_controller xil_defaultlib.glbl" , 
    buildDate : "Nov  8 2024" , 
    buildTime : "22:36:57" , 
    linkCmd : "C:\\Xilinx\\Vivado\\2024.2\\data\\..\\tps\\mingw\\6.2.0\\win64.o\\nt\\bin\\gcc.exe -Wa,-W  -O -Wl,--stack,104857600 -o \"xsim.dir/fpGA_render_controller_behav/xsimk.exe\"   \"xsim.dir/fpGA_render_controller_behav/obj/xsim_0.win64.obj\" \"xsim.dir/fpGA_render_controller_behav/obj/xsim_1.win64.obj\" \"xsim.dir/fpGA_render_controller_behav/obj/xsim_2.win64.obj\" \"xsim.dir/fpGA_render_controller_behav/obj/xsim_3.win64.obj\" \"xsim.dir/fpGA_render_controller_behav/obj/xsim_4.win64.obj\" -L\"C:\\Xilinx\\Vivado\\2024.2\\lib\\win64.o\" -lxv_simulator_kernel   -lxv_simbridge_kernel" , 
    aggregate_nets : 
    [ 
    ] 
} 