// Seed: 394474178
module module_0;
  assign #(1'd0) id_1 = id_1;
  wire id_2;
  assign id_1 = id_1[1];
  assign module_1.id_1 = 0;
  wire id_3;
  assign module_3.id_2 = 0;
  id_4 :
  assert property (@(posedge 1 ? 1 : id_3 ? 1 : id_4) id_4)
  else;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign id_1 = 1;
  always
  fork : SymbolIdentifier
    id_1 <= id_1;
  join
  wire id_2;
  wire id_3;
endmodule
module module_2 (
    input tri1 id_0
);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
  logic [7:0] id_3;
  tri1 id_4;
  assign id_1 = 1'b0;
  assign id_4 = (1);
  assign id_1 = id_3[1+1];
endmodule
