vendor_name = ModelSim
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/MIPS32.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/stp1.stp
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/MIPS32.cbx.xml
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/altsyncram_gr14.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/mux_ssc.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/declut.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/decode_dvf.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cntr_vei.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cntr_i6j.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cntr_egi.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cmpr_qgc.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cntr_23j.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/DE2-115/db/cmpr_ngc.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd
design_name = MIPS32
instance = comp, \auto_hub|hub_info_reg|word_counter[1]\, auto_hub|hub_info_reg|word_counter[1], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[0]\, auto_hub|hub_info_reg|word_counter[0], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]\, auto_hub|hub_info_reg|word_counter[2], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[3]\, auto_hub|hub_info_reg|word_counter[3], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[0]~5\, auto_hub|hub_info_reg|word_counter[0]~5, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[1]~7\, auto_hub|hub_info_reg|word_counter[1]~7, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[4]\, auto_hub|hub_info_reg|word_counter[4], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~11\, auto_hub|hub_info_reg|word_counter[2]~11, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[3]~13\, auto_hub|hub_info_reg|word_counter[3]~13, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[4]~15\, auto_hub|hub_info_reg|word_counter[4]~15, MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][3]\, auto_hub|irf_reg[1][3], MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][4]\, auto_hub|irf_reg[1][4], MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][5]\, auto_hub|irf_reg[1][5], MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][6]\, auto_hub|irf_reg[1][6], MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][7]\, auto_hub|irf_reg[1][7], MIPS32, 1
instance = comp, \auto_hub|node_ena[1]~reg0\, auto_hub|node_ena[1]~reg0, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[15]\, auto_hub|shadow_jsm|state[15], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[0]\, auto_hub|hub_info_reg|WORD_SR[0], MIPS32, 1
instance = comp, \auto_hub|tdo~3\, auto_hub|tdo~3, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][1]\, auto_hub|shadow_irf_reg[1][1], MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][2]\, auto_hub|shadow_irf_reg[1][2], MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][3]\, auto_hub|shadow_irf_reg[1][3], MIPS32, 1
instance = comp, \auto_hub|irf_reg~6\, auto_hub|irf_reg~6, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][4]\, auto_hub|shadow_irf_reg[1][4], MIPS32, 1
instance = comp, \auto_hub|irsr_reg[4]\, auto_hub|irsr_reg[4], MIPS32, 1
instance = comp, \auto_hub|irf_reg~7\, auto_hub|irf_reg~7, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][5]\, auto_hub|shadow_irf_reg[1][5], MIPS32, 1
instance = comp, \auto_hub|irsr_reg[5]\, auto_hub|irsr_reg[5], MIPS32, 1
instance = comp, \auto_hub|irf_reg~8\, auto_hub|irf_reg~8, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][6]\, auto_hub|shadow_irf_reg[1][6], MIPS32, 1
instance = comp, \auto_hub|irsr_reg[6]\, auto_hub|irsr_reg[6], MIPS32, 1
instance = comp, \auto_hub|irf_reg~9\, auto_hub|irf_reg~9, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][7]\, auto_hub|shadow_irf_reg[1][7], MIPS32, 1
instance = comp, \auto_hub|irsr_reg[7]\, auto_hub|irsr_reg[7], MIPS32, 1
instance = comp, \auto_hub|irf_reg~10\, auto_hub|irf_reg~10, MIPS32, 1
instance = comp, \auto_hub|node_ena~0\, auto_hub|node_ena~0, MIPS32, 1
instance = comp, \auto_hub|node_ena~1\, auto_hub|node_ena~1, MIPS32, 1
instance = comp, \auto_hub|virtual_dr_scan_reg\, auto_hub|virtual_dr_scan_reg, MIPS32, 1
instance = comp, \auto_hub|node_ena_proc~0\, auto_hub|node_ena_proc~0, MIPS32, 1
instance = comp, \auto_hub|node_ena~2\, auto_hub|node_ena~2, MIPS32, 1
instance = comp, \auto_hub|node_ena~3\, auto_hub|node_ena~3, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[2]\, auto_hub|hub_mode_reg[2], MIPS32, 1
instance = comp, \auto_hub|Equal0~0\, auto_hub|Equal0~0, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[0]\, auto_hub|hub_mode_reg[0], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~4\, auto_hub|hub_info_reg|WORD_SR~4, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~5\, auto_hub|hub_info_reg|WORD_SR~5, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[1]\, auto_hub|hub_info_reg|WORD_SR[1], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|clear_signal\, auto_hub|hub_info_reg|clear_signal, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~6\, auto_hub|hub_info_reg|WORD_SR~6, MIPS32, 1
instance = comp, \auto_hub|Equal6~0\, auto_hub|Equal6~0, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[1]~2\, auto_hub|hub_mode_reg[1]~2, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg~3\, auto_hub|shadow_irf_reg~3, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg~4\, auto_hub|shadow_irf_reg~4, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg~5\, auto_hub|shadow_irf_reg~5, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[3]~6\, auto_hub|irsr_reg[3]~6, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[3]~7\, auto_hub|irsr_reg[3]~7, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg~6\, auto_hub|shadow_irf_reg~6, MIPS32, 1
instance = comp, \auto_hub|irsr_reg~10\, auto_hub|irsr_reg~10, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg~7\, auto_hub|shadow_irf_reg~7, MIPS32, 1
instance = comp, \auto_hub|irsr_reg~11\, auto_hub|irsr_reg~11, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg~8\, auto_hub|shadow_irf_reg~8, MIPS32, 1
instance = comp, \auto_hub|irsr_reg~12\, auto_hub|irsr_reg~12, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg~9\, auto_hub|shadow_irf_reg~9, MIPS32, 1
instance = comp, \auto_hub|irsr_reg~13\, auto_hub|irsr_reg~13, MIPS32, 1
instance = comp, \auto_hub|Equal0~2\, auto_hub|Equal0~2, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[2]~5\, auto_hub|hub_mode_reg[2]~5, MIPS32, 1
instance = comp, \auto_hub|reset_ena_reg\, auto_hub|reset_ena_reg, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[2]~6\, auto_hub|hub_mode_reg[2]~6, MIPS32, 1
instance = comp, \auto_hub|reset_ena_reg_proc~0\, auto_hub|reset_ena_reg_proc~0, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[0]~7\, auto_hub|hub_mode_reg[0]~7, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~7\, auto_hub|hub_info_reg|WORD_SR~7, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[3]~9\, auto_hub|hub_info_reg|word_counter[3]~9, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[3]~10\, auto_hub|hub_info_reg|word_counter[3]~10, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[2]\, auto_hub|hub_info_reg|WORD_SR[2], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~8\, auto_hub|hub_info_reg|WORD_SR~8, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~9\, auto_hub|hub_info_reg|WORD_SR~9, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~10\, auto_hub|hub_info_reg|WORD_SR~10, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~11\, auto_hub|hub_info_reg|WORD_SR~11, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[3]\, auto_hub|hub_info_reg|WORD_SR[3], MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~12\, auto_hub|hub_info_reg|WORD_SR~12, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~13\, auto_hub|hub_info_reg|WORD_SR~13, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~14\, auto_hub|hub_info_reg|WORD_SR~14, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~15\, auto_hub|hub_info_reg|WORD_SR~15, MIPS32, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[0]~16\, auto_hub|hub_info_reg|WORD_SR[0]~16, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|tdo~0\, auto_signaltap_0|sld_signaltap_body|tdo~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|bypass_reg_out\, auto_signaltap_0|sld_signaltap_body|bypass_reg_out, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0\, auto_signaltap_0|sld_signaltap_body|status_shift_enable~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|tdo~1\, auto_signaltap_0|sld_signaltap_body|tdo~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|tdo~2\, auto_signaltap_0|sld_signaltap_body|tdo~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|tdo~3\, auto_signaltap_0|sld_signaltap_body|tdo~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|tdo~4\, auto_signaltap_0|sld_signaltap_body|tdo~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|run\, auto_signaltap_0|sld_signaltap_body|run, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sdr~0\, auto_signaltap_0|sld_signaltap_body|sdr~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_load_on~0\, auto_signaltap_0|sld_signaltap_body|status_load_on~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~0\, auto_signaltap_0|sld_signaltap_body|status_register|_~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0\, auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|reset_all\, auto_signaltap_0|sld_signaltap_body|reset_all, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena\, auto_signaltap_0|sld_signaltap_body|trigger_setup_ena, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff\, auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed\, auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|state_status[2]~0\, auto_signaltap_0|sld_signaltap_body|state_status[2]~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|state_status[2]~1\, auto_signaltap_0|sld_signaltap_body|state_status[2]~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0\, auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]\, auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|collect_data\, auto_signaltap_0|sld_signaltap_body|collect_data, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~1\, auto_signaltap_0|sld_signaltap_body|status_register|_~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|reset_all~0\, auto_signaltap_0|sld_signaltap_body|reset_all~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~2\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~4\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~5\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|run\, auto_signaltap_0|sld_signaltap_body|ela_control|run, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0\, auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]\, auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~2\, auto_signaltap_0|sld_signaltap_body|status_register|_~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed\, auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]\, auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|run~0\, auto_signaltap_0|sld_signaltap_body|ela_control|run~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]\, auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~3\, auto_signaltap_0|sld_signaltap_body|status_register|_~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]\, auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~4\, auto_signaltap_0|sld_signaltap_body|status_register|_~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~5\, auto_signaltap_0|sld_signaltap_body|status_register|_~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~6\, auto_signaltap_0|sld_signaltap_body|status_register|_~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[8], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~7\, auto_signaltap_0|sld_signaltap_body|status_register|_~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[9], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~8\, auto_signaltap_0|sld_signaltap_body|status_register|_~8, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[10], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~9\, auto_signaltap_0|sld_signaltap_body|status_register|_~9, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[11], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~10\, auto_signaltap_0|sld_signaltap_body|status_register|_~10, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[12], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~11\, auto_signaltap_0|sld_signaltap_body|status_register|_~11, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[13], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~12\, auto_signaltap_0|sld_signaltap_body|status_register|_~12, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[14], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~13\, auto_signaltap_0|sld_signaltap_body|status_register|_~13, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[15], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~14\, auto_signaltap_0|sld_signaltap_body|status_register|_~14, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]\, auto_signaltap_0|sld_signaltap_body|status_register|dffs[16], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~15\, auto_signaltap_0|sld_signaltap_body|status_register|_~15, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|status_register|_~16\, auto_signaltap_0|sld_signaltap_body|status_register|_~16, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7], MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~10\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~10, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8\, auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]~8, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0\, auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0, MIPS32, 1
instance = comp, \auto_signaltap_0|~GND\, auto_signaltap_0|~GND, MIPS32, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl\, auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder\, auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\, auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder\, auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder\, auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\, auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\, auto_signaltap_0|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder\, auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\, auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder\, auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder, MIPS32, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, MIPS32, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, MIPS32, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, MIPS32, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, MIPS32, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, MIPS32, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, MIPS32, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, MIPS32, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, MIPS32, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, MIPS32, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, MIPS32, 1
instance = comp, \LEDR[10]~output\, LEDR[10]~output, MIPS32, 1
instance = comp, \LEDR[11]~output\, LEDR[11]~output, MIPS32, 1
instance = comp, \LEDR[12]~output\, LEDR[12]~output, MIPS32, 1
instance = comp, \LEDR[13]~output\, LEDR[13]~output, MIPS32, 1
instance = comp, \LEDR[14]~output\, LEDR[14]~output, MIPS32, 1
instance = comp, \LEDR[15]~output\, LEDR[15]~output, MIPS32, 1
instance = comp, \LEDR[16]~output\, LEDR[16]~output, MIPS32, 1
instance = comp, \LEDR[17]~output\, LEDR[17]~output, MIPS32, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, MIPS32, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, MIPS32, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, MIPS32, 1
instance = comp, \SW[0]~input\, SW[0]~input, MIPS32, 1
instance = comp, \LEDR[0]~reg0feeder\, LEDR[0]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[0]~reg0\, LEDR[0]~reg0, MIPS32, 1
instance = comp, \SW[1]~input\, SW[1]~input, MIPS32, 1
instance = comp, \LEDR[1]~reg0feeder\, LEDR[1]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[1]~reg0\, LEDR[1]~reg0, MIPS32, 1
instance = comp, \SW[2]~input\, SW[2]~input, MIPS32, 1
instance = comp, \LEDR[2]~reg0feeder\, LEDR[2]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[2]~reg0\, LEDR[2]~reg0, MIPS32, 1
instance = comp, \SW[3]~input\, SW[3]~input, MIPS32, 1
instance = comp, \LEDR[3]~reg0feeder\, LEDR[3]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[3]~reg0\, LEDR[3]~reg0, MIPS32, 1
instance = comp, \SW[4]~input\, SW[4]~input, MIPS32, 1
instance = comp, \LEDR[4]~reg0feeder\, LEDR[4]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[4]~reg0\, LEDR[4]~reg0, MIPS32, 1
instance = comp, \SW[5]~input\, SW[5]~input, MIPS32, 1
instance = comp, \LEDR[5]~reg0feeder\, LEDR[5]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[5]~reg0\, LEDR[5]~reg0, MIPS32, 1
instance = comp, \SW[6]~input\, SW[6]~input, MIPS32, 1
instance = comp, \LEDR[6]~reg0feeder\, LEDR[6]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[6]~reg0\, LEDR[6]~reg0, MIPS32, 1
instance = comp, \SW[7]~input\, SW[7]~input, MIPS32, 1
instance = comp, \LEDR[7]~reg0\, LEDR[7]~reg0, MIPS32, 1
instance = comp, \SW[8]~input\, SW[8]~input, MIPS32, 1
instance = comp, \LEDR[8]~reg0feeder\, LEDR[8]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[8]~reg0\, LEDR[8]~reg0, MIPS32, 1
instance = comp, \SW[9]~input\, SW[9]~input, MIPS32, 1
instance = comp, \LEDR[9]~reg0feeder\, LEDR[9]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[9]~reg0\, LEDR[9]~reg0, MIPS32, 1
instance = comp, \SW[10]~input\, SW[10]~input, MIPS32, 1
instance = comp, \LEDR[10]~reg0\, LEDR[10]~reg0, MIPS32, 1
instance = comp, \SW[11]~input\, SW[11]~input, MIPS32, 1
instance = comp, \LEDR[11]~reg0\, LEDR[11]~reg0, MIPS32, 1
instance = comp, \SW[12]~input\, SW[12]~input, MIPS32, 1
instance = comp, \LEDR[12]~reg0\, LEDR[12]~reg0, MIPS32, 1
instance = comp, \SW[13]~input\, SW[13]~input, MIPS32, 1
instance = comp, \LEDR[13]~reg0\, LEDR[13]~reg0, MIPS32, 1
instance = comp, \SW[14]~input\, SW[14]~input, MIPS32, 1
instance = comp, \LEDR[14]~reg0feeder\, LEDR[14]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[14]~reg0\, LEDR[14]~reg0, MIPS32, 1
instance = comp, \SW[15]~input\, SW[15]~input, MIPS32, 1
instance = comp, \LEDR[15]~reg0feeder\, LEDR[15]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[15]~reg0\, LEDR[15]~reg0, MIPS32, 1
instance = comp, \SW[16]~input\, SW[16]~input, MIPS32, 1
instance = comp, \LEDR[16]~reg0feeder\, LEDR[16]~reg0feeder, MIPS32, 1
instance = comp, \LEDR[16]~reg0\, LEDR[16]~reg0, MIPS32, 1
instance = comp, \SW[17]~input\, SW[17]~input, MIPS32, 1
instance = comp, \LEDR[17]~reg0\, LEDR[17]~reg0, MIPS32, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, MIPS32, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, MIPS32, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~1\, auto_hub|shadow_jsm|tms_cnt~1, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[0]\, auto_hub|shadow_jsm|tms_cnt[0], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~2\, auto_hub|shadow_jsm|tms_cnt~2, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[1]\, auto_hub|shadow_jsm|tms_cnt[1], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~0\, auto_hub|shadow_jsm|tms_cnt~0, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[2]\, auto_hub|shadow_jsm|tms_cnt[2], MIPS32, 1
instance = comp, \auto_hub|node_ena_proc~1\, auto_hub|node_ena_proc~1, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[9]\, auto_hub|shadow_jsm|state[9], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~0\, auto_hub|shadow_jsm|state~0, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[0]\, auto_hub|shadow_jsm|state[0], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~4\, auto_hub|shadow_jsm|state~4, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[4]\, auto_hub|shadow_jsm|state[4], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~5\, auto_hub|shadow_jsm|state~5, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[5]\, auto_hub|shadow_jsm|state[5], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~6\, auto_hub|shadow_jsm|state~6, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[6]\, auto_hub|shadow_jsm|state[6], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~7\, auto_hub|shadow_jsm|state~7, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[7]\, auto_hub|shadow_jsm|state[7], MIPS32, 1
instance = comp, \auto_hub|irf_proc~0\, auto_hub|irf_proc~0, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[8]\, auto_hub|shadow_jsm|state[8], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~1\, auto_hub|shadow_jsm|state~1, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[1]\, auto_hub|shadow_jsm|state[1], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~2\, auto_hub|shadow_jsm|state~2, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[2]\, auto_hub|shadow_jsm|state[2], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~3\, auto_hub|shadow_jsm|state~3, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[3]\, auto_hub|shadow_jsm|state[3], MIPS32, 1
instance = comp, \auto_hub|tdo~4\, auto_hub|tdo~4, MIPS32, 1
instance = comp, \auto_hub|tdo_bypass_reg~0\, auto_hub|tdo_bypass_reg~0, MIPS32, 1
instance = comp, \auto_hub|tdo_bypass_reg\, auto_hub|tdo_bypass_reg, MIPS32, 1
instance = comp, \auto_hub|irsr_reg~5\, auto_hub|irsr_reg~5, MIPS32, 1
instance = comp, \~QIC_CREATED_GND~I\, ~QIC_CREATED_GND~I, MIPS32, 1
instance = comp, \auto_hub|clr_reg_proc~0\, auto_hub|clr_reg_proc~0, MIPS32, 1
instance = comp, \auto_hub|clr_reg\, auto_hub|clr_reg, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~8\, auto_hub|shadow_jsm|state~8, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[10]\, auto_hub|shadow_jsm|state[10], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~10\, auto_hub|shadow_jsm|state~10, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[12]\, auto_hub|shadow_jsm|state[12], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~11\, auto_hub|shadow_jsm|state~11, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[13]\, auto_hub|shadow_jsm|state[13], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~12\, auto_hub|shadow_jsm|state~12, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[14]\, auto_hub|shadow_jsm|state[14], MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state~9\, auto_hub|shadow_jsm|state~9, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[11]\, auto_hub|shadow_jsm|state[11], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[9]\, auto_hub|jtag_ir_reg[9], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[8]\, auto_hub|jtag_ir_reg[8], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[7]~feeder\, auto_hub|jtag_ir_reg[7]~feeder, MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[7]\, auto_hub|jtag_ir_reg[7], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[6]~feeder\, auto_hub|jtag_ir_reg[6]~feeder, MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[6]\, auto_hub|jtag_ir_reg[6], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[5]~feeder\, auto_hub|jtag_ir_reg[5]~feeder, MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[5]\, auto_hub|jtag_ir_reg[5], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[4]\, auto_hub|jtag_ir_reg[4], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[3]\, auto_hub|jtag_ir_reg[3], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[2]\, auto_hub|jtag_ir_reg[2], MIPS32, 1
instance = comp, \auto_hub|Equal0~1\, auto_hub|Equal0~1, MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[1]~feeder\, auto_hub|jtag_ir_reg[1]~feeder, MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[1]\, auto_hub|jtag_ir_reg[1], MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[0]~feeder\, auto_hub|jtag_ir_reg[0]~feeder, MIPS32, 1
instance = comp, \auto_hub|jtag_ir_reg[0]\, auto_hub|jtag_ir_reg[0], MIPS32, 1
instance = comp, \auto_hub|Equal1~0\, auto_hub|Equal1~0, MIPS32, 1
instance = comp, \auto_hub|virtual_ir_dr_scan_proc~0\, auto_hub|virtual_ir_dr_scan_proc~0, MIPS32, 1
instance = comp, \auto_hub|virtual_ir_scan_reg\, auto_hub|virtual_ir_scan_reg, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[8]\, auto_hub|irsr_reg[8], MIPS32, 1
instance = comp, \auto_hub|irf_reg~5\, auto_hub|irf_reg~5, MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][0]~1\, auto_hub|irf_reg[1][0]~1, MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][0]~2\, auto_hub|irf_reg[1][0]~2, MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][0]~3\, auto_hub|irf_reg[1][0]~3, MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][2]\, auto_hub|irf_reg[1][2], MIPS32, 1
instance = comp, \auto_hub|irsr_reg~3\, auto_hub|irsr_reg~3, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[3]~8\, auto_hub|irsr_reg[3]~8, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[3]~9\, auto_hub|irsr_reg[3]~9, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[3]\, auto_hub|irsr_reg[3], MIPS32, 1
instance = comp, \auto_hub|irsr_reg[4]~1\, auto_hub|irsr_reg[4]~1, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[0]~2\, auto_hub|irsr_reg[0]~2, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[2]\, auto_hub|irsr_reg[2], MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[2]~3\, auto_hub|hub_mode_reg[2]~3, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[1]~1\, auto_hub|hub_mode_reg[1]~1, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[1]~4\, auto_hub|hub_mode_reg[1]~4, MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[1]\, auto_hub|hub_mode_reg[1], MIPS32, 1
instance = comp, \auto_hub|irf_reg~4\, auto_hub|irf_reg~4, MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][1]\, auto_hub|irf_reg[1][1], MIPS32, 1
instance = comp, \auto_hub|irsr_reg~4\, auto_hub|irsr_reg~4, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[1]\, auto_hub|irsr_reg[1], MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg~0\, auto_hub|shadow_irf_reg~0, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][3]~1\, auto_hub|shadow_irf_reg[1][3]~1, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][0]~2\, auto_hub|shadow_irf_reg[1][0]~2, MIPS32, 1
instance = comp, \auto_hub|shadow_irf_reg[1][0]\, auto_hub|shadow_irf_reg[1][0], MIPS32, 1
instance = comp, \auto_hub|irf_reg~0\, auto_hub|irf_reg~0, MIPS32, 1
instance = comp, \auto_hub|irf_reg[1][0]\, auto_hub|irf_reg[1][0], MIPS32, 1
instance = comp, \auto_hub|irsr_reg~0\, auto_hub|irsr_reg~0, MIPS32, 1
instance = comp, \auto_hub|irsr_reg[0]\, auto_hub|irsr_reg[0], MIPS32, 1
instance = comp, \auto_hub|hub_mode_reg[1]~0\, auto_hub|hub_mode_reg[1]~0, MIPS32, 1
instance = comp, \auto_hub|tdo~0\, auto_hub|tdo~0, MIPS32, 1
instance = comp, \auto_hub|tdo~1\, auto_hub|tdo~1, MIPS32, 1
instance = comp, \auto_hub|tdo~2\, auto_hub|tdo~2, MIPS32, 1
instance = comp, \auto_hub|tdo~5\, auto_hub|tdo~5, MIPS32, 1
instance = comp, \auto_hub|tdo\, auto_hub|tdo, MIPS32, 1
instance = comp, \auto_hub|tdo~_wirecell\, auto_hub|tdo~_wirecell, MIPS32, 1
instance = comp, \auto_hub|clr_reg~_wirecell\, auto_hub|clr_reg~_wirecell, MIPS32, 1
instance = comp, \auto_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|shadow_jsm|state[0]~_wirecell, MIPS32, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|trigger_out_ff\, auto_signaltap_0|sld_signaltap_body|trigger_out_ff, MIPS32, 1
