// Seed: 90484830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output supply0 id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1;
  assign id_6 = id_8;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0
);
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd15
) (
    input supply1 _id_0
);
  logic [id_0 : "" <->  id_0] id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
