{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640620672956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640620672957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 23:57:52 2021 " "Processing started: Mon Dec 27 23:57:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640620672957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620672957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620672957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640620673773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640620673773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medikitverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file medikitverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 mediKitVerilog " "Found entity 1: mediKitVerilog" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numkeyandsegdriver.v(61) " "Verilog HDL information at numkeyandsegdriver.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640620684324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numkeyandsegdriver.v(252) " "Verilog HDL information at numkeyandsegdriver.v(252): always construct contains both blocking and non-blocking assignments" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640620684324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numkeyandsegdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file numkeyandsegdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 numKeyAndSegDriver " "Found entity 1: numKeyAndSegDriver" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.v 1 1 " "Found 1 design units, including 1 entities, in source file leddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDdriver " "Found entity 1: LEDdriver" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDdecoder " "Found entity 1: LCDdecoder" {  } { { "lcddecoder.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcddecoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602driver.v(57) " "Verilog HDL information at lcd1602driver.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640620684332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602driver " "Found entity 1: LCD1602driver" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticedriver.v 1 1 " "Found 1 design units, including 1 entities, in source file latticedriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 latticeDriver " "Found entity 1: latticeDriver" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinput.v 1 1 " "Found 1 design units, including 1 entities, in source file keyinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyInput " "Found entity 1: keyInput" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_500.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_500 " "Found entity 1: freqDiv_500" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_250.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_250 " "Found entity 1: freqDiv_250" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_20.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_20 " "Found entity 1: freqDiv_20" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_125.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_125 " "Found entity 1: freqDiv_125" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_1000 " "Found entity 1: freqDiv_1000" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buzzerdriver.v(38) " "Verilog HDL information at buzzerdriver.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640620684346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzerdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzerdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzerDriver " "Found entity 1: buzzerDriver" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640620684347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mediKitVerilog " "Elaborating entity \"mediKitVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640620684465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyInput keyInput:b2v_inst " "Elaborating entity \"keyInput\" for hierarchy \"keyInput:b2v_inst\"" {  } { { "mediKitVerilog.v" "b2v_inst" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684467 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn0 keyinput.v(52) " "Verilog HDL Always Construct warning at keyinput.v(52): variable \"btn0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684468 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp1 keyinput.v(53) " "Verilog HDL Always Construct warning at keyinput.v(53): variable \"resetmp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684468 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn1 keyinput.v(54) " "Verilog HDL Always Construct warning at keyinput.v(54): variable \"btn1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684468 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp3 keyinput.v(55) " "Verilog HDL Always Construct warning at keyinput.v(55): variable \"resetmp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684468 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp5 keyinput.v(56) " "Verilog HDL Always Construct warning at keyinput.v(56): variable \"resetmp5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684468 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn2 keyinput.v(57) " "Verilog HDL Always Construct warning at keyinput.v(57): variable \"btn2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684468 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp7 keyinput.v(58) " "Verilog HDL Always Construct warning at keyinput.v(58): variable \"resetmp7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684468 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn3 keyinput.v(59) " "Verilog HDL Always Construct warning at keyinput.v(59): variable \"btn3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684468 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp9 keyinput.v(60) " "Verilog HDL Always Construct warning at keyinput.v(60): variable \"resetmp9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684469 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn4 keyinput.v(61) " "Verilog HDL Always Construct warning at keyinput.v(61): variable \"btn4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684469 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp11 keyinput.v(62) " "Verilog HDL Always Construct warning at keyinput.v(62): variable \"resetmp11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684469 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn5 keyinput.v(63) " "Verilog HDL Always Construct warning at keyinput.v(63): variable \"btn5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684469 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetmp13 keyinput.v(64) " "Verilog HDL Always Construct warning at keyinput.v(64): variable \"resetmp13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684469 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btn6 keyinput.v(65) " "Verilog HDL Always Construct warning at keyinput.v(65): variable \"btn6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684469 "|mediKitVerilog|keyInput:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:b2v_inst14 " "Elaborating entity \"main\" for hierarchy \"main:b2v_inst14\"" {  } { { "mediKitVerilog.v" "b2v_inst14" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684469 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(73) " "Verilog HDL Always Construct warning at main.v(73): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(76) " "Verilog HDL Always Construct warning at main.v(76): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(76) " "Verilog HDL assignment warning at main.v(76): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(81) " "Verilog HDL Always Construct warning at main.v(81): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b1 main.v(85) " "Verilog HDL Always Construct warning at main.v(85): variable \"cnt_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b1 main.v(88) " "Verilog HDL Always Construct warning at main.v(88): variable \"cnt_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(88) " "Verilog HDL assignment warning at main.v(88): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b1 main.v(80) " "Verilog HDL Always Construct warning at main.v(80): inferring latch(es) for variable \"cnt_b1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(93) " "Verilog HDL Always Construct warning at main.v(93): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(97) " "Verilog HDL Always Construct warning at main.v(97): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684473 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(100) " "Verilog HDL Always Construct warning at main.v(100): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(100) " "Verilog HDL assignment warning at main.v(100): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b4 main.v(92) " "Verilog HDL Always Construct warning at main.v(92): inferring latch(es) for variable \"cnt_b4\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(105) " "Verilog HDL Always Construct warning at main.v(105): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(112) " "Verilog HDL Always Construct warning at main.v(112): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(112) " "Verilog HDL assignment warning at main.v(112): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b5 main.v(104) " "Verilog HDL Always Construct warning at main.v(104): inferring latch(es) for variable \"cnt_b5\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(117) " "Verilog HDL Always Construct warning at main.v(117): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b2 main.v(121) " "Verilog HDL Always Construct warning at main.v(121): variable \"cnt_b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b2 main.v(124) " "Verilog HDL Always Construct warning at main.v(124): variable \"cnt_b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(124) " "Verilog HDL assignment warning at main.v(124): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b2 main.v(116) " "Verilog HDL Always Construct warning at main.v(116): inferring latch(es) for variable \"cnt_b2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(129) " "Verilog HDL Always Construct warning at main.v(129): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(133) " "Verilog HDL Always Construct warning at main.v(133): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(136) " "Verilog HDL Always Construct warning at main.v(136): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(136) " "Verilog HDL assignment warning at main.v(136): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b6 main.v(128) " "Verilog HDL Always Construct warning at main.v(128): inferring latch(es) for variable \"cnt_b6\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(154) " "Verilog HDL Always Construct warning at main.v(154): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(159) " "Verilog HDL Always Construct warning at main.v(159): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(164) " "Verilog HDL Always Construct warning at main.v(164): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684474 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(166) " "Verilog HDL Always Construct warning at main.v(166): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(171) " "Verilog HDL Always Construct warning at main.v(171): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(176) " "Verilog HDL Always Construct warning at main.v(176): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(178) " "Verilog HDL Always Construct warning at main.v(178): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(183) " "Verilog HDL Always Construct warning at main.v(183): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(193) " "Verilog HDL Always Construct warning at main.v(193): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(193) " "Verilog HDL Always Construct warning at main.v(193): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(193) " "Verilog HDL Always Construct warning at main.v(193): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(193) " "Verilog HDL Always Construct warning at main.v(193): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(195) " "Verilog HDL Always Construct warning at main.v(195): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(195) " "Verilog HDL Always Construct warning at main.v(195): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(195) " "Verilog HDL Always Construct warning at main.v(195): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(195) " "Verilog HDL Always Construct warning at main.v(195): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(197) " "Verilog HDL Always Construct warning at main.v(197): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(197) " "Verilog HDL Always Construct warning at main.v(197): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(197) " "Verilog HDL Always Construct warning at main.v(197): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(197) " "Verilog HDL Always Construct warning at main.v(197): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(204) " "Verilog HDL Always Construct warning at main.v(204): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(204) " "Verilog HDL Always Construct warning at main.v(204): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(204) " "Verilog HDL Always Construct warning at main.v(204): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(204) " "Verilog HDL Always Construct warning at main.v(204): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(207) " "Verilog HDL Always Construct warning at main.v(207): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(207) " "Verilog HDL assignment warning at main.v(207): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684475 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(209) " "Verilog HDL Always Construct warning at main.v(209): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(209) " "Verilog HDL Always Construct warning at main.v(209): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(209) " "Verilog HDL Always Construct warning at main.v(209): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(209) " "Verilog HDL Always Construct warning at main.v(209): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(212) " "Verilog HDL Always Construct warning at main.v(212): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(212) " "Verilog HDL assignment warning at main.v(212): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(217) " "Verilog HDL Always Construct warning at main.v(217): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(217) " "Verilog HDL assignment warning at main.v(217): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(226) " "Verilog HDL Always Construct warning at main.v(226): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(231) " "Verilog HDL Always Construct warning at main.v(231): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(231) " "Verilog HDL Always Construct warning at main.v(231): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(231) " "Verilog HDL Always Construct warning at main.v(231): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(231) " "Verilog HDL Always Construct warning at main.v(231): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(234) " "Verilog HDL Always Construct warning at main.v(234): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(234) " "Verilog HDL assignment warning at main.v(234): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(236) " "Verilog HDL Always Construct warning at main.v(236): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(236) " "Verilog HDL Always Construct warning at main.v(236): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(236) " "Verilog HDL Always Construct warning at main.v(236): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(236) " "Verilog HDL Always Construct warning at main.v(236): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(239) " "Verilog HDL Always Construct warning at main.v(239): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(239) " "Verilog HDL assignment warning at main.v(239): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(244) " "Verilog HDL Always Construct warning at main.v(244): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684476 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(244) " "Verilog HDL assignment warning at main.v(244): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(253) " "Verilog HDL Always Construct warning at main.v(253): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(258) " "Verilog HDL Always Construct warning at main.v(258): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(258) " "Verilog HDL Always Construct warning at main.v(258): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(258) " "Verilog HDL Always Construct warning at main.v(258): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(258) " "Verilog HDL Always Construct warning at main.v(258): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(261) " "Verilog HDL Always Construct warning at main.v(261): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(261) " "Verilog HDL assignment warning at main.v(261): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(263) " "Verilog HDL Always Construct warning at main.v(263): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(263) " "Verilog HDL Always Construct warning at main.v(263): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(263) " "Verilog HDL Always Construct warning at main.v(263): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(263) " "Verilog HDL Always Construct warning at main.v(263): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(266) " "Verilog HDL Always Construct warning at main.v(266): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(266) " "Verilog HDL assignment warning at main.v(266): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(271) " "Verilog HDL Always Construct warning at main.v(271): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(271) " "Verilog HDL assignment warning at main.v(271): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(280) " "Verilog HDL Always Construct warning at main.v(280): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cur_state main.v(140) " "Verilog HDL Always Construct warning at main.v(140): inferring latch(es) for variable \"cur_state\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u1 main.v(140) " "Verilog HDL Always Construct warning at main.v(140): inferring latch(es) for variable \"cnt_u1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u2 main.v(140) " "Verilog HDL Always Construct warning at main.v(140): inferring latch(es) for variable \"cnt_u2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u3 main.v(140) " "Verilog HDL Always Construct warning at main.v(140): inferring latch(es) for variable \"cnt_u3\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp1 main.v(289) " "Verilog HDL Always Construct warning at main.v(289): inferring latch(es) for variable \"temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 289 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684477 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(322) " "Verilog HDL Always Construct warning at main.v(322): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(323) " "Verilog HDL Always Construct warning at main.v(323): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(327) " "Verilog HDL Always Construct warning at main.v(327): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(328) " "Verilog HDL Always Construct warning at main.v(328): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(332) " "Verilog HDL Always Construct warning at main.v(332): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(333) " "Verilog HDL Always Construct warning at main.v(333): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(337) " "Verilog HDL Always Construct warning at main.v(337): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(338) " "Verilog HDL Always Construct warning at main.v(338): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(342) " "Verilog HDL Always Construct warning at main.v(342): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(343) " "Verilog HDL Always Construct warning at main.v(343): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(347) " "Verilog HDL Always Construct warning at main.v(347): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(348) " "Verilog HDL Always Construct warning at main.v(348): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(319) " "Verilog HDL Case Statement information at main.v(319): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 319 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rb1 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"rb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rb2 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"rb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gs1 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"gs1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gb1 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"gb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gs2 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"gs2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gb2 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"gb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ys1 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"ys1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684478 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yb1 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"yb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ys2 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"ys2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yb2 main.v(317) " "Verilog HDL Always Construct warning at main.v(317): inferring latch(es) for variable \"yb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[0\] main.v(317) " "Inferred latch for \"yb2\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[1\] main.v(317) " "Inferred latch for \"yb2\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[2\] main.v(317) " "Inferred latch for \"yb2\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[3\] main.v(317) " "Inferred latch for \"yb2\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[4\] main.v(317) " "Inferred latch for \"yb2\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[5\] main.v(317) " "Inferred latch for \"yb2\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[6\] main.v(317) " "Inferred latch for \"yb2\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[0\] main.v(317) " "Inferred latch for \"ys2\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[1\] main.v(317) " "Inferred latch for \"ys2\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[2\] main.v(317) " "Inferred latch for \"ys2\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[3\] main.v(317) " "Inferred latch for \"ys2\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[4\] main.v(317) " "Inferred latch for \"ys2\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[5\] main.v(317) " "Inferred latch for \"ys2\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[6\] main.v(317) " "Inferred latch for \"ys2\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[0\] main.v(317) " "Inferred latch for \"yb1\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[1\] main.v(317) " "Inferred latch for \"yb1\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[2\] main.v(317) " "Inferred latch for \"yb1\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[3\] main.v(317) " "Inferred latch for \"yb1\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[4\] main.v(317) " "Inferred latch for \"yb1\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[5\] main.v(317) " "Inferred latch for \"yb1\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[6\] main.v(317) " "Inferred latch for \"yb1\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[0\] main.v(317) " "Inferred latch for \"ys1\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684479 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[1\] main.v(317) " "Inferred latch for \"ys1\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[2\] main.v(317) " "Inferred latch for \"ys1\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[3\] main.v(317) " "Inferred latch for \"ys1\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[4\] main.v(317) " "Inferred latch for \"ys1\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[5\] main.v(317) " "Inferred latch for \"ys1\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[6\] main.v(317) " "Inferred latch for \"ys1\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[0\] main.v(317) " "Inferred latch for \"gb2\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[1\] main.v(317) " "Inferred latch for \"gb2\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[2\] main.v(317) " "Inferred latch for \"gb2\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[3\] main.v(317) " "Inferred latch for \"gb2\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[4\] main.v(317) " "Inferred latch for \"gb2\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[5\] main.v(317) " "Inferred latch for \"gb2\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[6\] main.v(317) " "Inferred latch for \"gb2\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[0\] main.v(317) " "Inferred latch for \"gs2\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[1\] main.v(317) " "Inferred latch for \"gs2\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[2\] main.v(317) " "Inferred latch for \"gs2\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[3\] main.v(317) " "Inferred latch for \"gs2\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[4\] main.v(317) " "Inferred latch for \"gs2\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[5\] main.v(317) " "Inferred latch for \"gs2\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[6\] main.v(317) " "Inferred latch for \"gs2\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[0\] main.v(317) " "Inferred latch for \"gb1\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[1\] main.v(317) " "Inferred latch for \"gb1\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[2\] main.v(317) " "Inferred latch for \"gb1\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684480 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[3\] main.v(317) " "Inferred latch for \"gb1\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[4\] main.v(317) " "Inferred latch for \"gb1\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[5\] main.v(317) " "Inferred latch for \"gb1\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[6\] main.v(317) " "Inferred latch for \"gb1\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[0\] main.v(317) " "Inferred latch for \"gs1\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[1\] main.v(317) " "Inferred latch for \"gs1\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[2\] main.v(317) " "Inferred latch for \"gs1\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[3\] main.v(317) " "Inferred latch for \"gs1\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[4\] main.v(317) " "Inferred latch for \"gs1\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[5\] main.v(317) " "Inferred latch for \"gs1\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[6\] main.v(317) " "Inferred latch for \"gs1\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[0\] main.v(317) " "Inferred latch for \"rb2\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[1\] main.v(317) " "Inferred latch for \"rb2\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[2\] main.v(317) " "Inferred latch for \"rb2\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[3\] main.v(317) " "Inferred latch for \"rb2\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[4\] main.v(317) " "Inferred latch for \"rb2\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[5\] main.v(317) " "Inferred latch for \"rb2\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[6\] main.v(317) " "Inferred latch for \"rb2\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] main.v(317) " "Inferred latch for \"rs2\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] main.v(317) " "Inferred latch for \"rs2\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] main.v(317) " "Inferred latch for \"rs2\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] main.v(317) " "Inferred latch for \"rs2\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] main.v(317) " "Inferred latch for \"rs2\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[5\] main.v(317) " "Inferred latch for \"rs2\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[6\] main.v(317) " "Inferred latch for \"rs2\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[0\] main.v(317) " "Inferred latch for \"rb1\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[1\] main.v(317) " "Inferred latch for \"rb1\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[2\] main.v(317) " "Inferred latch for \"rb1\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[3\] main.v(317) " "Inferred latch for \"rb1\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684481 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[4\] main.v(317) " "Inferred latch for \"rb1\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[5\] main.v(317) " "Inferred latch for \"rb1\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[6\] main.v(317) " "Inferred latch for \"rb1\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] main.v(317) " "Inferred latch for \"rs1\[0\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] main.v(317) " "Inferred latch for \"rs1\[1\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] main.v(317) " "Inferred latch for \"rs1\[2\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] main.v(317) " "Inferred latch for \"rs1\[3\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] main.v(317) " "Inferred latch for \"rs1\[4\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[5\] main.v(317) " "Inferred latch for \"rs1\[5\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[6\] main.v(317) " "Inferred latch for \"rs1\[6\]\" at main.v(317)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1.0101 main.v(289) " "Inferred latch for \"temp1.0101\" at main.v(289)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1.0000 main.v(289) " "Inferred latch for \"temp1.0000\" at main.v(289)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[0\] main.v(140) " "Inferred latch for \"cnt_u3\[0\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[1\] main.v(140) " "Inferred latch for \"cnt_u3\[1\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[2\] main.v(140) " "Inferred latch for \"cnt_u3\[2\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[3\] main.v(140) " "Inferred latch for \"cnt_u3\[3\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[4\] main.v(140) " "Inferred latch for \"cnt_u3\[4\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[0\] main.v(140) " "Inferred latch for \"cnt_u2\[0\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[1\] main.v(140) " "Inferred latch for \"cnt_u2\[1\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[2\] main.v(140) " "Inferred latch for \"cnt_u2\[2\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[3\] main.v(140) " "Inferred latch for \"cnt_u2\[3\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[4\] main.v(140) " "Inferred latch for \"cnt_u2\[4\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[0\] main.v(140) " "Inferred latch for \"cnt_u1\[0\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[1\] main.v(140) " "Inferred latch for \"cnt_u1\[1\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[2\] main.v(140) " "Inferred latch for \"cnt_u1\[2\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[3\] main.v(140) " "Inferred latch for \"cnt_u1\[3\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[4\] main.v(140) " "Inferred latch for \"cnt_u1\[4\]\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1111 main.v(140) " "Inferred latch for \"cur_state.1111\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684482 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1100 main.v(140) " "Inferred latch for \"cur_state.1100\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1011 main.v(140) " "Inferred latch for \"cur_state.1011\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1010 main.v(140) " "Inferred latch for \"cur_state.1010\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1000 main.v(140) " "Inferred latch for \"cur_state.1000\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0111 main.v(140) " "Inferred latch for \"cur_state.0111\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0110 main.v(140) " "Inferred latch for \"cur_state.0110\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0101 main.v(140) " "Inferred latch for \"cur_state.0101\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0100 main.v(140) " "Inferred latch for \"cur_state.0100\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0011 main.v(140) " "Inferred latch for \"cur_state.0011\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0010 main.v(140) " "Inferred latch for \"cur_state.0010\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0001 main.v(140) " "Inferred latch for \"cur_state.0001\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0000 main.v(140) " "Inferred latch for \"cur_state.0000\" at main.v(140)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b6\[0\] main.v(128) " "Inferred latch for \"cnt_b6\[0\]\" at main.v(128)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b2\[0\] main.v(116) " "Inferred latch for \"cnt_b2\[0\]\" at main.v(116)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b5\[0\] main.v(104) " "Inferred latch for \"cnt_b5\[0\]\" at main.v(104)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b5\[1\] main.v(104) " "Inferred latch for \"cnt_b5\[1\]\" at main.v(104)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b4\[0\] main.v(92) " "Inferred latch for \"cnt_b4\[0\]\" at main.v(92)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b4\[1\] main.v(92) " "Inferred latch for \"cnt_b4\[1\]\" at main.v(92)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b1\[0\] main.v(80) " "Inferred latch for \"cnt_b1\[0\]\" at main.v(80)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b1\[1\] main.v(80) " "Inferred latch for \"cnt_b1\[1\]\" at main.v(80)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684483 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_1000 freqDiv_1000:b2v_inst23 " "Elaborating entity \"freqDiv_1000\" for hierarchy \"freqDiv_1000:b2v_inst23\"" {  } { { "mediKitVerilog.v" "b2v_inst23" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684484 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_1000.v(27) " "Verilog HDL Always Construct warning at freqdiv_1000.v(27): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684485 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_1000.v(30) " "Verilog HDL Always Construct warning at freqdiv_1000.v(30): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684485 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_1000.v(33) " "Verilog HDL Always Construct warning at freqdiv_1000.v(33): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684485 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqdiv_1000.v(33) " "Verilog HDL assignment warning at freqdiv_1000.v(33): truncated value with size 32 to match size of target (9)" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684485 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_1000.v(24) " "Verilog HDL Always Construct warning at freqdiv_1000.v(24): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684485 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_1000.v(24) " "Inferred latch for \"clktmp\" at freqdiv_1000.v(24)" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684486 "|mediKitVerilog|freqDiv_1000:b2v_inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_500 freqDiv_500:b2v_inst26 " "Elaborating entity \"freqDiv_500\" for hierarchy \"freqDiv_500:b2v_inst26\"" {  } { { "mediKitVerilog.v" "b2v_inst26" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684491 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_500.v(26) " "Verilog HDL Always Construct warning at freqdiv_500.v(26): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684492 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_500.v(29) " "Verilog HDL Always Construct warning at freqdiv_500.v(29): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684492 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_500.v(32) " "Verilog HDL Always Construct warning at freqdiv_500.v(32): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684492 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 freqdiv_500.v(32) " "Verilog HDL assignment warning at freqdiv_500.v(32): truncated value with size 32 to match size of target (8)" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684492 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_500.v(23) " "Verilog HDL Always Construct warning at freqdiv_500.v(23): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684493 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_500.v(23) " "Inferred latch for \"clktmp\" at freqdiv_500.v(23)" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684493 "|mediKitVerilog|freqDiv_500:b2v_inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_250 freqDiv_250:b2v_inst28 " "Elaborating entity \"freqDiv_250\" for hierarchy \"freqDiv_250:b2v_inst28\"" {  } { { "mediKitVerilog.v" "b2v_inst28" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684498 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_250.v(27) " "Verilog HDL Always Construct warning at freqdiv_250.v(27): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684498 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_250.v(30) " "Verilog HDL Always Construct warning at freqdiv_250.v(30): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684499 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_250.v(33) " "Verilog HDL Always Construct warning at freqdiv_250.v(33): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684499 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 freqdiv_250.v(33) " "Verilog HDL assignment warning at freqdiv_250.v(33): truncated value with size 32 to match size of target (7)" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684499 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_250.v(24) " "Verilog HDL Always Construct warning at freqdiv_250.v(24): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684499 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_250.v(24) " "Inferred latch for \"clktmp\" at freqdiv_250.v(24)" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684499 "|mediKitVerilog|freqDiv_250:b2v_inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_125 freqDiv_125:b2v_inst29 " "Elaborating entity \"freqDiv_125\" for hierarchy \"freqDiv_125:b2v_inst29\"" {  } { { "mediKitVerilog.v" "b2v_inst29" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684504 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_125.v(27) " "Verilog HDL Always Construct warning at freqdiv_125.v(27): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684505 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_125.v(30) " "Verilog HDL Always Construct warning at freqdiv_125.v(30): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684505 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_125.v(33) " "Verilog HDL Always Construct warning at freqdiv_125.v(33): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684505 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 freqdiv_125.v(33) " "Verilog HDL assignment warning at freqdiv_125.v(33): truncated value with size 32 to match size of target (6)" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684505 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_125.v(24) " "Verilog HDL Always Construct warning at freqdiv_125.v(24): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684505 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_125.v(24) " "Inferred latch for \"clktmp\" at freqdiv_125.v(24)" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684505 "|mediKitVerilog|freqDiv_125:b2v_inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latticeDriver latticeDriver:b2v_inst30 " "Elaborating entity \"latticeDriver\" for hierarchy \"latticeDriver:b2v_inst30\"" {  } { { "mediKitVerilog.v" "b2v_inst30" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684506 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel8 latticedriver.v(43) " "Verilog HDL Always Construct warning at latticedriver.v(43): variable \"sel8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684508 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 latticedriver.v(43) " "Verilog HDL assignment warning at latticedriver.v(43): truncated value with size 32 to match size of target (3)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684508 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2 latticedriver.v(50) " "Verilog HDL Always Construct warning at latticedriver.v(50): variable \"sel2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684508 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(50) " "Verilog HDL assignment warning at latticedriver.v(50): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684508 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(57) " "Verilog HDL Always Construct warning at latticedriver.v(57): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684508 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(57) " "Verilog HDL assignment warning at latticedriver.v(57): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684508 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_4 latticedriver.v(64) " "Verilog HDL Always Construct warning at latticedriver.v(64): variable \"sel2_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684508 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(64) " "Verilog HDL assignment warning at latticedriver.v(64): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684508 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(71) " "Verilog HDL Always Construct warning at latticedriver.v(71): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(71) " "Verilog HDL assignment warning at latticedriver.v(71): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(183) " "Verilog HDL Always Construct warning at latticedriver.v(183): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(288) " "Verilog HDL Always Construct warning at latticedriver.v(288): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(393) " "Verilog HDL Always Construct warning at latticedriver.v(393): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(498) " "Verilog HDL Always Construct warning at latticedriver.v(498): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(604) " "Verilog HDL Always Construct warning at latticedriver.v(604): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 604 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(709) " "Verilog HDL Always Construct warning at latticedriver.v(709): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 709 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_r latticedriver.v(75) " "Verilog HDL Always Construct warning at latticedriver.v(75): inferring latch(es) for variable \"col_r\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_g latticedriver.v(75) " "Verilog HDL Always Construct warning at latticedriver.v(75): inferring latch(es) for variable \"col_g\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row latticedriver.v(75) " "Verilog HDL Always Construct warning at latticedriver.v(75): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] latticedriver.v(75) " "Inferred latch for \"row\[0\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] latticedriver.v(75) " "Inferred latch for \"row\[1\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] latticedriver.v(75) " "Inferred latch for \"row\[2\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684509 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] latticedriver.v(75) " "Inferred latch for \"row\[3\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] latticedriver.v(75) " "Inferred latch for \"row\[4\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] latticedriver.v(75) " "Inferred latch for \"row\[5\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] latticedriver.v(75) " "Inferred latch for \"row\[6\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] latticedriver.v(75) " "Inferred latch for \"row\[7\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] latticedriver.v(75) " "Inferred latch for \"col_g\[0\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] latticedriver.v(75) " "Inferred latch for \"col_g\[1\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] latticedriver.v(75) " "Inferred latch for \"col_g\[2\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] latticedriver.v(75) " "Inferred latch for \"col_g\[3\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] latticedriver.v(75) " "Inferred latch for \"col_g\[4\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] latticedriver.v(75) " "Inferred latch for \"col_g\[5\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] latticedriver.v(75) " "Inferred latch for \"col_g\[6\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] latticedriver.v(75) " "Inferred latch for \"col_g\[7\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] latticedriver.v(75) " "Inferred latch for \"col_r\[0\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] latticedriver.v(75) " "Inferred latch for \"col_r\[1\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] latticedriver.v(75) " "Inferred latch for \"col_r\[2\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684510 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] latticedriver.v(75) " "Inferred latch for \"col_r\[3\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684511 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] latticedriver.v(75) " "Inferred latch for \"col_r\[4\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684511 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] latticedriver.v(75) " "Inferred latch for \"col_r\[5\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684511 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] latticedriver.v(75) " "Inferred latch for \"col_r\[6\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684511 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] latticedriver.v(75) " "Inferred latch for \"col_r\[7\]\" at latticedriver.v(75)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684511 "|mediKitVerilog|latticeDriver:b2v_inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzerDriver buzzerDriver:b2v_inst31 " "Elaborating entity \"buzzerDriver\" for hierarchy \"buzzerDriver:b2v_inst31\"" {  } { { "mediKitVerilog.v" "b2v_inst31" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684512 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count buzzerdriver.v(30) " "Verilog HDL Always Construct warning at buzzerdriver.v(30): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684512 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count buzzerdriver.v(33) " "Verilog HDL Always Construct warning at buzzerdriver.v(33): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684512 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzerdriver.v(33) " "Verilog HDL assignment warning at buzzerdriver.v(33): truncated value with size 32 to match size of target (1)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684513 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 buzzerdriver.v(43) " "Verilog HDL Always Construct warning at buzzerdriver.v(43): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684513 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buz0 buzzerdriver.v(45) " "Verilog HDL Always Construct warning at buzzerdriver.v(45): variable \"buz0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684513 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c1 buzzerdriver.v(49) " "Verilog HDL Always Construct warning at buzzerdriver.v(49): variable \"c1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684513 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzerdriver.v(49) " "Verilog HDL assignment warning at buzzerdriver.v(49): truncated value with size 32 to match size of target (1)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684513 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buz0 buzzerdriver.v(38) " "Verilog HDL Always Construct warning at buzzerdriver.v(38): inferring latch(es) for variable \"buz0\", which holds its previous value in one or more paths through the always construct" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684513 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count buzzerdriver.v(57) " "Verilog HDL Always Construct warning at buzzerdriver.v(57): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684514 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_base buzzerdriver.v(59) " "Verilog HDL Always Construct warning at buzzerdriver.v(59): variable \"clk_base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684514 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buz0 buzzerdriver.v(61) " "Verilog HDL Always Construct warning at buzzerdriver.v(61): variable \"buz0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684514 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buz0 buzzerdriver.v(38) " "Inferred latch for \"buz0\" at buzzerdriver.v(38)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684514 "|mediKitVerilog|buzzerDriver:b2v_inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDdriver LEDdriver:b2v_inst32 " "Elaborating entity \"LEDdriver\" for hierarchy \"LEDdriver:b2v_inst32\"" {  } { { "mediKitVerilog.v" "b2v_inst32" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684519 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sta leddriver.v(46) " "Verilog HDL Always Construct warning at leddriver.v(46): variable \"sta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684520 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag leddriver.v(51) " "Verilog HDL Always Construct warning at leddriver.v(51): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684520 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag leddriver.v(57) " "Verilog HDL Always Construct warning at leddriver.v(57): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684520 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state leddriver.v(58) " "Verilog HDL Always Construct warning at leddriver.v(58): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684520 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led leddriver.v(42) " "Verilog HDL Always Construct warning at leddriver.v(42): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684520 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state leddriver.v(42) " "Verilog HDL Always Construct warning at leddriver.v(42): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684520 "|mediKitVerilog|LEDdriver:b2v_inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numKeyAndSegDriver numKeyAndSegDriver:b2v_inst34 " "Elaborating entity \"numKeyAndSegDriver\" for hierarchy \"numKeyAndSegDriver:b2v_inst34\"" {  } { { "mediKitVerilog.v" "b2v_inst34" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684521 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel4 numkeyandsegdriver.v(66) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(66): variable \"sel4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel4 numkeyandsegdriver.v(79) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(79): variable \"sel4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel4 numkeyandsegdriver.v(82) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(82): variable \"sel4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 numkeyandsegdriver.v(82) " "Verilog HDL assignment warning at numkeyandsegdriver.v(82): truncated value with size 32 to match size of target (2)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_in numkeyandsegdriver.v(93) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(93): variable \"state_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(108) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(108): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(121) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(121): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(134) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(134): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(147) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(147): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(150) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(150): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C numkeyandsegdriver.v(89) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(89): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_in numkeyandsegdriver.v(159) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(159): variable \"state_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684527 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(160) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(160): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(160) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(160): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 160 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_in numkeyandsegdriver.v(197) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(197): variable \"state_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel60 numkeyandsegdriver.v(204) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(204): variable \"sel60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel60 numkeyandsegdriver.v(222) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(222): variable \"sel60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums_temp numkeyandsegdriver.v(247) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(247): variable \"nums_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb_temp numkeyandsegdriver.v(248) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(248): variable \"numb_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nums_temp numkeyandsegdriver.v(156) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(156): inferring latch(es) for variable \"nums_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numb_temp numkeyandsegdriver.v(156) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(156): inferring latch(es) for variable \"numb_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count numkeyandsegdriver.v(260) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(260): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp1 numkeyandsegdriver.v(266) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(266): variable \"seg_temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp3 numkeyandsegdriver.v(268) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(268): variable \"seg_temp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp5 numkeyandsegdriver.v(270) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(270): variable \"seg_temp5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684528 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp9 numkeyandsegdriver.v(272) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(272): variable \"seg_temp9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp11 numkeyandsegdriver.v(274) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(274): variable \"seg_temp11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp13 numkeyandsegdriver.v(276) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(276): variable \"seg_temp13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp7 numkeyandsegdriver.v(299) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(299): variable \"seg_temp7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp2 numkeyandsegdriver.v(307) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(307): variable \"seg_temp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp4 numkeyandsegdriver.v(309) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(309): variable \"seg_temp4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp6 numkeyandsegdriver.v(311) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(311): variable \"seg_temp6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp10 numkeyandsegdriver.v(313) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(313): variable \"seg_temp10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp12 numkeyandsegdriver.v(315) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(315): variable \"seg_temp12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp14 numkeyandsegdriver.v(317) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(317): variable \"seg_temp14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp8 numkeyandsegdriver.v(346) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(346): variable \"seg_temp8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 numkeyandsegdriver.v(351) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(351): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684529 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(376) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(376): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 numkeyandsegdriver.v(381) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(381): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(406) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(406): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 406 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 numkeyandsegdriver.v(411) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(411): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(436) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(436): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 436 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 numkeyandsegdriver.v(441) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(441): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(466) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(466): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 numkeyandsegdriver.v(471) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(471): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 471 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(496) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(496): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 496 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 numkeyandsegdriver.v(501) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(501): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 501 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(526) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(526): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 526 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count numkeyandsegdriver.v(252) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684530 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg numkeyandsegdriver.v(252) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp7 numkeyandsegdriver.v(252) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): inferring latch(es) for variable \"seg_temp7\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp8 numkeyandsegdriver.v(252) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): inferring latch(es) for variable \"seg_temp8\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_tempnb numkeyandsegdriver.v(252) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): inferring latch(es) for variable \"seg_tempnb\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_tempna numkeyandsegdriver.v(252) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): inferring latch(es) for variable \"seg_tempna\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pre numkeyandsegdriver.v(538) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(538): variable \"pre\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 538 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(538) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(538): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 538 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(542) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(542): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 542 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(554) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(554): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 554 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(554) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(554): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 554 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(592) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(592): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 592 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(592) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(592): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 592 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(630) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(630): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 630 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(630) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(630): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 630 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640620684531 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(668) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(668): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 668 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(668) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(668): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 668 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(706) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(706): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 706 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(706) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(706): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 706 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(744) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(744): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 744 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(744) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(744): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 744 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"pre\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp1 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp2 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp3 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp4 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp5 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp5\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp6 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp6\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684532 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp9 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp9\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp10 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp10\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp11 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp11\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp12 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp12\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp13 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp13\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp14 numkeyandsegdriver.v(536) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(536): inferring latch(es) for variable \"seg_temp14\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 numkeyandsegdriver.v(793) " "Verilog HDL assignment warning at numkeyandsegdriver.v(793): truncated value with size 32 to match size of target (6)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel60 numkeyandsegdriver.v(786) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(786): inferring latch(es) for variable \"sel60\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 786 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[0\] numkeyandsegdriver.v(786) " "Inferred latch for \"sel60\[0\]\" at numkeyandsegdriver.v(786)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[1\] numkeyandsegdriver.v(786) " "Inferred latch for \"sel60\[1\]\" at numkeyandsegdriver.v(786)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[2\] numkeyandsegdriver.v(786) " "Inferred latch for \"sel60\[2\]\" at numkeyandsegdriver.v(786)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[3\] numkeyandsegdriver.v(786) " "Inferred latch for \"sel60\[3\]\" at numkeyandsegdriver.v(786)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[4\] numkeyandsegdriver.v(786) " "Inferred latch for \"sel60\[4\]\" at numkeyandsegdriver.v(786)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684533 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel60\[5\] numkeyandsegdriver.v(786) " "Inferred latch for \"sel60\[5\]\" at numkeyandsegdriver.v(786)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp14\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp14\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp14\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp14\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp14\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp14\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp14\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp13\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp13\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp13\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp13\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp13\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp13\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp13\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp12\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684534 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp12\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp12\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp12\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp12\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp12\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp12\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp11\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp11\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp11\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp11\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp11\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp11\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp11\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp10\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp10\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp10\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684535 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp10\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp10\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp10\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp10\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp9\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp9\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp9\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp9\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp9\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp9\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp9\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp6\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp6\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp6\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp6\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684536 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp6\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp6\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp6\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp5\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp5\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp5\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp5\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp5\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp5\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp5\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp4\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp4\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp4\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp4\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp4\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684537 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp4\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp4\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp3\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp3\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp3\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp3\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp3\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp3\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp3\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp2\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp2\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp2\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp2\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp2\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp2\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp2\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[0\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp1\[0\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684538 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[1\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp1\[1\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[2\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp1\[2\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[3\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp1\[3\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[4\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp1\[4\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[5\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp1\[5\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[6\] numkeyandsegdriver.v(536) " "Inferred latch for \"seg_temp1\[6\]\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.10000 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.10000\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01111 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.01111\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01110 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.01110\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01101 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.01101\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01100 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.01100\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01011 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.01011\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01010 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.01010\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01001 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.01001\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684539 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01000 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.01000\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00111 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.00111\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00110 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.00110\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00101 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.00101\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00100 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.00100\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00011 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.00011\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00010 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.00010\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00001 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.00001\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00000 numkeyandsegdriver.v(536) " "Inferred latch for \"pre.00000\" at numkeyandsegdriver.v(536)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 536 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[0\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempna\[0\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[1\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempna\[1\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[2\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempna\[2\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[3\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempna\[3\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[4\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempna\[4\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684540 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[5\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempna\[5\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[6\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempna\[6\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[0\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempnb\[0\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[1\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempnb\[1\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[2\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempnb\[2\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[3\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempnb\[3\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[4\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempnb\[4\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[5\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempnb\[5\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[6\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_tempnb\[6\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[0\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp8\[0\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[1\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp8\[1\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[2\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp8\[2\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[3\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp8\[3\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[4\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp8\[4\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[5\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp8\[5\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684541 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[6\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp8\[6\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[0\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp7\[0\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[1\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp7\[1\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[2\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp7\[2\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[3\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp7\[3\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[4\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp7\[4\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[5\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp7\[5\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[6\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg_temp7\[6\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg\[0\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg\[1\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg\[2\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg\[3\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg\[4\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg\[5\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684542 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] numkeyandsegdriver.v(252) " "Inferred latch for \"seg\[6\]\" at numkeyandsegdriver.v(252)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.111 numkeyandsegdriver.v(260) " "Inferred latch for \"p2.count.111\" at numkeyandsegdriver.v(260)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.110 numkeyandsegdriver.v(260) " "Inferred latch for \"p2.count.110\" at numkeyandsegdriver.v(260)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.101 numkeyandsegdriver.v(260) " "Inferred latch for \"p2.count.101\" at numkeyandsegdriver.v(260)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.100 numkeyandsegdriver.v(260) " "Inferred latch for \"p2.count.100\" at numkeyandsegdriver.v(260)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.011 numkeyandsegdriver.v(260) " "Inferred latch for \"p2.count.011\" at numkeyandsegdriver.v(260)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.010 numkeyandsegdriver.v(260) " "Inferred latch for \"p2.count.010\" at numkeyandsegdriver.v(260)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.001 numkeyandsegdriver.v(260) " "Inferred latch for \"p2.count.001\" at numkeyandsegdriver.v(260)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.000 numkeyandsegdriver.v(260) " "Inferred latch for \"p2.count.000\" at numkeyandsegdriver.v(260)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[0\] numkeyandsegdriver.v(156) " "Inferred latch for \"numb_temp\[0\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[1\] numkeyandsegdriver.v(156) " "Inferred latch for \"numb_temp\[1\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[2\] numkeyandsegdriver.v(156) " "Inferred latch for \"numb_temp\[2\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[3\] numkeyandsegdriver.v(156) " "Inferred latch for \"numb_temp\[3\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[4\] numkeyandsegdriver.v(156) " "Inferred latch for \"numb_temp\[4\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684543 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[5\] numkeyandsegdriver.v(156) " "Inferred latch for \"numb_temp\[5\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numb_temp\[6\] numkeyandsegdriver.v(156) " "Inferred latch for \"numb_temp\[6\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[0\] numkeyandsegdriver.v(156) " "Inferred latch for \"nums_temp\[0\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[1\] numkeyandsegdriver.v(156) " "Inferred latch for \"nums_temp\[1\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[2\] numkeyandsegdriver.v(156) " "Inferred latch for \"nums_temp\[2\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[3\] numkeyandsegdriver.v(156) " "Inferred latch for \"nums_temp\[3\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[4\] numkeyandsegdriver.v(156) " "Inferred latch for \"nums_temp\[4\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[5\] numkeyandsegdriver.v(156) " "Inferred latch for \"nums_temp\[5\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nums_temp\[6\] numkeyandsegdriver.v(156) " "Inferred latch for \"nums_temp\[6\]\" at numkeyandsegdriver.v(156)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.10000 numkeyandsegdriver.v(89) " "Inferred latch for \"C.10000\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01111 numkeyandsegdriver.v(89) " "Inferred latch for \"C.01111\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01110 numkeyandsegdriver.v(89) " "Inferred latch for \"C.01110\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01101 numkeyandsegdriver.v(89) " "Inferred latch for \"C.01101\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01100 numkeyandsegdriver.v(89) " "Inferred latch for \"C.01100\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684544 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01011 numkeyandsegdriver.v(89) " "Inferred latch for \"C.01011\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01010 numkeyandsegdriver.v(89) " "Inferred latch for \"C.01010\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01001 numkeyandsegdriver.v(89) " "Inferred latch for \"C.01001\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01000 numkeyandsegdriver.v(89) " "Inferred latch for \"C.01000\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00111 numkeyandsegdriver.v(89) " "Inferred latch for \"C.00111\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00110 numkeyandsegdriver.v(89) " "Inferred latch for \"C.00110\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00101 numkeyandsegdriver.v(89) " "Inferred latch for \"C.00101\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00100 numkeyandsegdriver.v(89) " "Inferred latch for \"C.00100\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00011 numkeyandsegdriver.v(89) " "Inferred latch for \"C.00011\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00010 numkeyandsegdriver.v(89) " "Inferred latch for \"C.00010\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00001 numkeyandsegdriver.v(89) " "Inferred latch for \"C.00001\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00000 numkeyandsegdriver.v(89) " "Inferred latch for \"C.00000\" at numkeyandsegdriver.v(89)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684545 "|mediKitVerilog|numKeyAndSegDriver:b2v_inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602driver LCD1602driver:b2v_inst35 " "Elaborating entity \"LCD1602driver\" for hierarchy \"LCD1602driver:b2v_inst35\"" {  } { { "mediKitVerilog.v" "b2v_inst35" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684547 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt lcd1602driver.v(63) " "Verilog HDL Always Construct warning at lcd1602driver.v(63): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt lcd1602driver.v(66) " "Verilog HDL Always Construct warning at lcd1602driver.v(66): variable \"cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd1602driver.v(66) " "Verilog HDL assignment warning at lcd1602driver.v(66): truncated value with size 32 to match size of target (6)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd1602driver.v(69) " "Verilog HDL Case Statement warning at lcd1602driver.v(69): incomplete case statement has no default case item" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 69 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LCD_RS lcd1602driver.v(57) " "Verilog HDL Always Construct warning at lcd1602driver.v(57): inferring latch(es) for variable \"LCD_RS\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_data lcd1602driver.v(57) " "Verilog HDL Always Construct warning at lcd1602driver.v(57): inferring latch(es) for variable \"lcd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[0\] lcd1602driver.v(57) " "Inferred latch for \"lcd_data\[0\]\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[1\] lcd1602driver.v(57) " "Inferred latch for \"lcd_data\[1\]\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[2\] lcd1602driver.v(57) " "Inferred latch for \"lcd_data\[2\]\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[3\] lcd1602driver.v(57) " "Inferred latch for \"lcd_data\[3\]\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[4\] lcd1602driver.v(57) " "Inferred latch for \"lcd_data\[4\]\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[5\] lcd1602driver.v(57) " "Inferred latch for \"lcd_data\[5\]\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[6\] lcd1602driver.v(57) " "Inferred latch for \"lcd_data\[6\]\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_data\[7\] lcd1602driver.v(57) " "Inferred latch for \"lcd_data\[7\]\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684549 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCD_RS lcd1602driver.v(57) " "Inferred latch for \"LCD_RS\" at lcd1602driver.v(57)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684550 "|mediKitVerilog|LCD1602driver:b2v_inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDdecoder LCDdecoder:b2v_inst36 " "Elaborating entity \"LCDdecoder\" for hierarchy \"LCDdecoder:b2v_inst36\"" {  } { { "mediKitVerilog.v" "b2v_inst36" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_20 freqDiv_20:b2v_inst4 " "Elaborating entity \"freqDiv_20\" for hierarchy \"freqDiv_20:b2v_inst4\"" {  } { { "mediKitVerilog.v" "b2v_inst4" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684557 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_20.v(27) " "Verilog HDL Always Construct warning at freqdiv_20.v(27): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684558 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clktmp freqdiv_20.v(30) " "Verilog HDL Always Construct warning at freqdiv_20.v(30): variable \"clktmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684558 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp freqdiv_20.v(33) " "Verilog HDL Always Construct warning at freqdiv_20.v(33): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640620684558 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freqdiv_20.v(33) " "Verilog HDL assignment warning at freqdiv_20.v(33): truncated value with size 32 to match size of target (4)" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640620684558 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clktmp freqdiv_20.v(24) " "Verilog HDL Always Construct warning at freqdiv_20.v(24): inferring latch(es) for variable \"clktmp\", which holds its previous value in one or more paths through the always construct" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640620684558 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clktmp freqdiv_20.v(24) " "Inferred latch for \"clktmp\" at freqdiv_20.v(24)" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684559 "|mediKitVerilog|freqDiv_20:b2v_inst4"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst47 " "Port \"datain\" does not exist in macrofunction \"b2v_inst47\"" {  } { { "mediKitVerilog.v" "b2v_inst47" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 287 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684611 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst46 " "Port \"datain\" does not exist in macrofunction \"b2v_inst46\"" {  } { { "mediKitVerilog.v" "b2v_inst46" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 282 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684612 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst45 " "Port \"datain\" does not exist in macrofunction \"b2v_inst45\"" {  } { { "mediKitVerilog.v" "b2v_inst45" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 277 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684612 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst44 " "Port \"datain\" does not exist in macrofunction \"b2v_inst44\"" {  } { { "mediKitVerilog.v" "b2v_inst44" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 272 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684612 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst43 " "Port \"datain\" does not exist in macrofunction \"b2v_inst43\"" {  } { { "mediKitVerilog.v" "b2v_inst43" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 267 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684612 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst42 " "Port \"datain\" does not exist in macrofunction \"b2v_inst42\"" {  } { { "mediKitVerilog.v" "b2v_inst42" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 262 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684612 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst41 " "Port \"datain\" does not exist in macrofunction \"b2v_inst41\"" {  } { { "mediKitVerilog.v" "b2v_inst41" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 257 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684612 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst40 " "Port \"datain\" does not exist in macrofunction \"b2v_inst40\"" {  } { { "mediKitVerilog.v" "b2v_inst40" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 252 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684612 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst39 " "Port \"datain\" does not exist in macrofunction \"b2v_inst39\"" {  } { { "mediKitVerilog.v" "b2v_inst39" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 242 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684613 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst38 " "Port \"datain\" does not exist in macrofunction \"b2v_inst38\"" {  } { { "mediKitVerilog.v" "b2v_inst38" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 237 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684613 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst37 " "Port \"datain\" does not exist in macrofunction \"b2v_inst37\"" {  } { { "mediKitVerilog.v" "b2v_inst37" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 232 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684613 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "datain b2v_inst36 " "Port \"datain\" does not exist in macrofunction \"b2v_inst36\"" {  } { { "mediKitVerilog.v" "b2v_inst36" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 227 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640620684613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640620684621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg " "Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684697 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 282 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 282 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640620684715 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 27 23:58:04 2021 " "Processing ended: Mon Dec 27 23:58:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640620684715 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640620684715 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640620684715 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620684715 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 282 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 282 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640620685371 ""}
