<profile>

<section name = "Vivado HLS Report for 'merlin_memcpy_3_0'" level="0">
<item name = "Date">Thu Dec 12 01:07:41 2019
</item>
<item name = "Version">2019.1.op (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">gcnconv_kernel</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 2.920, 1.08</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">216740, 216740, 216740, 216740, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- merlinL3">216738, 216738, 10, 1, 1, 216730, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2286, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 75, -</column>
<column name="Register">0, -, 749, 64, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln93_fu_134_p2">+, 0, 0, 59, 59, 59</column>
<column name="i_fu_111_p2">+, 0, 0, 18, 18, 1</column>
<column name="ap_block_state10_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln88_fu_105_p2">icmp, 0, 0, 20, 18, 17</column>
<column name="lshr_ln93_fu_171_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter9">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_97_p4">9, 2, 18, 36</column>
<column name="i_0_reg_93">9, 2, 18, 36</column>
<column name="src_blk_n_AR">9, 2, 1, 2</column>
<column name="src_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln93_reg_195">59, 0, 59, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="i_0_reg_93">18, 0, 18, 0</column>
<column name="i_reg_190">18, 0, 18, 0</column>
<column name="icmp_ln88_reg_186">1, 0, 1, 0</column>
<column name="src_addr_read_reg_206">512, 0, 512, 0</column>
<column name="i_0_reg_93">64, 32, 18, 0</column>
<column name="icmp_ln88_reg_186">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, merlin_memcpy_3.0, return value</column>
<column name="dst_address0">out, 18, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 32, ap_memory, dst, array</column>
<column name="m_axi_src_AWVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWADDR">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_AWID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWLEN">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_AWSIZE">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_AWBURST">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_AWLOCK">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_AWCACHE">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWPROT">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_AWQOS">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWREGION">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WDATA">out, 512, m_axi, src, pointer</column>
<column name="m_axi_src_WSTRB">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_WLAST">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARADDR">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_ARID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARLEN">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_ARSIZE">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_ARBURST">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_ARLOCK">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_ARCACHE">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARPROT">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_ARQOS">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARREGION">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RVALID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RREADY">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RDATA">in, 512, m_axi, src, pointer</column>
<column name="m_axi_src_RLAST">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RUSER">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RRESP">in, 2, m_axi, src, pointer</column>
<column name="m_axi_src_BVALID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BREADY">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BRESP">in, 2, m_axi, src, pointer</column>
<column name="m_axi_src_BID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BUSER">in, 1, m_axi, src, pointer</column>
<column name="src_offset">in, 58, ap_none, src_offset, scalar</column>
</table>
</item>
</section>
</profile>
