// Seed: 1599345681
module module_0 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    output uwire id_3,
    input wire id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    output tri id_8,
    input uwire id_9,
    output wand id_10,
    input supply1 id_11,
    input tri0 module_0,
    input wire id_13
);
  assign id_10 = id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output logic id_3,
    input tri0 id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input logic id_10,
    input uwire id_11,
    input tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    output tri1 id_15,
    input uwire id_16
);
  initial begin
    if (~id_12) if (id_16) id_3 <= id_10;
  end
  module_0(
      id_6, id_5, id_13, id_5, id_1, id_4, id_13, id_12, id_8, id_7, id_5, id_9, id_4, id_0
  );
endmodule
