static int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nunsigned int V_4 ;\r\nunsigned int V_5 ;\r\nunsigned int V_6 ;\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_7 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_5 = V_1 ;\r\nif ( V_5 >= V_8 ) {\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_8 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_9 = V_1 ;\r\nV_10 = V_2 ;\r\nV_11 = V_3 ;\r\nV_12 = V_4 ;\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_3 ( T_1 V_13 , void * V_14 , void * V_15 )\r\n{\r\n#ifdef F_4\r\nT_1 V_16 = 0 ;\r\nT_1 V_17 = ( V_14 ) ? F_5 ( V_14 ) : 0 ;\r\nT_1 V_18 = ( V_15 ) ? F_5 ( V_15 ) : 0 ;\r\nvoid * V_19 = V_20 . V_19 ;\r\n__asm__ __volatile__("mov %0, %%r8" : : "r" (output_address) : "r8");\r\n__asm__ __volatile__("call *%3" : "=a" (hv_status) :\r\n"c" (control), "d" (input_address),\r\n"m" (hypercall_page));\r\nreturn V_16 ;\r\n#else\r\nT_2 V_21 = V_13 >> 32 ;\r\nT_2 V_22 = V_13 & 0xFFFFFFFF ;\r\nT_2 V_23 = 1 ;\r\nT_2 V_24 = 1 ;\r\nT_1 V_17 = ( V_14 ) ? F_5 ( V_14 ) : 0 ;\r\nT_2 V_25 = V_17 >> 32 ;\r\nT_2 V_26 = V_17 & 0xFFFFFFFF ;\r\nT_1 V_18 = ( V_15 ) ? F_5 ( V_15 ) : 0 ;\r\nT_2 V_27 = V_18 >> 32 ;\r\nT_2 V_28 = V_18 & 0xFFFFFFFF ;\r\nvoid * V_19 = V_20 . V_19 ;\r\n__asm__ __volatile__ ("call *%8" : "=d"(hv_status_hi),\r\n"=a"(hv_status_lo) : "d" (control_hi),\r\n"a" (control_lo), "b" (input_address_hi),\r\n"c" (input_address_lo), "D"(output_address_hi),\r\n"S"(output_address_lo), "m" (hypercall_page));\r\nreturn V_24 | ( ( T_1 ) V_23 << 32 ) ;\r\n#endif\r\n}\r\nint F_6 ( void )\r\n{\r\nint V_5 ;\r\nunion V_29 V_30 ;\r\nvoid * V_31 = NULL ;\r\nmemset ( V_20 . V_32 , 0 , sizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_34 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_35 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_36 , 0 ,\r\nsizeof( int ) * V_33 ) ;\r\nmemset ( V_20 . V_37 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nV_5 = F_1 () ;\r\nV_20 . V_38 = F_7 ( 0 , V_39 , 0 ) ;\r\nF_8 ( V_40 , V_20 . V_38 ) ;\r\nF_9 ( V_41 , V_30 . V_42 ) ;\r\nV_31 = F_10 ( V_43 , V_44 , V_45 ) ;\r\nif ( ! V_31 )\r\ngoto V_46;\r\nV_30 . V_47 = 1 ;\r\nV_30 . V_48 = F_11 ( V_31 ) ;\r\nF_8 ( V_41 , V_30 . V_42 ) ;\r\nV_30 . V_42 = 0 ;\r\nF_9 ( V_41 , V_30 . V_42 ) ;\r\nif ( ! V_30 . V_47 )\r\ngoto V_46;\r\nV_20 . V_19 = V_31 ;\r\nreturn 0 ;\r\nV_46:\r\nif ( V_31 ) {\r\nif ( V_30 . V_47 ) {\r\nV_30 . V_42 = 0 ;\r\nF_8 ( V_41 , V_30 . V_42 ) ;\r\n}\r\nF_12 ( V_31 ) ;\r\n}\r\nreturn - V_49 ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nunion V_29 V_30 ;\r\nF_8 ( V_40 , 0 ) ;\r\nif ( V_20 . V_19 ) {\r\nV_30 . V_42 = 0 ;\r\nF_8 ( V_41 , V_30 . V_42 ) ;\r\nF_12 ( V_20 . V_19 ) ;\r\nV_20 . V_19 = NULL ;\r\n}\r\n}\r\nint F_14 ( union V_50 V_51 ,\r\nenum V_52 V_53 ,\r\nvoid * V_54 , T_3 V_55 )\r\n{\r\nstruct V_56 * V_57 ;\r\nT_4 V_58 ;\r\nif ( V_55 > V_59 )\r\nreturn - V_60 ;\r\nV_57 = (struct V_56 * )\r\nV_20 . V_35 [ F_15 () ] ;\r\nV_57 -> V_61 = V_51 ;\r\nV_57 -> V_62 = 0 ;\r\nV_57 -> V_53 = V_53 ;\r\nV_57 -> V_55 = V_55 ;\r\nmemcpy ( ( void * ) V_57 -> V_54 , V_54 , V_55 ) ;\r\nV_58 = F_3 ( V_63 , V_57 , NULL )\r\n& 0xFFFF ;\r\nF_16 () ;\r\nreturn V_58 ;\r\n}\r\nT_4 F_17 ( void * V_64 )\r\n{\r\nT_4 V_58 ;\r\nV_58 = ( F_3 ( V_65 , V_64 , NULL ) & 0xFFFF ) ;\r\nreturn V_58 ;\r\n}\r\nint F_18 ( void )\r\n{\r\nT_3 V_66 = sizeof( struct V_67 ) ;\r\nint V_68 ;\r\nF_19 (cpu) {\r\nV_20 . V_37 [ V_68 ] = F_20 ( V_66 , V_69 ) ;\r\nif ( V_20 . V_37 [ V_68 ] == NULL ) {\r\nF_21 ( L_1 ) ;\r\ngoto V_70;\r\n}\r\nF_22 ( V_20 . V_37 [ V_68 ] , V_71 , V_68 ) ;\r\nV_20 . V_34 [ V_68 ] =\r\n( void * ) F_23 ( V_69 ) ;\r\nif ( V_20 . V_34 [ V_68 ] == NULL ) {\r\nF_21 ( L_2 ) ;\r\ngoto V_70;\r\n}\r\nV_20 . V_32 [ V_68 ] =\r\n( void * ) F_23 ( V_69 ) ;\r\nif ( V_20 . V_32 [ V_68 ] == NULL ) {\r\nF_21 ( L_3 ) ;\r\ngoto V_70;\r\n}\r\nV_20 . V_35 [ V_68 ] =\r\n( void * ) F_23 ( V_69 ) ;\r\nif ( V_20 . V_35 [ V_68 ] == NULL ) {\r\nF_21 ( L_4 ) ;\r\ngoto V_70;\r\n}\r\n}\r\nreturn 0 ;\r\nV_70:\r\nreturn - V_72 ;\r\n}\r\nstatic void F_24 ( int V_68 )\r\n{\r\nF_25 ( V_20 . V_37 [ V_68 ] ) ;\r\nif ( V_20 . V_32 [ V_68 ] )\r\nF_26 ( ( unsigned long ) V_20 . V_32 [ V_68 ] ) ;\r\nif ( V_20 . V_34 [ V_68 ] )\r\nF_26 ( ( unsigned long ) V_20 . V_34 [ V_68 ] ) ;\r\nif ( V_20 . V_35 [ V_68 ] )\r\nF_26 ( ( unsigned long ) V_20 . V_35 [ V_68 ] ) ;\r\n}\r\nvoid F_27 ( void )\r\n{\r\nint V_68 ;\r\nF_19 (cpu)\r\nF_24 ( V_68 ) ;\r\n}\r\nvoid F_28 ( void * V_73 )\r\n{\r\nT_1 V_74 ;\r\nunion V_75 V_76 ;\r\nunion V_77 V_78 ;\r\nunion V_79 V_80 ;\r\nunion V_81 V_82 ;\r\nT_1 V_36 ;\r\nint V_68 = F_29 () ;\r\nif ( ! V_20 . V_19 )\r\nreturn;\r\nF_9 ( V_83 , V_74 ) ;\r\nF_9 ( V_84 , V_76 . V_42 ) ;\r\nV_76 . V_85 = 1 ;\r\nV_76 . V_86 = F_5 ( V_20 . V_34 [ V_68 ] )\r\n>> V_87 ;\r\nF_8 ( V_84 , V_76 . V_42 ) ;\r\nF_9 ( V_88 , V_78 . V_42 ) ;\r\nV_78 . V_89 = 1 ;\r\nV_78 . V_90 = F_5 ( V_20 . V_32 [ V_68 ] )\r\n>> V_87 ;\r\nF_8 ( V_88 , V_78 . V_42 ) ;\r\nF_9 ( V_91 + V_92 , V_80 . V_42 ) ;\r\nV_80 . V_42 = 0 ;\r\nV_80 . V_93 = V_94 ;\r\nV_80 . V_95 = false ;\r\nV_80 . V_96 = true ;\r\nF_8 ( V_91 + V_92 , V_80 . V_42 ) ;\r\nF_9 ( V_97 , V_82 . V_42 ) ;\r\nV_82 . V_47 = 1 ;\r\nF_8 ( V_97 , V_82 . V_42 ) ;\r\nV_20 . V_98 = true ;\r\nF_9 ( V_99 , V_36 ) ;\r\nV_20 . V_36 [ V_68 ] = ( T_2 ) V_36 ;\r\nF_30 ( & V_20 . V_100 [ V_68 ] ) ;\r\nreturn;\r\n}\r\nvoid F_31 ( void * V_73 )\r\n{\r\nunion V_79 V_80 ;\r\nunion V_75 V_76 ;\r\nunion V_77 V_78 ;\r\nint V_68 = F_29 () ;\r\nif ( ! V_20 . V_98 )\r\nreturn;\r\nF_9 ( V_91 + V_92 , V_80 . V_42 ) ;\r\nV_80 . V_95 = 1 ;\r\nF_8 ( V_91 + V_92 , V_80 . V_42 ) ;\r\nF_9 ( V_84 , V_76 . V_42 ) ;\r\nV_76 . V_85 = 0 ;\r\nV_76 . V_86 = 0 ;\r\nF_8 ( V_84 , V_76 . V_42 ) ;\r\nF_9 ( V_88 , V_78 . V_42 ) ;\r\nV_78 . V_89 = 0 ;\r\nV_78 . V_90 = 0 ;\r\nF_8 ( V_88 , V_78 . V_42 ) ;\r\nF_26 ( ( unsigned long ) V_20 . V_34 [ V_68 ] ) ;\r\nF_26 ( ( unsigned long ) V_20 . V_32 [ V_68 ] ) ;\r\n}
