{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.717994",
   "Default View_TopLeft":"-84,-33",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port leds -pg 1 -lvl 6 -x 1500 -y 390 -defaultsOSRD
preplace port switches -pg 1 -lvl 6 -x 1500 -y 420 -defaultsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1500 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1500 -y 90 -defaultsOSRD
preplace port uart -pg 1 -lvl 6 -x 1500 -y 530 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -10 -y 270 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 120 -y 350 -defaultsOSRD
preplace inst axi_uartlite -pg 1 -lvl 5 -x 1340 -y 540 -defaultsOSRD
preplace inst axi_gpio -pg 1 -lvl 5 -x 1340 -y 400 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 4 -x 1010 -y 380 -defaultsOSRD
preplace inst sys_rst -pg 1 -lvl 2 -x 410 -y 330 -defaultsOSRD
preplace inst rvcpu -pg 1 -lvl 3 -x 710 -y 280 -defaultsOSRD
preplace inst bram -pg 1 -lvl 5 -x 1340 -y 260 -defaultsOSRD
preplace inst ZYNQ_7020 -pg 1 -lvl 5 -x 1340 -y 90 -defaultsOSRD
preplace netloc clk_wiz_0_clk_out1 1 1 4 220 230 590 210 840 560 1200
preplace netloc clk_wiz_0_clk_out2 1 1 4 240 430 NJ 430 860 550 1160J
preplace netloc clk_wiz_0_locked 1 1 1 N 370
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 180 NJ 180 NJ 180 NJ 180 NJ 180 1480
preplace netloc reset_1 1 0 2 10 270 230J
preplace netloc rst_clk_wiz_0_100M_mb_reset 1 2 1 N 290
preplace netloc sys_rst_interconnect_aresetn 1 2 2 NJ 350 870
preplace netloc sys_rst_peripheral_aresetn 1 2 3 NJ 370 850J 540 1190
preplace netloc FPGA_RVCPU_wrapper_0_io_master 1 3 1 N 280
preplace netloc axi_gpio_0_GPIO 1 5 1 NJ 390
preplace netloc axi_gpio_0_GPIO2 1 5 1 1480J 410n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1150 240n
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N 380
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1170 400n
preplace netloc axi_uartlite_UART 1 5 1 NJ 530
preplace netloc processing_system7_0_DDR 1 5 1 NJ 60
preplace netloc processing_system7_0_FIXED_IO 1 5 1 1480J 80n
levelinfo -pg 1 -10 120 410 710 1010 1340 1500
pagesize -pg 1 -db -bbox -sgen -100 0 1610 620
"
}
{
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"11",
   "da_ps7_cnt":"3"
}
