Benchmark: c499

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Fri May 14 00:06:39 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c499
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../Results/$design/${design}_lock.v
Running PRESTO HDLC
Compiling source file ../Results/c499/c499_lock.v
Presto compilation completed successfully.
1
elaborate ${design}_lock
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c499_lock'.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{GID0 GID1 GID2 GID3 GID4 GID5 GID6 GID7 GID8 GID9 GID10 GID11 GID12 GID13 GID14 GID15 GID16 GID17 GID18 GID19 GID20 GID21 GID22 GID23 GID24 GID25 GID26 GID27 GID28 GID29 GID30 GID31 GIC0 GIC1 GIC2 GIC3 GIC4 GIC5 GIC6 GIC7 GR}
set output_ports [all_outputs]
{GOD8}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'c499_lock'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c499_lock'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443

  Beginning Delay Optimization
  ----------------------------
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
    0:00:00     167.0      0.00       0.0       0.0                           2519.4443
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443

  Beginning Delay Optimization
  ----------------------------
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
    0:00:01     167.0      0.00       0.0       0.0                           2519.4443
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set bus_naming_style "%s_%d"
%s_%d
define_name_rules verilog -target_bus_naming_style "%s_%d"
1
change_names -rules verilog -hier
1
write -format verilog -hierarchy -output ../Results/$design/${design}_lock_synth_2ip.v 
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c499/c499_lock_synth_2ip.v'.
Warning: Bus naming style currently specified as %s_%d, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set start [clock seconds]
1620936410
date
Fri May 14 00:06:50 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c499
set keysize  [getenv "KEYSIZE"]
32
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog -netlist ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c499/c499_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c499/c499_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c499/c499_lock.db:c499_lock'
Loaded 1 design.
Current design is 'c499_lock'.
c499_lock
set netList [get_attribute [get_nets] full_name]
GID0 GID1 GID2 GID3 GID4 GID5 GID6 GID7 GID8 GID9 GID10 GID11 GID12 GID13 GID14 GID15 GID16 GID17 GID18 GID19 GID20 GID21 GID22 GID23 GID24 GID25 GID26 GID27 GID28 GID29 GID30 GID31 GIC0 GIC1 GIC2 GIC3 GIC4 GIC5 GIC6 GIC7 GR GOD8 n134 n135 n136 n137 n138 n139 n140 n141 n142 n143 n144 n145 n146 n147 n148 n149 n150 n151 n152 n153 n154 n155 n156 n157 n158 n159 n160 n161 n162 n163 n164 n165 n166 n167 n168 n169 n170 n171 n172 n173 n174 n175 n176 n177 n178 n179 n180 n181 n182 n183 n184 n185 n186 n187 n188 n189 n190 n191 n192 n193 n194 n195 n196 n197 n198 n199 n200 n201 n202 n203 n204 n205 n206 n207 n208 n209 n210 n211 n212 n213 n214 n215 n216 n217 n218 n219 n220 n221 n222 n223 n224 n225 n226 n227 n228 n229 n230 n231 n232 n233 n234 n235 n236 n237 n238 n239 n240 n241 n242 n243 n244 n245 n246 n247 n248 n249 n250 n251 n252 n253 n254 n255 n256 n257 n258 n259 n260 n261 n262 n263 n264 n265 n266
echo -n "" > ../Results/$design/mcas_nets.txt
foreach n $netList {
    set cellSize [sizeof_collection [all_fanin -to $n -only_cells]]
    set inSize [sizeof_collection [all_fanin -to $n -startpoints_only]]

    if { $keysize == $inSize  && $cellSize < [expr $keysize*2]} {
        echo "net: $n, size: $cellSize"
	echo $n >> ../Results/$design/mcas_nets.txt
    }
}
net: n264, size: 34
set end [clock seconds]
1620936411
puts "Time: [expr ($end - $start)]"
Time: 1
exit

Thank you...
Flipsignal is: n264

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c499
set flipsignal [getenv "FLIPSIGNAL"]
n264
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
#read_verilog -netlist ../Results/${design}/CASlock_${design}_lock_synth_${lib}.v
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c499/c499_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c499/c499_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c499/c499_lock.db:c499_lock'
Loaded 1 design.
Current design is 'c499_lock'.
c499_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'c499_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n264' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
GOD8 CASOP
set rem_ports [listdiff $all_ports CASOP]
GOD8
foreach f $rem_ports {
    remove_port $f
}
Removing port 'GOD8' in design 'c499_lock'.
set all_cells [get_attribute [get_cells] full_name]
U137 U138 U139 U140 U141 U142 U143 U144 U145 U146 U147 U148 U149 U150 U151 U152 U153 U154 U155 U156 U157 U158 U159 U160 U161 U162 U163 U164 U165 U166 U167 U168 U169 U170 U171 U172 U173 U174 U175 U176 U177 U178 U179 U180 U181 U182 U183 U184 U185 U186 U187 U188 U189 U190 U191 U192 U193 U194 U195 U196 U197 U198 U199 U200 U201 U202 U203 U204 U205 U206 U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U152 U240 U241 U242 U198 U243 U244 U245 U246 U247 U248 U249 U250 U252 U251 U253 U254 U255 U256 U239 U258 U257 U259 U260 U261 U238 U263 U262 U264 U145 U265 U266 U267 U268
echo $cur_cells
U152 U240 U241 U242 U198 U243 U244 U245 U246 U247 U248 U249 U250 U252 U251 U253 U254 U255 U256 U239 U258 U257 U259 U260 U261 U238 U263 U262 U264 U145 U265 U266 U267 U268
set rem_cells [listdiff $all_cells $cur_cells]
U137 U138 U139 U140 U141 U142 U143 U144 U146 U147 U148 U149 U150 U151 U153 U154 U155 U156 U157 U158 U159 U160 U161 U162 U163 U164 U165 U166 U167 U168 U169 U170 U171 U172 U173 U174 U175 U176 U177 U178 U179 U180 U181 U182 U183 U184 U185 U186 U187 U188 U189 U190 U191 U192 U193 U194 U195 U196 U197 U199 U200 U201 U202 U203 U204 U205 U206 U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U269 U270
echo $rem_cells
U137 U138 U139 U140 U141 U142 U143 U144 U146 U147 U148 U149 U150 U151 U153 U154 U155 U156 U157 U158 U159 U160 U161 U162 U163 U164 U165 U166 U167 U168 U169 U170 U171 U172 U173 U174 U175 U176 U177 U178 U179 U180 U181 U182 U183 U184 U185 U186 U187 U188 U189 U190 U191 U192 U193 U194 U195 U196 U197 U199 U200 U201 U202 U203 U204 U205 U206 U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U269 U270
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U137' in design 'c499_lock'.
Removing cell 'U138' in design 'c499_lock'.
Removing cell 'U139' in design 'c499_lock'.
Removing cell 'U140' in design 'c499_lock'.
Removing cell 'U141' in design 'c499_lock'.
Removing cell 'U142' in design 'c499_lock'.
Removing cell 'U143' in design 'c499_lock'.
Removing cell 'U144' in design 'c499_lock'.
Removing cell 'U146' in design 'c499_lock'.
Removing cell 'U147' in design 'c499_lock'.
Removing cell 'U148' in design 'c499_lock'.
Removing cell 'U149' in design 'c499_lock'.
Removing cell 'U150' in design 'c499_lock'.
Removing cell 'U151' in design 'c499_lock'.
Removing cell 'U153' in design 'c499_lock'.
Removing cell 'U154' in design 'c499_lock'.
Removing cell 'U155' in design 'c499_lock'.
Removing cell 'U156' in design 'c499_lock'.
Removing cell 'U157' in design 'c499_lock'.
Removing cell 'U158' in design 'c499_lock'.
Removing cell 'U159' in design 'c499_lock'.
Removing cell 'U160' in design 'c499_lock'.
Removing cell 'U161' in design 'c499_lock'.
Removing cell 'U162' in design 'c499_lock'.
Removing cell 'U163' in design 'c499_lock'.
Removing cell 'U164' in design 'c499_lock'.
Removing cell 'U165' in design 'c499_lock'.
Removing cell 'U166' in design 'c499_lock'.
Removing cell 'U167' in design 'c499_lock'.
Removing cell 'U168' in design 'c499_lock'.
Removing cell 'U169' in design 'c499_lock'.
Removing cell 'U170' in design 'c499_lock'.
Removing cell 'U171' in design 'c499_lock'.
Removing cell 'U172' in design 'c499_lock'.
Removing cell 'U173' in design 'c499_lock'.
Removing cell 'U174' in design 'c499_lock'.
Removing cell 'U175' in design 'c499_lock'.
Removing cell 'U176' in design 'c499_lock'.
Removing cell 'U177' in design 'c499_lock'.
Removing cell 'U178' in design 'c499_lock'.
Removing cell 'U179' in design 'c499_lock'.
Removing cell 'U180' in design 'c499_lock'.
Removing cell 'U181' in design 'c499_lock'.
Removing cell 'U182' in design 'c499_lock'.
Removing cell 'U183' in design 'c499_lock'.
Removing cell 'U184' in design 'c499_lock'.
Removing cell 'U185' in design 'c499_lock'.
Removing cell 'U186' in design 'c499_lock'.
Removing cell 'U187' in design 'c499_lock'.
Removing cell 'U188' in design 'c499_lock'.
Removing cell 'U189' in design 'c499_lock'.
Removing cell 'U190' in design 'c499_lock'.
Removing cell 'U191' in design 'c499_lock'.
Removing cell 'U192' in design 'c499_lock'.
Removing cell 'U193' in design 'c499_lock'.
Removing cell 'U194' in design 'c499_lock'.
Removing cell 'U195' in design 'c499_lock'.
Removing cell 'U196' in design 'c499_lock'.
Removing cell 'U197' in design 'c499_lock'.
Removing cell 'U199' in design 'c499_lock'.
Removing cell 'U200' in design 'c499_lock'.
Removing cell 'U201' in design 'c499_lock'.
Removing cell 'U202' in design 'c499_lock'.
Removing cell 'U203' in design 'c499_lock'.
Removing cell 'U204' in design 'c499_lock'.
Removing cell 'U205' in design 'c499_lock'.
Removing cell 'U206' in design 'c499_lock'.
Removing cell 'U207' in design 'c499_lock'.
Removing cell 'U208' in design 'c499_lock'.
Removing cell 'U209' in design 'c499_lock'.
Removing cell 'U210' in design 'c499_lock'.
Removing cell 'U211' in design 'c499_lock'.
Removing cell 'U212' in design 'c499_lock'.
Removing cell 'U213' in design 'c499_lock'.
Removing cell 'U214' in design 'c499_lock'.
Removing cell 'U215' in design 'c499_lock'.
Removing cell 'U216' in design 'c499_lock'.
Removing cell 'U217' in design 'c499_lock'.
Removing cell 'U218' in design 'c499_lock'.
Removing cell 'U219' in design 'c499_lock'.
Removing cell 'U220' in design 'c499_lock'.
Removing cell 'U221' in design 'c499_lock'.
Removing cell 'U222' in design 'c499_lock'.
Removing cell 'U223' in design 'c499_lock'.
Removing cell 'U224' in design 'c499_lock'.
Removing cell 'U225' in design 'c499_lock'.
Removing cell 'U226' in design 'c499_lock'.
Removing cell 'U227' in design 'c499_lock'.
Removing cell 'U228' in design 'c499_lock'.
Removing cell 'U229' in design 'c499_lock'.
Removing cell 'U230' in design 'c499_lock'.
Removing cell 'U231' in design 'c499_lock'.
Removing cell 'U232' in design 'c499_lock'.
Removing cell 'U233' in design 'c499_lock'.
Removing cell 'U234' in design 'c499_lock'.
Removing cell 'U235' in design 'c499_lock'.
Removing cell 'U236' in design 'c499_lock'.
Removing cell 'U237' in design 'c499_lock'.
Removing cell 'U269' in design 'c499_lock'.
Removing cell 'U270' in design 'c499_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
GID0 GID1 GID2 GID3 GID4 GID5 GID6 GID7 GID8 GID9 GID10 GID11 GID12 GID13 GID14 GID15 GID16 GID17 GID18 GID19 GID20 GID21 GID22 GID23 GID24 GID25 GID26 GID27 GID28 GID29 GID30 GID31 GIC0 GIC1 GIC2 GIC3 GIC4 GIC5 GIC6 GIC7 GR
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
GIC0
Removing port 'GIC0' in design 'c499_lock'.
1
GIC1
Removing port 'GIC1' in design 'c499_lock'.
1
GIC2
Removing port 'GIC2' in design 'c499_lock'.
1
GIC3
Removing port 'GIC3' in design 'c499_lock'.
1
GIC4
Removing port 'GIC4' in design 'c499_lock'.
1
GIC5
Removing port 'GIC5' in design 'c499_lock'.
1
GIC6
Removing port 'GIC6' in design 'c499_lock'.
1
GIC7
Removing port 'GIC7' in design 'c499_lock'.
1
GR
Removing port 'GR' in design 'c499_lock'.
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c499/CASlock_c499_n264_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  INV_X1 U145 ( .A(GID29), .ZN(n260) );
  INV_X1 U152 ( .A(GID1), .ZN(n231) );
  INV_X1 U198 ( .A(GID5), .ZN(n235) );
  NAND2_X1 U238 ( .A1(GID25), .A2(GID26), .ZN(n256) );
  AND2_X1 U239 ( .A1(GID19), .A2(GID18), .ZN(n250) );
  NAND2_X1 U240 ( .A1(n231), .A2(GID0), .ZN(n232) );
  NAND2_X1 U241 ( .A1(n232), .A2(GID2), .ZN(n233) );
  NAND2_X1 U242 ( .A1(n233), .A2(GID3), .ZN(n234) );
  NOR2_X1 U243 ( .A1(GID4), .A2(n234), .ZN(n236) );
  NAND2_X1 U244 ( .A1(n236), .A2(n235), .ZN(n237) );
  NAND2_X1 U245 ( .A1(GID6), .A2(n237), .ZN(n238) );
  NAND2_X1 U246 ( .A1(GID9), .A2(n238), .ZN(n239) );
  NOR2_X1 U247 ( .A1(GID10), .A2(n239), .ZN(n240) );
  NAND2_X1 U248 ( .A1(GID7), .A2(n240), .ZN(n241) );
  NOR2_X1 U249 ( .A1(GID8), .A2(n241), .ZN(n242) );
  NOR2_X1 U250 ( .A1(GID11), .A2(n242), .ZN(n243) );
  NAND2_X1 U251 ( .A1(GID12), .A2(n243), .ZN(n245) );
  NOR2_X1 U252 ( .A1(GID14), .A2(GID13), .ZN(n244) );
  NAND2_X1 U253 ( .A1(n245), .A2(n244), .ZN(n246) );
  NAND2_X1 U254 ( .A1(n246), .A2(GID15), .ZN(n247) );
  NAND2_X1 U255 ( .A1(GID16), .A2(n247), .ZN(n248) );
  NOR2_X1 U256 ( .A1(GID17), .A2(n248), .ZN(n249) );
  NAND2_X1 U257 ( .A1(n250), .A2(n249), .ZN(n252) );
  NOR2_X1 U258 ( .A1(GID20), .A2(GID21), .ZN(n251) );
  NAND2_X1 U259 ( .A1(n252), .A2(n251), .ZN(n253) );
  NAND2_X1 U260 ( .A1(n253), .A2(GID23), .ZN(n254) );
  NOR2_X1 U261 ( .A1(GID22), .A2(n254), .ZN(n255) );
  NOR2_X1 U262 ( .A1(n256), .A2(n255), .ZN(n258) );
  NOR2_X1 U263 ( .A1(GID24), .A2(GID27), .ZN(n257) );
  NAND2_X1 U264 ( .A1(n258), .A2(n257), .ZN(n259) );
  NAND2_X1 U265 ( .A1(GID28), .A2(n259), .ZN(n261) );
  NAND2_X1 U266 ( .A1(n261), .A2(n260), .ZN(n262) );
  NAND2_X1 U267 ( .A1(n262), .A2(GID30), .ZN(n263) );
  NAND2_X1 U268 ( .A1(n263), .A2(GID31), .ZN(n264) );
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 2164; decisions: 0
UNSAT model!
finished solver loop. fail_count = -1
key=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
iteration=1; backbones_count=0; cube_count=1272; cpu_time=0.003999; maxrss=2.08594
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 826; decisions: 158
iteration: 2; vars: 1182; clauses: 1458; decisions: 384
iteration: 3; vars: 1436; clauses: 316; decisions: 613
iteration: 4; vars: 1690; clauses: 319; decisions: 757
iteration: 5; vars: 1944; clauses: 319; decisions: 901
iteration: 6; vars: 2198; clauses: 353; decisions: 1044
iteration: 7; vars: 2452; clauses: 387; decisions: 1186
iteration: 8; vars: 2706; clauses: 387; decisions: 1329
iteration: 9; vars: 2960; clauses: 421; decisions: 1470
iteration: 10; vars: 3214; clauses: 425; decisions: 1611
iteration: 11; vars: 3468; clauses: 383; decisions: 1753
iteration: 12; vars: 3722; clauses: 387; decisions: 1895
iteration: 13; vars: 3976; clauses: 421; decisions: 2037
iteration: 14; vars: 4230; clauses: 425; decisions: 2178
iteration: 15; vars: 4484; clauses: 455; decisions: 2318
iteration: 16; vars: 4738; clauses: 447; decisions: 2459
iteration: 17; vars: 4992; clauses: 270; decisions: 2592
iteration: 18; vars: 5246; clauses: 270; decisions: 2721
iteration: 19; vars: 5500; clauses: 272; decisions: 2871
iteration: 20; vars: 5754; clauses: 246; decisions: 3005
iteration: 21; vars: 6008; clauses: 262; decisions: 3137
iteration: 22; vars: 6262; clauses: 245; decisions: 3263
iteration: 23; vars: 6516; clauses: 235; decisions: 3383
iteration: 24; vars: 6770; clauses: 235; decisions: 3502
iteration: 25; vars: 7024; clauses: 247; decisions: 3621
iteration: 26; vars: 7278; clauses: 214; decisions: 3732
iteration: 27; vars: 7532; clauses: 202; decisions: 3839
iteration: 28; vars: 7786; clauses: 186; decisions: 3956
iteration: 29; vars: 8040; clauses: 159; decisions: 4049
iteration: 30; vars: 8294; clauses: 159; decisions: 4141
iteration: 31; vars: 8548; clauses: 165; decisions: 4232
iteration: 32; vars: 8802; clauses: 165; decisions: 4323
iteration: 33; vars: 9056; clauses: 171; decisions: 4414
iteration: 34; vars: 9310; clauses: 177; decisions: 4504
iteration: 35; vars: 9564; clauses: 175; decisions: 4594
iteration: 36; vars: 9818; clauses: 173; decisions: 4686
iteration: 37; vars: 10072; clauses: 171; decisions: 4777
iteration: 38; vars: 10326; clauses: 177; decisions: 4868
iteration: 39; vars: 10580; clauses: 183; decisions: 4958
iteration: 40; vars: 10834; clauses: 183; decisions: 5047
iteration: 41; vars: 11088; clauses: 179; decisions: 5137
iteration: 42; vars: 11342; clauses: 181; decisions: 5226
iteration: 43; vars: 11596; clauses: 132; decisions: 5309
iteration: 44; vars: 11850; clauses: 118; decisions: 5399
iteration: 45; vars: 12104; clauses: 120; decisions: 5478
iteration: 46; vars: 12358; clauses: 122; decisions: 5555
iteration: 47; vars: 12612; clauses: 122; decisions: 5632
iteration: 48; vars: 12866; clauses: 126; decisions: 5708
iteration: 49; vars: 13120; clauses: 94; decisions: 5779
iteration: 50; vars: 13374; clauses: 82; decisions: 5846
iteration: 51; vars: 13628; clauses: 76; decisions: 5911
iteration: 52; vars: 13882; clauses: 72; decisions: 5913
finished solver loop. fail_count = 0
key=0000000000000000000000000000000001101110101011110100001001100001
iteration=52; backbones_count=0; cube_count=33666; cpu_time=0.232964; maxrss=2.96094
equivalent
