# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Mar 10 2019 17:06:27

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ppm_encoder|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ppm_encoder|clk:R vs. ppm_encoder|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: ppm_output
			6.2.2::Path details for port: test_led
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: ppm_output
			6.5.2::Path details for port: test_led
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: ppm_encoder|clk  | Frequency: 46.84 MHz  | Target: 74.24 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ppm_encoder|clk  ppm_encoder|clk  13470            -7880       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase  
----------  ----------  ------------  ---------------------  
ppm_output  clk         13910         ppm_encoder|clk:R      
test_led    clk         17684         ppm_encoder|clk:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase  
----------  ----------  --------------------  ---------------------  
ppm_output  clk         13451                 ppm_encoder|clk:R      
test_led    clk         17345                 ppm_encoder|clk:R      


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ppm_encoder|clk
*********************************************
Clock: ppm_encoder|clk
Frequency: 46.84 MHz | Target: 74.24 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_17_LC_10_23_6/in3
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Setup Constraint : 13470p
Path slack       : -7880p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 19231
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     26721
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
init_pulses_RNO_0_12_LC_10_22_4/carryin            LogicCell40_SEQ_MODE_0000      0             21490  -7880  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/carryout           LogicCell40_SEQ_MODE_0000    278             21768  -7880  RISE       2
init_pulses_RNO_0_13_LC_10_22_5/carryin            LogicCell40_SEQ_MODE_0000      0             21768  -7880  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/carryout           LogicCell40_SEQ_MODE_0000    278             22046  -7880  RISE       2
init_pulses_RNO_0_14_LC_10_22_6/carryin            LogicCell40_SEQ_MODE_0000      0             22046  -7880  RISE       1
init_pulses_RNO_0_14_LC_10_22_6/carryout           LogicCell40_SEQ_MODE_0000    278             22324  -7880  RISE       2
init_pulses_RNO_0_15_LC_10_22_7/carryin            LogicCell40_SEQ_MODE_0000      0             22324  -7880  RISE       1
init_pulses_RNO_0_15_LC_10_22_7/carryout           LogicCell40_SEQ_MODE_0000    278             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitin                    ICE_CARRY_IN_MUX               0             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitout                   ICE_CARRY_IN_MUX             556             23159  -7880  RISE       2
init_pulses_RNO_0_16_LC_10_23_0/carryin            LogicCell40_SEQ_MODE_0000      0             23159  -7880  RISE       1
init_pulses_RNO_0_16_LC_10_23_0/carryout           LogicCell40_SEQ_MODE_0000    278             23437  -7880  RISE       2
I__348/I                                           InMux                          0             23437  -7880  RISE       1
I__348/O                                           InMux                        662             24099  -7880  RISE       1
init_pulses_RNO_0_17_LC_10_23_1/in3                LogicCell40_SEQ_MODE_0000      0             24099  -7880  RISE       1
init_pulses_RNO_0_17_LC_10_23_1/lcout              LogicCell40_SEQ_MODE_0000    861             24960  -7880  RISE       1
I__311/I                                           LocalMux                       0             24960  -7880  RISE       1
I__311/O                                           LocalMux                    1099             26059  -7880  RISE       1
I__312/I                                           InMux                          0             26059  -7880  RISE       1
I__312/O                                           InMux                        662             26721  -7880  RISE       1
init_pulses_17_LC_10_23_6/in3                      LogicCell40_SEQ_MODE_1000      0             26721  -7880  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ppm_encoder|clk:R vs. ppm_encoder|clk:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_17_LC_10_23_6/in3
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Setup Constraint : 13470p
Path slack       : -7880p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 19231
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     26721
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
init_pulses_RNO_0_12_LC_10_22_4/carryin            LogicCell40_SEQ_MODE_0000      0             21490  -7880  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/carryout           LogicCell40_SEQ_MODE_0000    278             21768  -7880  RISE       2
init_pulses_RNO_0_13_LC_10_22_5/carryin            LogicCell40_SEQ_MODE_0000      0             21768  -7880  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/carryout           LogicCell40_SEQ_MODE_0000    278             22046  -7880  RISE       2
init_pulses_RNO_0_14_LC_10_22_6/carryin            LogicCell40_SEQ_MODE_0000      0             22046  -7880  RISE       1
init_pulses_RNO_0_14_LC_10_22_6/carryout           LogicCell40_SEQ_MODE_0000    278             22324  -7880  RISE       2
init_pulses_RNO_0_15_LC_10_22_7/carryin            LogicCell40_SEQ_MODE_0000      0             22324  -7880  RISE       1
init_pulses_RNO_0_15_LC_10_22_7/carryout           LogicCell40_SEQ_MODE_0000    278             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitin                    ICE_CARRY_IN_MUX               0             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitout                   ICE_CARRY_IN_MUX             556             23159  -7880  RISE       2
init_pulses_RNO_0_16_LC_10_23_0/carryin            LogicCell40_SEQ_MODE_0000      0             23159  -7880  RISE       1
init_pulses_RNO_0_16_LC_10_23_0/carryout           LogicCell40_SEQ_MODE_0000    278             23437  -7880  RISE       2
I__348/I                                           InMux                          0             23437  -7880  RISE       1
I__348/O                                           InMux                        662             24099  -7880  RISE       1
init_pulses_RNO_0_17_LC_10_23_1/in3                LogicCell40_SEQ_MODE_0000      0             24099  -7880  RISE       1
init_pulses_RNO_0_17_LC_10_23_1/lcout              LogicCell40_SEQ_MODE_0000    861             24960  -7880  RISE       1
I__311/I                                           LocalMux                       0             24960  -7880  RISE       1
I__311/O                                           LocalMux                    1099             26059  -7880  RISE       1
I__312/I                                           InMux                          0             26059  -7880  RISE       1
I__312/O                                           InMux                        662             26721  -7880  RISE       1
init_pulses_17_LC_10_23_6/in3                      LogicCell40_SEQ_MODE_1000      0             26721  -7880  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

6.2.1::Path details for port: ppm_output
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ppm_output
Clock Port         : clk
Clock Reference    : ppm_encoder|clk:R
Clock to Out Delay : 13910


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay              6420
---------------------------- ------
Clock To Out Delay            13910

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ppm_encoder                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__1052/I                                         gio2CtrlBuf                0      4961               RISE  1       
I__1052/O                                         gio2CtrlBuf                0      4961               RISE  1       
I__1053/I                                         GlobalMux                  0      4961               RISE  1       
I__1053/O                                         GlobalMux                  252    5212               RISE  1       
I__1060/I                                         ClkMux                     0      5212               RISE  1       
I__1060/O                                         ClkMux                     887    6100               RISE  1       
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000  0      6100               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
ppm_output_reg_LC_10_26_6/lcout       LogicCell40_SEQ_MODE_1000  1391   7490               RISE  2       
I__453/I                              Odrv4                      0      7490               RISE  1       
I__453/O                              Odrv4                      596    8086               RISE  1       
I__455/I                              Span4Mux_v                 0      8086               RISE  1       
I__455/O                              Span4Mux_v                 596    8682               RISE  1       
I__457/I                              Span4Mux_s0_v              0      8682               RISE  1       
I__457/O                              Span4Mux_s0_v              344    9027               RISE  1       
I__458/I                              LocalMux                   0      9027               RISE  1       
I__458/O                              LocalMux                   1099   10126              RISE  1       
I__459/I                              IoInMux                    0      10126              RISE  1       
I__459/O                              IoInMux                    662    10788              RISE  1       
ppm_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10788              RISE  1       
ppm_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    11556              FALL  1       
ppm_output_obuf_iopad/DIN             IO_PAD                     0      11556              FALL  1       
ppm_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   13910              FALL  1       
ppm_output                            ppm_encoder                0      13910              FALL  1       

6.2.2::Path details for port: test_led  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : test_led
Clock Port         : clk
Clock Reference    : ppm_encoder|clk:R
Clock to Out Delay : 17684


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay             10194
---------------------------- ------
Clock To Out Delay            17684

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ppm_encoder                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__1052/I                                         gio2CtrlBuf                0      4961               RISE  1       
I__1052/O                                         gio2CtrlBuf                0      4961               RISE  1       
I__1053/I                                         GlobalMux                  0      4961               RISE  1       
I__1053/O                                         GlobalMux                  252    5212               RISE  1       
I__1066/I                                         ClkMux                     0      5212               RISE  1       
I__1066/O                                         ClkMux                     887    6100               RISE  1       
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000  0      6100               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
test_ledZ0_LC_8_26_7/lcout          LogicCell40_SEQ_MODE_1000  1391   7490               FALL  2       
I__180/I                            Odrv12                     0      7490               FALL  1       
I__180/O                            Odrv12                     1232   8722               FALL  1       
I__182/I                            Span12Mux_v                0      8722               FALL  1       
I__182/O                            Span12Mux_v                1073   9795               FALL  1       
I__183/I                            Span12Mux_v                0      9795               FALL  1       
I__183/O                            Span12Mux_v                1073   10868              FALL  1       
I__184/I                            Span12Mux_h                0      10868              FALL  1       
I__184/O                            Span12Mux_h                1232   12100              FALL  1       
I__185/I                            Sp12to4                    0      12100              FALL  1       
I__185/O                            Sp12to4                    848    12947              FALL  1       
I__186/I                            Span4Mux_s1_v              0      12947              FALL  1       
I__186/O                            Span4Mux_s1_v              344    13292              FALL  1       
I__187/I                            LocalMux                   0      13292              FALL  1       
I__187/O                            LocalMux                   768    14060              FALL  1       
I__188/I                            IoInMux                    0      14060              FALL  1       
I__188/O                            IoInMux                    503    14563              FALL  1       
test_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      14563              FALL  1       
test_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    15331              FALL  1       
test_led_obuf_iopad/DIN             IO_PAD                     0      15331              FALL  1       
test_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   17684              FALL  1       
test_led                            ppm_encoder                0      17684              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: ppm_output
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ppm_output
Clock Port         : clk
Clock Reference    : ppm_encoder|clk:R
Clock to Out Delay : 13451


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay              5961
---------------------------- ------
Clock To Out Delay            13451

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ppm_encoder                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__1052/I                                         gio2CtrlBuf                0      4961               RISE  1       
I__1052/O                                         gio2CtrlBuf                0      4961               RISE  1       
I__1053/I                                         GlobalMux                  0      4961               RISE  1       
I__1053/O                                         GlobalMux                  252    5212               RISE  1       
I__1060/I                                         ClkMux                     0      5212               RISE  1       
I__1060/O                                         ClkMux                     887    6100               RISE  1       
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000  0      6100               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
ppm_output_reg_LC_10_26_6/lcout       LogicCell40_SEQ_MODE_1000  1391   7490               FALL  2       
I__453/I                              Odrv4                      0      7490               FALL  1       
I__453/O                              Odrv4                      649    8139               FALL  1       
I__455/I                              Span4Mux_v                 0      8139               FALL  1       
I__455/O                              Span4Mux_v                 649    8788               FALL  1       
I__457/I                              Span4Mux_s0_v              0      8788               FALL  1       
I__457/O                              Span4Mux_s0_v              344    9133               FALL  1       
I__458/I                              LocalMux                   0      9133               FALL  1       
I__458/O                              LocalMux                   768    9901               FALL  1       
I__459/I                              IoInMux                    0      9901               FALL  1       
I__459/O                              IoInMux                    503    10404              FALL  1       
ppm_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10404              FALL  1       
ppm_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    11159              RISE  1       
ppm_output_obuf_iopad/DIN             IO_PAD                     0      11159              RISE  1       
ppm_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   13451              RISE  1       
ppm_output                            ppm_encoder                0      13451              RISE  1       

6.5.2::Path details for port: test_led  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : test_led
Clock Port         : clk
Clock Reference    : ppm_encoder|clk:R
Clock to Out Delay : 17345


Launch Clock Path Delay        6100
+ Clock To Q Delay             1391
+ Data Path Delay              9855
---------------------------- ------
Clock To Out Delay            17345

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ppm_encoder                0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4961               RISE  1       
I__1052/I                                         gio2CtrlBuf                0      4961               RISE  1       
I__1052/O                                         gio2CtrlBuf                0      4961               RISE  1       
I__1053/I                                         GlobalMux                  0      4961               RISE  1       
I__1053/O                                         GlobalMux                  252    5212               RISE  1       
I__1066/I                                         ClkMux                     0      5212               RISE  1       
I__1066/O                                         ClkMux                     887    6100               RISE  1       
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000  0      6100               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
test_ledZ0_LC_8_26_7/lcout          LogicCell40_SEQ_MODE_1000  1391   7490               RISE  2       
I__180/I                            Odrv12                     0      7490               RISE  1       
I__180/O                            Odrv12                     1073   8563               RISE  1       
I__182/I                            Span12Mux_v                0      8563               RISE  1       
I__182/O                            Span12Mux_v                980    9543               RISE  1       
I__183/I                            Span12Mux_v                0      9543               RISE  1       
I__183/O                            Span12Mux_v                980    10523              RISE  1       
I__184/I                            Span12Mux_h                0      10523              RISE  1       
I__184/O                            Span12Mux_h                1073   11596              RISE  1       
I__185/I                            Sp12to4                    0      11596              RISE  1       
I__185/O                            Sp12to4                    596    12192              RISE  1       
I__186/I                            Span4Mux_s1_v              0      12192              RISE  1       
I__186/O                            Span4Mux_s1_v              344    12537              RISE  1       
I__187/I                            LocalMux                   0      12537              RISE  1       
I__187/O                            LocalMux                   1099   13636              RISE  1       
I__188/I                            IoInMux                    0      13636              RISE  1       
I__188/O                            IoInMux                    662    14298              RISE  1       
test_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      14298              RISE  1       
test_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    15053              RISE  1       
test_led_obuf_iopad/DIN             IO_PAD                     0      15053              RISE  1       
test_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   17345              RISE  1       
test_led                            ppm_encoder                0      17345              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_17_LC_10_23_6/in3
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Setup Constraint : 13470p
Path slack       : -7880p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 19231
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     26721
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
init_pulses_RNO_0_12_LC_10_22_4/carryin            LogicCell40_SEQ_MODE_0000      0             21490  -7880  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/carryout           LogicCell40_SEQ_MODE_0000    278             21768  -7880  RISE       2
init_pulses_RNO_0_13_LC_10_22_5/carryin            LogicCell40_SEQ_MODE_0000      0             21768  -7880  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/carryout           LogicCell40_SEQ_MODE_0000    278             22046  -7880  RISE       2
init_pulses_RNO_0_14_LC_10_22_6/carryin            LogicCell40_SEQ_MODE_0000      0             22046  -7880  RISE       1
init_pulses_RNO_0_14_LC_10_22_6/carryout           LogicCell40_SEQ_MODE_0000    278             22324  -7880  RISE       2
init_pulses_RNO_0_15_LC_10_22_7/carryin            LogicCell40_SEQ_MODE_0000      0             22324  -7880  RISE       1
init_pulses_RNO_0_15_LC_10_22_7/carryout           LogicCell40_SEQ_MODE_0000    278             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitin                    ICE_CARRY_IN_MUX               0             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitout                   ICE_CARRY_IN_MUX             556             23159  -7880  RISE       2
init_pulses_RNO_0_16_LC_10_23_0/carryin            LogicCell40_SEQ_MODE_0000      0             23159  -7880  RISE       1
init_pulses_RNO_0_16_LC_10_23_0/carryout           LogicCell40_SEQ_MODE_0000    278             23437  -7880  RISE       2
I__348/I                                           InMux                          0             23437  -7880  RISE       1
I__348/O                                           InMux                        662             24099  -7880  RISE       1
init_pulses_RNO_0_17_LC_10_23_1/in3                LogicCell40_SEQ_MODE_0000      0             24099  -7880  RISE       1
init_pulses_RNO_0_17_LC_10_23_1/lcout              LogicCell40_SEQ_MODE_0000    861             24960  -7880  RISE       1
I__311/I                                           LocalMux                       0             24960  -7880  RISE       1
I__311/O                                           LocalMux                    1099             26059  -7880  RISE       1
I__312/I                                           InMux                          0             26059  -7880  RISE       1
I__312/O                                           InMux                        662             26721  -7880  RISE       1
init_pulses_17_LC_10_23_6/in3                      LogicCell40_SEQ_MODE_1000      0             26721  -7880  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_16_LC_10_23_5/in3
Capture Clock    : init_pulses_16_LC_10_23_5/clk
Setup Constraint : 13470p
Path slack       : -7602p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18953
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     26443
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
init_pulses_RNO_0_12_LC_10_22_4/carryin            LogicCell40_SEQ_MODE_0000      0             21490  -7880  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/carryout           LogicCell40_SEQ_MODE_0000    278             21768  -7880  RISE       2
init_pulses_RNO_0_13_LC_10_22_5/carryin            LogicCell40_SEQ_MODE_0000      0             21768  -7880  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/carryout           LogicCell40_SEQ_MODE_0000    278             22046  -7880  RISE       2
init_pulses_RNO_0_14_LC_10_22_6/carryin            LogicCell40_SEQ_MODE_0000      0             22046  -7880  RISE       1
init_pulses_RNO_0_14_LC_10_22_6/carryout           LogicCell40_SEQ_MODE_0000    278             22324  -7880  RISE       2
init_pulses_RNO_0_15_LC_10_22_7/carryin            LogicCell40_SEQ_MODE_0000      0             22324  -7880  RISE       1
init_pulses_RNO_0_15_LC_10_22_7/carryout           LogicCell40_SEQ_MODE_0000    278             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitin                    ICE_CARRY_IN_MUX               0             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitout                   ICE_CARRY_IN_MUX             556             23159  -7880  RISE       2
I__349/I                                           InMux                          0             23159  -7602  RISE       1
I__349/O                                           InMux                        662             23821  -7602  RISE       1
init_pulses_RNO_0_16_LC_10_23_0/in3                LogicCell40_SEQ_MODE_0000      0             23821  -7602  RISE       1
init_pulses_RNO_0_16_LC_10_23_0/lcout              LogicCell40_SEQ_MODE_0000    861             24682  -7602  RISE       1
I__342/I                                           LocalMux                       0             24682  -7602  RISE       1
I__342/O                                           LocalMux                    1099             25781  -7602  RISE       1
I__343/I                                           InMux                          0             25781  -7602  RISE       1
I__343/O                                           InMux                        662             26443  -7602  RISE       1
init_pulses_16_LC_10_23_5/in3                      LogicCell40_SEQ_MODE_1000      0             26443  -7602  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_15_LC_9_23_1/in3
Capture Clock    : init_pulses_15_LC_9_23_1/clk
Setup Constraint : 13470p
Path slack       : -6768p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18119
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
init_pulses_RNO_0_12_LC_10_22_4/carryin            LogicCell40_SEQ_MODE_0000      0             21490  -7880  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/carryout           LogicCell40_SEQ_MODE_0000    278             21768  -7880  RISE       2
init_pulses_RNO_0_13_LC_10_22_5/carryin            LogicCell40_SEQ_MODE_0000      0             21768  -7880  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/carryout           LogicCell40_SEQ_MODE_0000    278             22046  -7880  RISE       2
init_pulses_RNO_0_14_LC_10_22_6/carryin            LogicCell40_SEQ_MODE_0000      0             22046  -7880  RISE       1
init_pulses_RNO_0_14_LC_10_22_6/carryout           LogicCell40_SEQ_MODE_0000    278             22324  -7880  RISE       2
I__350/I                                           InMux                          0             22324  -6768  RISE       1
I__350/O                                           InMux                        662             22987  -6768  RISE       1
init_pulses_RNO_0_15_LC_10_22_7/in3                LogicCell40_SEQ_MODE_0000      0             22987  -6768  RISE       1
init_pulses_RNO_0_15_LC_10_22_7/lcout              LogicCell40_SEQ_MODE_0000    861             23847  -6768  RISE       1
I__351/I                                           LocalMux                       0             23847  -6768  RISE       1
I__351/O                                           LocalMux                    1099             24947  -6768  RISE       1
I__352/I                                           InMux                          0             24947  -6768  RISE       1
I__352/O                                           InMux                        662             25609  -6768  RISE       1
init_pulses_15_LC_9_23_1/in3                       LogicCell40_SEQ_MODE_1000      0             25609  -6768  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_18_LC_11_28_2/sr
Capture Clock    : counter_18_LC_11_28_2/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__608/I                                                SRMux                          0             24986  -6582  RISE       1
I__608/O                                                SRMux                        636             25622  -6582  RISE       1
counter_18_LC_11_28_2/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_18_LC_11_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_17_LC_11_28_1/sr
Capture Clock    : counter_17_LC_11_28_1/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__608/I                                                SRMux                          0             24986  -6582  RISE       1
I__608/O                                                SRMux                        636             25622  -6582  RISE       1
counter_17_LC_11_28_1/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_16_LC_11_28_0/sr
Capture Clock    : counter_16_LC_11_28_0/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__608/I                                                SRMux                          0             24986  -6582  RISE       1
I__608/O                                                SRMux                        636             25622  -6582  RISE       1
counter_16_LC_11_28_0/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_15_LC_11_27_7/sr
Capture Clock    : counter_15_LC_11_27_7/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__609/I                                                SRMux                          0             24986  -6582  RISE       1
I__609/O                                                SRMux                        636             25622  -6582  RISE       1
counter_15_LC_11_27_7/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_14_LC_11_27_6/sr
Capture Clock    : counter_14_LC_11_27_6/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__609/I                                                SRMux                          0             24986  -6582  RISE       1
I__609/O                                                SRMux                        636             25622  -6582  RISE       1
counter_14_LC_11_27_6/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_13_LC_11_27_5/sr
Capture Clock    : counter_13_LC_11_27_5/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__609/I                                                SRMux                          0             24986  -6582  RISE       1
I__609/O                                                SRMux                        636             25622  -6582  RISE       1
counter_13_LC_11_27_5/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_12_LC_11_27_4/sr
Capture Clock    : counter_12_LC_11_27_4/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__609/I                                                SRMux                          0             24986  -6582  RISE       1
I__609/O                                                SRMux                        636             25622  -6582  RISE       1
counter_12_LC_11_27_4/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_11_LC_11_27_3/sr
Capture Clock    : counter_11_LC_11_27_3/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__609/I                                                SRMux                          0             24986  -6582  RISE       1
I__609/O                                                SRMux                        636             25622  -6582  RISE       1
counter_11_LC_11_27_3/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_10_LC_11_27_2/sr
Capture Clock    : counter_10_LC_11_27_2/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__609/I                                                SRMux                          0             24986  -6582  RISE       1
I__609/O                                                SRMux                        636             25622  -6582  RISE       1
counter_10_LC_11_27_2/sr                                LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_9_LC_11_27_1/sr
Capture Clock    : counter_9_LC_11_27_1/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__609/I                                                SRMux                          0             24986  -6582  RISE       1
I__609/O                                                SRMux                        636             25622  -6582  RISE       1
counter_9_LC_11_27_1/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_8_LC_11_27_0/sr
Capture Clock    : counter_8_LC_11_27_0/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__609/I                                                SRMux                          0             24986  -6582  RISE       1
I__609/O                                                SRMux                        636             25622  -6582  RISE       1
counter_8_LC_11_27_0/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_7_LC_11_26_7/sr
Capture Clock    : counter_7_LC_11_26_7/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__610/I                                                SRMux                          0             24986  -6582  RISE       1
I__610/O                                                SRMux                        636             25622  -6582  RISE       1
counter_7_LC_11_26_7/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_6_LC_11_26_6/sr
Capture Clock    : counter_6_LC_11_26_6/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__610/I                                                SRMux                          0             24986  -6582  RISE       1
I__610/O                                                SRMux                        636             25622  -6582  RISE       1
counter_6_LC_11_26_6/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_5_LC_11_26_5/sr
Capture Clock    : counter_5_LC_11_26_5/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__610/I                                                SRMux                          0             24986  -6582  RISE       1
I__610/O                                                SRMux                        636             25622  -6582  RISE       1
counter_5_LC_11_26_5/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_4_LC_11_26_4/sr
Capture Clock    : counter_4_LC_11_26_4/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__610/I                                                SRMux                          0             24986  -6582  RISE       1
I__610/O                                                SRMux                        636             25622  -6582  RISE       1
counter_4_LC_11_26_4/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_3_LC_11_26_3/sr
Capture Clock    : counter_3_LC_11_26_3/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__610/I                                                SRMux                          0             24986  -6582  RISE       1
I__610/O                                                SRMux                        636             25622  -6582  RISE       1
counter_3_LC_11_26_3/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_2_LC_11_26_2/sr
Capture Clock    : counter_2_LC_11_26_2/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__610/I                                                SRMux                          0             24986  -6582  RISE       1
I__610/O                                                SRMux                        636             25622  -6582  RISE       1
counter_2_LC_11_26_2/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_1_LC_11_26_1/sr
Capture Clock    : counter_1_LC_11_26_1/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__610/I                                                SRMux                          0             24986  -6582  RISE       1
I__610/O                                                SRMux                        636             25622  -6582  RISE       1
counter_1_LC_11_26_1/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_0_LC_11_26_0/sr
Capture Clock    : counter_0_LC_11_26_0/clk
Setup Constraint : 13470p
Path slack       : -6582p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 18132
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25622
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                              LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                                Odrv12                         0              7490  -6582  RISE       1
I__897/O                                                Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                                LocalMux                       0              8563  -6582  RISE       1
I__900/O                                                LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                                InMux                          0              9663  -6582  RISE       1
I__903/O                                                InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0                   LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout                 LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                                LocalMux                       0             11570  -6582  RISE       1
I__536/O                                                LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                                InMux                          0             12669  -6582  RISE       1
I__537/O                                                InMux                        662             13331  -6582  RISE       1
I__538/I                                                CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                                CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2                       LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout                  LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin                   LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout                  LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin                   LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout                  LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin                   LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout                  LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin                   LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout                  LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin                         ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout                        ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin                   LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout                  LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin                   LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout                  LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                                InMux                          0             16166  -6582  RISE       1
I__572/O                                                InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3              LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout            LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__927/I                                                LocalMux                       0             17689  -6582  RISE       1
I__927/O                                                LocalMux                    1099             18788  -6582  RISE       1
I__932/I                                                InMux                          0             18788  -6582  RISE       1
I__932/O                                                InMux                        662             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in3              LogicCell40_SEQ_MODE_0000      0             19450  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000    861             20311  -6582  RISE       1
I__924/I                                                Odrv12                         0             20311  -6582  RISE       1
I__924/O                                                Odrv12                      1073             21384  -6582  RISE       1
I__925/I                                                LocalMux                       0             21384  -6582  RISE       1
I__925/O                                                LocalMux                    1099             22483  -6582  RISE       1
I__926/I                                                IoInMux                        0             22483  -6582  RISE       1
I__926/O                                                IoInMux                      662             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             23145  -6582  RISE       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             24735  -6582  RISE      19
I__606/I                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__606/O                                                gio2CtrlBuf                    0             24735  -6582  RISE       1
I__607/I                                                GlobalMux                      0             24735  -6582  RISE       1
I__607/O                                                GlobalMux                    252             24986  -6582  RISE       1
I__610/I                                                SRMux                          0             24986  -6582  RISE       1
I__610/O                                                SRMux                        636             25622  -6582  RISE       1
counter_0_LC_11_26_0/sr                                 LogicCell40_SEQ_MODE_1000      0             25622  -6582  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_14_LC_9_22_2/in3
Capture Clock    : init_pulses_14_LC_9_22_2/clk
Setup Constraint : 13470p
Path slack       : -6490p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 17841
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25331
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
init_pulses_RNO_0_12_LC_10_22_4/carryin            LogicCell40_SEQ_MODE_0000      0             21490  -7880  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/carryout           LogicCell40_SEQ_MODE_0000    278             21768  -7880  RISE       2
init_pulses_RNO_0_13_LC_10_22_5/carryin            LogicCell40_SEQ_MODE_0000      0             21768  -7880  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/carryout           LogicCell40_SEQ_MODE_0000    278             22046  -7880  RISE       2
I__353/I                                           InMux                          0             22046  -6490  RISE       1
I__353/O                                           InMux                        662             22708  -6490  RISE       1
init_pulses_RNO_0_14_LC_10_22_6/in3                LogicCell40_SEQ_MODE_0000      0             22708  -6490  RISE       1
init_pulses_RNO_0_14_LC_10_22_6/lcout              LogicCell40_SEQ_MODE_0000    861             23569  -6490  RISE       1
I__354/I                                           LocalMux                       0             23569  -6490  RISE       1
I__354/O                                           LocalMux                    1099             24669  -6490  RISE       1
I__355/I                                           InMux                          0             24669  -6490  RISE       1
I__355/O                                           InMux                        662             25331  -6490  RISE       1
init_pulses_14_LC_9_22_2/in3                       LogicCell40_SEQ_MODE_1000      0             25331  -6490  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_18_LC_10_23_3/in2
Capture Clock    : init_pulses_18_LC_10_23_3/clk
Setup Constraint : 13470p
Path slack       : -6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 17470
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     24960
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
init_pulses_RNO_0_12_LC_10_22_4/carryin            LogicCell40_SEQ_MODE_0000      0             21490  -7880  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/carryout           LogicCell40_SEQ_MODE_0000    278             21768  -7880  RISE       2
init_pulses_RNO_0_13_LC_10_22_5/carryin            LogicCell40_SEQ_MODE_0000      0             21768  -7880  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/carryout           LogicCell40_SEQ_MODE_0000    278             22046  -7880  RISE       2
init_pulses_RNO_0_14_LC_10_22_6/carryin            LogicCell40_SEQ_MODE_0000      0             22046  -7880  RISE       1
init_pulses_RNO_0_14_LC_10_22_6/carryout           LogicCell40_SEQ_MODE_0000    278             22324  -7880  RISE       2
init_pulses_RNO_0_15_LC_10_22_7/carryin            LogicCell40_SEQ_MODE_0000      0             22324  -7880  RISE       1
init_pulses_RNO_0_15_LC_10_22_7/carryout           LogicCell40_SEQ_MODE_0000    278             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitin                    ICE_CARRY_IN_MUX               0             22602  -7880  RISE       1
IN_MUX_bfv_10_23_0_/carryinitout                   ICE_CARRY_IN_MUX             556             23159  -7880  RISE       2
init_pulses_RNO_0_16_LC_10_23_0/carryin            LogicCell40_SEQ_MODE_0000      0             23159  -7880  RISE       1
init_pulses_RNO_0_16_LC_10_23_0/carryout           LogicCell40_SEQ_MODE_0000    278             23437  -7880  RISE       2
init_pulses_RNO_0_17_LC_10_23_1/carryin            LogicCell40_SEQ_MODE_0000      0             23437  -6370  RISE       1
init_pulses_RNO_0_17_LC_10_23_1/carryout           LogicCell40_SEQ_MODE_0000    278             23715  -6370  RISE       1
I__347/I                                           InMux                          0             23715  -6370  RISE       1
I__347/O                                           InMux                        662             24377  -6370  RISE       1
init_pulses_RNO_0_18_LC_10_23_2/in3                LogicCell40_SEQ_MODE_0000      0             24377  -6370  RISE       1
init_pulses_RNO_0_18_LC_10_23_2/ltout              LogicCell40_SEQ_MODE_0000    583             24960  -6370  RISE       1
I__346/I                                           CascadeMux                     0             24960  -6370  RISE       1
I__346/O                                           CascadeMux                     0             24960  -6370  RISE       1
init_pulses_18_LC_10_23_3/in2                      LogicCell40_SEQ_MODE_1000      0             24960  -6370  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_13_LC_9_22_1/in3
Capture Clock    : init_pulses_13_LC_9_22_1/clk
Setup Constraint : 13470p
Path slack       : -6212p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 17563
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     25053
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
init_pulses_RNO_0_12_LC_10_22_4/carryin            LogicCell40_SEQ_MODE_0000      0             21490  -7880  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/carryout           LogicCell40_SEQ_MODE_0000    278             21768  -7880  RISE       2
I__286/I                                           InMux                          0             21768  -6211  RISE       1
I__286/O                                           InMux                        662             22430  -6211  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/in3                LogicCell40_SEQ_MODE_0000      0             22430  -6211  RISE       1
init_pulses_RNO_0_13_LC_10_22_5/lcout              LogicCell40_SEQ_MODE_0000    861             23291  -6211  RISE       1
I__287/I                                           LocalMux                       0             23291  -6211  RISE       1
I__287/O                                           LocalMux                    1099             24390  -6211  RISE       1
I__288/I                                           InMux                          0             24390  -6211  RISE       1
I__288/O                                           InMux                        662             25053  -6211  RISE       1
init_pulses_13_LC_9_22_1/in3                       LogicCell40_SEQ_MODE_1000      0             25053  -6211  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_12_LC_9_22_0/in3
Capture Clock    : init_pulses_12_LC_9_22_0/clk
Setup Constraint : 13470p
Path slack       : -5934p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 17285
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     24775
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
init_pulses_RNO_0_11_LC_10_22_3/carryin            LogicCell40_SEQ_MODE_0000      0             21212  -7880  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/carryout           LogicCell40_SEQ_MODE_0000    278             21490  -7880  RISE       2
I__289/I                                           InMux                          0             21490  -5933  RISE       1
I__289/O                                           InMux                        662             22152  -5933  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/in3                LogicCell40_SEQ_MODE_0000      0             22152  -5933  RISE       1
init_pulses_RNO_0_12_LC_10_22_4/lcout              LogicCell40_SEQ_MODE_0000    861             23013  -5933  RISE       1
I__290/I                                           LocalMux                       0             23013  -5933  RISE       1
I__290/O                                           LocalMux                    1099             24112  -5933  RISE       1
I__291/I                                           InMux                          0             24112  -5933  RISE       1
I__291/O                                           InMux                        662             24775  -5933  RISE       1
init_pulses_12_LC_9_22_0/in3                       LogicCell40_SEQ_MODE_1000      0             24775  -5933  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_11_LC_9_22_3/in3
Capture Clock    : init_pulses_11_LC_9_22_3/clk
Setup Constraint : 13470p
Path slack       : -5655p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 17006
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     24496
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
init_pulses_RNO_0_10_LC_10_22_2/carryin            LogicCell40_SEQ_MODE_0000      0             20934  -7880  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/carryout           LogicCell40_SEQ_MODE_0000    278             21212  -7880  RISE       2
I__292/I                                           InMux                          0             21212  -5655  RISE       1
I__292/O                                           InMux                        662             21874  -5655  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/in3                LogicCell40_SEQ_MODE_0000      0             21874  -5655  RISE       1
init_pulses_RNO_0_11_LC_10_22_3/lcout              LogicCell40_SEQ_MODE_0000    861             22735  -5655  RISE       1
I__293/I                                           LocalMux                       0             22735  -5655  RISE       1
I__293/O                                           LocalMux                    1099             23834  -5655  RISE       1
I__294/I                                           InMux                          0             23834  -5655  RISE       1
I__294/O                                           InMux                        662             24496  -5655  RISE       1
init_pulses_11_LC_9_22_3/in3                       LogicCell40_SEQ_MODE_1000      0             24496  -5655  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_10_LC_10_23_4/in3
Capture Clock    : init_pulses_10_LC_10_23_4/clk
Setup Constraint : 13470p
Path slack       : -5377p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 16728
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     24218
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
init_pulses_RNO_0_9_LC_10_22_1/carryin             LogicCell40_SEQ_MODE_0000      0             20655  -7880  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/carryout            LogicCell40_SEQ_MODE_0000    278             20934  -7880  RISE       2
I__295/I                                           InMux                          0             20934  -5377  RISE       1
I__295/O                                           InMux                        662             21596  -5377  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/in3                LogicCell40_SEQ_MODE_0000      0             21596  -5377  RISE       1
init_pulses_RNO_0_10_LC_10_22_2/lcout              LogicCell40_SEQ_MODE_0000    861             22457  -5377  RISE       1
I__344/I                                           LocalMux                       0             22457  -5377  RISE       1
I__344/O                                           LocalMux                    1099             23556  -5377  RISE       1
I__345/I                                           InMux                          0             23556  -5377  RISE       1
I__345/O                                           InMux                        662             24218  -5377  RISE       1
init_pulses_10_LC_10_23_4/in3                      LogicCell40_SEQ_MODE_1000      0             24218  -5377  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_9_LC_9_23_3/in3
Capture Clock    : init_pulses_9_LC_9_23_3/clk
Setup Constraint : 13470p
Path slack       : -5099p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 16450
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23940
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
init_pulses_RNO_0_8_LC_10_22_0/carryin             LogicCell40_SEQ_MODE_0000      0             20377  -7880  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/carryout            LogicCell40_SEQ_MODE_0000    278             20655  -7880  RISE       2
I__296/I                                           InMux                          0             20655  -5099  RISE       1
I__296/O                                           InMux                        662             21318  -5099  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/in3                 LogicCell40_SEQ_MODE_0000      0             21318  -5099  RISE       1
init_pulses_RNO_0_9_LC_10_22_1/lcout               LogicCell40_SEQ_MODE_0000    861             22179  -5099  RISE       1
I__297/I                                           LocalMux                       0             22179  -5099  RISE       1
I__297/O                                           LocalMux                    1099             23278  -5099  RISE       1
I__298/I                                           InMux                          0             23278  -5099  RISE       1
I__298/O                                           InMux                        662             23940  -5099  RISE       1
init_pulses_9_LC_9_23_3/in3                        LogicCell40_SEQ_MODE_1000      0             23940  -5099  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_18_LC_10_23_3/in0
Capture Clock    : init_pulses_18_LC_10_23_3/clk
Setup Constraint : 13470p
Path slack       : -4847p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__316/I                                      LocalMux                       0             21424  -4847  RISE       1
I__316/O                                      LocalMux                    1099             22523  -4847  RISE       1
I__334/I                                      InMux                          0             22523  -4847  RISE       1
I__334/O                                      InMux                        662             23185  -4847  RISE       1
init_pulses_18_LC_10_23_3/in0                 LogicCell40_SEQ_MODE_1000      0             23185  -4847  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_8_LC_9_22_4/in3
Capture Clock    : init_pulses_8_LC_9_22_4/clk
Setup Constraint : 13470p
Path slack       : -4821p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 16172
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23662
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
init_pulses_RNO_0_7_LC_10_21_7/carryin             LogicCell40_SEQ_MODE_0000      0             19543  -7880  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/carryout            LogicCell40_SEQ_MODE_0000    278             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitin                    ICE_CARRY_IN_MUX               0             19821  -7880  RISE       1
IN_MUX_bfv_10_22_0_/carryinitout                   ICE_CARRY_IN_MUX             556             20377  -7880  RISE       2
I__299/I                                           InMux                          0             20377  -4821  RISE       1
I__299/O                                           InMux                        662             21040  -4821  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/in3                 LogicCell40_SEQ_MODE_0000      0             21040  -4821  RISE       1
init_pulses_RNO_0_8_LC_10_22_0/lcout               LogicCell40_SEQ_MODE_0000    861             21900  -4821  RISE       1
I__300/I                                           LocalMux                       0             21900  -4821  RISE       1
I__300/O                                           LocalMux                    1099             23000  -4821  RISE       1
I__301/I                                           InMux                          0             23000  -4821  RISE       1
I__301/O                                           InMux                        662             23662  -4821  RISE       1
init_pulses_8_LC_9_22_4/in3                        LogicCell40_SEQ_MODE_1000      0             23662  -4821  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_11_LC_9_22_3/in1
Capture Clock    : init_pulses_11_LC_9_22_3/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__313/I                                      LocalMux                       0             21424  -4675  RISE       1
I__313/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__317/I                                      InMux                          0             22523  -4675  RISE       1
I__317/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_11_LC_9_22_3/in1                  LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_15_LC_9_23_1/in1
Capture Clock    : init_pulses_15_LC_9_23_1/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__314/I                                      LocalMux                       0             21424  -4675  RISE       1
I__314/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__322/I                                      InMux                          0             22523  -4675  RISE       1
I__322/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_15_LC_9_23_1/in1                  LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_2_LC_9_21_7/in1
Capture Clock    : init_pulses_2_LC_9_21_7/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__315/I                                      LocalMux                       0             21424  -4675  RISE       1
I__315/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__325/I                                      InMux                          0             22523  -4675  RISE       1
I__325/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_2_LC_9_21_7/in1                   LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_13_LC_9_22_1/in1
Capture Clock    : init_pulses_13_LC_9_22_1/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__313/I                                      LocalMux                       0             21424  -4675  RISE       1
I__313/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__319/I                                      InMux                          0             22523  -4675  RISE       1
I__319/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_13_LC_9_22_1/in1                  LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_9_LC_9_23_3/in1
Capture Clock    : init_pulses_9_LC_9_23_3/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__314/I                                      LocalMux                       0             21424  -4675  RISE       1
I__314/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__323/I                                      InMux                          0             22523  -4675  RISE       1
I__323/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_9_LC_9_23_3/in1                   LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_5_LC_9_21_1/in1
Capture Clock    : init_pulses_5_LC_9_21_1/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__315/I                                      LocalMux                       0             21424  -4675  RISE       1
I__315/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__328/I                                      InMux                          0             22523  -4675  RISE       1
I__328/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_5_LC_9_21_1/in1                   LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_7_LC_9_21_5/in1
Capture Clock    : init_pulses_7_LC_9_21_5/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__315/I                                      LocalMux                       0             21424  -4675  RISE       1
I__315/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__330/I                                      InMux                          0             22523  -4675  RISE       1
I__330/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_7_LC_9_21_5/in1                   LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_10_LC_10_23_4/in1
Capture Clock    : init_pulses_10_LC_10_23_4/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__316/I                                      LocalMux                       0             21424  -4847  RISE       1
I__316/O                                      LocalMux                    1099             22523  -4847  RISE       1
I__331/I                                      InMux                          0             22523  -4675  RISE       1
I__331/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_10_LC_10_23_4/in1                 LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_17_LC_10_23_6/in1
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Setup Constraint : 13470p
Path slack       : -4675p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__316/I                                      LocalMux                       0             21424  -4847  RISE       1
I__316/O                                      LocalMux                    1099             22523  -4847  RISE       1
I__333/I                                      InMux                          0             22523  -4675  RISE       1
I__333/O                                      InMux                        662             23185  -4675  RISE       1
init_pulses_17_LC_10_23_6/in1                 LogicCell40_SEQ_MODE_1000      0             23185  -4675  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_12_LC_9_22_0/in2
Capture Clock    : init_pulses_12_LC_9_22_0/clk
Setup Constraint : 13470p
Path slack       : -4595p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__313/I                                      LocalMux                       0             21424  -4675  RISE       1
I__313/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__318/I                                      InMux                          0             22523  -4596  RISE       1
I__318/O                                      InMux                        662             23185  -4596  RISE       1
I__335/I                                      CascadeMux                     0             23185  -4596  RISE       1
I__335/O                                      CascadeMux                     0             23185  -4596  RISE       1
init_pulses_12_LC_9_22_0/in2                  LogicCell40_SEQ_MODE_1000      0             23185  -4596  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_14_LC_9_22_2/in2
Capture Clock    : init_pulses_14_LC_9_22_2/clk
Setup Constraint : 13470p
Path slack       : -4595p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__313/I                                      LocalMux                       0             21424  -4675  RISE       1
I__313/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__320/I                                      InMux                          0             22523  -4596  RISE       1
I__320/O                                      InMux                        662             23185  -4596  RISE       1
I__336/I                                      CascadeMux                     0             23185  -4596  RISE       1
I__336/O                                      CascadeMux                     0             23185  -4596  RISE       1
init_pulses_14_LC_9_22_2/in2                  LogicCell40_SEQ_MODE_1000      0             23185  -4596  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_8_LC_9_22_4/in2
Capture Clock    : init_pulses_8_LC_9_22_4/clk
Setup Constraint : 13470p
Path slack       : -4595p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__313/I                                      LocalMux                       0             21424  -4675  RISE       1
I__313/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__321/I                                      InMux                          0             22523  -4596  RISE       1
I__321/O                                      InMux                        662             23185  -4596  RISE       1
I__337/I                                      CascadeMux                     0             23185  -4596  RISE       1
I__337/O                                      CascadeMux                     0             23185  -4596  RISE       1
init_pulses_8_LC_9_22_4/in2                   LogicCell40_SEQ_MODE_1000      0             23185  -4596  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_3_LC_9_21_4/in2
Capture Clock    : init_pulses_3_LC_9_21_4/clk
Setup Constraint : 13470p
Path slack       : -4595p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__315/I                                      LocalMux                       0             21424  -4675  RISE       1
I__315/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__326/I                                      InMux                          0             22523  -4596  RISE       1
I__326/O                                      InMux                        662             23185  -4596  RISE       1
I__338/I                                      CascadeMux                     0             23185  -4596  RISE       1
I__338/O                                      CascadeMux                     0             23185  -4596  RISE       1
init_pulses_3_LC_9_21_4/in2                   LogicCell40_SEQ_MODE_1000      0             23185  -4596  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_4_LC_9_21_0/in2
Capture Clock    : init_pulses_4_LC_9_21_0/clk
Setup Constraint : 13470p
Path slack       : -4595p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__315/I                                      LocalMux                       0             21424  -4675  RISE       1
I__315/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__327/I                                      InMux                          0             22523  -4596  RISE       1
I__327/O                                      InMux                        662             23185  -4596  RISE       1
I__339/I                                      CascadeMux                     0             23185  -4596  RISE       1
I__339/O                                      CascadeMux                     0             23185  -4596  RISE       1
init_pulses_4_LC_9_21_0/in2                   LogicCell40_SEQ_MODE_1000      0             23185  -4596  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_6_LC_9_21_6/in2
Capture Clock    : init_pulses_6_LC_9_21_6/clk
Setup Constraint : 13470p
Path slack       : -4595p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__315/I                                      LocalMux                       0             21424  -4675  RISE       1
I__315/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__329/I                                      InMux                          0             22523  -4596  RISE       1
I__329/O                                      InMux                        662             23185  -4596  RISE       1
I__340/I                                      CascadeMux                     0             23185  -4596  RISE       1
I__340/O                                      CascadeMux                     0             23185  -4596  RISE       1
init_pulses_6_LC_9_21_6/in2                   LogicCell40_SEQ_MODE_1000      0             23185  -4596  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_16_LC_10_23_5/in2
Capture Clock    : init_pulses_16_LC_10_23_5/clk
Setup Constraint : 13470p
Path slack       : -4595p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__316/I                                      LocalMux                       0             21424  -4847  RISE       1
I__316/O                                      LocalMux                    1099             22523  -4847  RISE       1
I__332/I                                      InMux                          0             22523  -4596  RISE       1
I__332/O                                      InMux                        662             23185  -4596  RISE       1
I__341/I                                      CascadeMux                     0             23185  -4596  RISE       1
I__341/O                                      CascadeMux                     0             23185  -4596  RISE       1
init_pulses_16_LC_10_23_5/in2                 LogicCell40_SEQ_MODE_1000      0             23185  -4596  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : PPM_STATE_0_LC_12_22_0/in2
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Setup Constraint : 13470p
Path slack       : -4397p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15497
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     22987
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__929/I                                      Odrv4                          0             17689  -4397  RISE       1
I__929/O                                      Odrv4                        596             18285  -4397  RISE       1
I__934/I                                      LocalMux                       0             18285  -4397  RISE       1
I__934/O                                      LocalMux                    1099             19384  -4397  RISE       1
I__938/I                                      InMux                          0             19384  -4397  RISE       1
I__938/O                                      InMux                        662             20046  -4397  RISE       1
PPM_STATE_RNO_1_0_LC_12_23_0/in1              LogicCell40_SEQ_MODE_0000      0             20046  -4397  RISE       1
PPM_STATE_RNO_1_0_LC_12_23_0/lcout            LogicCell40_SEQ_MODE_0000   1179             21225  -4397  RISE       1
I__730/I                                      LocalMux                       0             21225  -4397  RISE       1
I__730/O                                      LocalMux                    1099             22324  -4397  RISE       1
I__731/I                                      InMux                          0             22324  -4397  RISE       1
I__731/O                                      InMux                        662             22987  -4397  RISE       1
I__732/I                                      CascadeMux                     0             22987  -4397  RISE       1
I__732/O                                      CascadeMux                     0             22987  -4397  RISE       1
PPM_STATE_0_LC_12_22_0/in2                    LogicCell40_SEQ_MODE_1001      0             22987  -4397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_1_LC_9_21_3/in3
Capture Clock    : init_pulses_1_LC_9_21_3/clk
Setup Constraint : 13470p
Path slack       : -4344p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15695
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     23185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout   LogicCell40_SEQ_MODE_0000    861             21424  -4847  RISE      18
I__315/I                                      LocalMux                       0             21424  -4675  RISE       1
I__315/O                                      LocalMux                    1099             22523  -4675  RISE       1
I__324/I                                      InMux                          0             22523  -4344  RISE       1
I__324/O                                      InMux                        662             23185  -4344  RISE       1
init_pulses_1_LC_9_21_3/in3                   LogicCell40_SEQ_MODE_1000      0             23185  -4344  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_7_LC_9_21_5/in3
Capture Clock    : init_pulses_7_LC_9_21_5/clk
Setup Constraint : 13470p
Path slack       : -3987p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15338
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     22828
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
init_pulses_RNO_0_6_LC_10_21_6/carryin             LogicCell40_SEQ_MODE_0000      0             19265  -7880  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/carryout            LogicCell40_SEQ_MODE_0000    278             19543  -7880  RISE       2
I__302/I                                           InMux                          0             19543  -3986  RISE       1
I__302/O                                           InMux                        662             20205  -3986  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/in3                 LogicCell40_SEQ_MODE_0000      0             20205  -3986  RISE       1
init_pulses_RNO_0_7_LC_10_21_7/lcout               LogicCell40_SEQ_MODE_0000    861             21066  -3986  RISE       1
I__303/I                                           LocalMux                       0             21066  -3986  RISE       1
I__303/O                                           LocalMux                    1099             22165  -3986  RISE       1
I__304/I                                           InMux                          0             22165  -3986  RISE       1
I__304/O                                           InMux                        662             22828  -3986  RISE       1
init_pulses_7_LC_9_21_5/in3                        LogicCell40_SEQ_MODE_1000      0             22828  -3986  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_6_LC_9_21_6/in3
Capture Clock    : init_pulses_6_LC_9_21_6/clk
Setup Constraint : 13470p
Path slack       : -3708p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 15059
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     22549
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
init_pulses_RNO_0_5_LC_10_21_5/carryin             LogicCell40_SEQ_MODE_0000      0             18987  -7880  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/carryout            LogicCell40_SEQ_MODE_0000    278             19265  -7880  RISE       2
I__305/I                                           InMux                          0             19265  -3708  RISE       1
I__305/O                                           InMux                        662             19927  -3708  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/in3                 LogicCell40_SEQ_MODE_0000      0             19927  -3708  RISE       1
init_pulses_RNO_0_6_LC_10_21_6/lcout               LogicCell40_SEQ_MODE_0000    861             20788  -3708  RISE       1
I__306/I                                           LocalMux                       0             20788  -3708  RISE       1
I__306/O                                           LocalMux                    1099             21887  -3708  RISE       1
I__307/I                                           InMux                          0             21887  -3708  RISE       1
I__307/O                                           InMux                        662             22549  -3708  RISE       1
init_pulses_6_LC_9_21_6/in3                        LogicCell40_SEQ_MODE_1000      0             22549  -3708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_5_LC_9_21_1/in3
Capture Clock    : init_pulses_5_LC_9_21_1/clk
Setup Constraint : 13470p
Path slack       : -3430p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 14781
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     22271
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
init_pulses_RNO_0_4_LC_10_21_4/carryin             LogicCell40_SEQ_MODE_0000      0             18709  -7880  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/carryout            LogicCell40_SEQ_MODE_0000    278             18987  -7880  RISE       2
I__308/I                                           InMux                          0             18987  -3430  RISE       1
I__308/O                                           InMux                        662             19649  -3430  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/in3                 LogicCell40_SEQ_MODE_0000      0             19649  -3430  RISE       1
init_pulses_RNO_0_5_LC_10_21_5/lcout               LogicCell40_SEQ_MODE_0000    861             20510  -3430  RISE       1
I__309/I                                           LocalMux                       0             20510  -3430  RISE       1
I__309/O                                           LocalMux                    1099             21609  -3430  RISE       1
I__310/I                                           InMux                          0             21609  -3430  RISE       1
I__310/O                                           InMux                        662             22271  -3430  RISE       1
init_pulses_5_LC_9_21_1/in3                        LogicCell40_SEQ_MODE_1000      0             22271  -3430  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_4_LC_9_21_0/in3
Capture Clock    : init_pulses_4_LC_9_21_0/clk
Setup Constraint : 13470p
Path slack       : -3152p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 14503
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     21993
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
init_pulses_RNO_0_3_LC_10_21_3/carryin             LogicCell40_SEQ_MODE_0000      0             18430  -7880  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/carryout            LogicCell40_SEQ_MODE_0000    278             18709  -7880  RISE       2
I__260/I                                           InMux                          0             18709  -3152  RISE       1
I__260/O                                           InMux                        662             19371  -3152  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/in3                 LogicCell40_SEQ_MODE_0000      0             19371  -3152  RISE       1
init_pulses_RNO_0_4_LC_10_21_4/lcout               LogicCell40_SEQ_MODE_0000    861             20232  -3152  RISE       1
I__261/I                                           LocalMux                       0             20232  -3152  RISE       1
I__261/O                                           LocalMux                    1099             21331  -3152  RISE       1
I__262/I                                           InMux                          0             21331  -3152  RISE       1
I__262/O                                           InMux                        662             21993  -3152  RISE       1
init_pulses_4_LC_9_21_0/in3                        LogicCell40_SEQ_MODE_1000      0             21993  -3152  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_3_LC_9_21_4/in3
Capture Clock    : init_pulses_3_LC_9_21_4/clk
Setup Constraint : 13470p
Path slack       : -2874p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 14225
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     21715
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/carryout            LogicCell40_SEQ_MODE_0000    609             18430  -7880  RISE       2
I__263/I                                           InMux                          0             18430  -2874  RISE       1
I__263/O                                           InMux                        662             19093  -2874  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/in3                 LogicCell40_SEQ_MODE_0000      0             19093  -2874  RISE       1
init_pulses_RNO_0_3_LC_10_21_3/lcout               LogicCell40_SEQ_MODE_0000    861             19954  -2874  RISE       1
I__264/I                                           LocalMux                       0             19954  -2874  RISE       1
I__264/O                                           LocalMux                    1099             21053  -2874  RISE       1
I__265/I                                           InMux                          0             21053  -2874  RISE       1
I__265/O                                           InMux                        662             21715  -2874  RISE       1
init_pulses_3_LC_9_21_4/in3                        LogicCell40_SEQ_MODE_1000      0             21715  -2874  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : init_pulses_0_LC_9_22_7/in2
Capture Clock    : init_pulses_0_LC_9_22_7/clk
Setup Constraint : 13470p
Path slack       : -2556p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 13656
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     21146
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__928/I                                      Odrv4                          0             17689  -4847  RISE       1
I__928/O                                      Odrv4                        596             18285  -4847  RISE       1
I__933/I                                      Span4Mux_h                     0             18285  -4847  RISE       1
I__933/O                                      Span4Mux_h                   517             18801  -4847  RISE       1
I__937/I                                      LocalMux                       0             18801  -4847  RISE       1
I__937/O                                      LocalMux                    1099             19901  -4847  RISE       1
I__940/I                                      InMux                          0             19901  -4847  RISE       1
I__940/O                                      InMux                        662             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in3     LogicCell40_SEQ_MODE_0000      0             20563  -4847  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/ltout   LogicCell40_SEQ_MODE_0000    583             21146  -2556  RISE       1
I__213/I                                      CascadeMux                     0             21146  -2556  RISE       1
I__213/O                                      CascadeMux                     0             21146  -2556  RISE       1
init_pulses_0_LC_9_22_7/in2                   LogicCell40_SEQ_MODE_1000      0             21146  -2556  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : PPM_STATE_1_LC_11_22_4/in2
Capture Clock    : PPM_STATE_1_LC_11_22_4/clk
Setup Constraint : 13470p
Path slack       : -2039p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 13139
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     20629
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__930/I                                      Odrv4                          0             17689  -2039  RISE       1
I__930/O                                      Odrv4                        596             18285  -2039  RISE       1
I__935/I                                      LocalMux                       0             18285  -2039  RISE       1
I__935/O                                      LocalMux                    1099             19384  -2039  RISE       1
I__939/I                                      InMux                          0             19384  -2039  RISE       1
I__939/O                                      InMux                        662             20046  -2039  RISE       1
PPM_STATE_RNO_0_1_LC_11_22_3/in3              LogicCell40_SEQ_MODE_0000      0             20046  -2039  RISE       1
PPM_STATE_RNO_0_1_LC_11_22_3/ltout            LogicCell40_SEQ_MODE_0000    583             20629  -2039  RISE       1
I__516/I                                      CascadeMux                     0             20629  -2039  RISE       1
I__516/O                                      CascadeMux                     0             20629  -2039  RISE       1
PPM_STATE_1_LC_11_22_4/in2                    LogicCell40_SEQ_MODE_1000      0             20629  -2039  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_2_LC_9_21_7/in3
Capture Clock    : init_pulses_2_LC_9_21_7/clk
Setup Constraint : 13470p
Path slack       : -1920p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 13271
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     20761
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                       LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__989/I                                           LocalMux                       0              7490  -7880  RISE       1
I__989/O                                           LocalMux                    1099              8590  -7880  RISE       1
I__995/I                                           InMux                          0              8590  -7880  RISE       1
I__995/O                                           InMux                        662              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/in0      LogicCell40_SEQ_MODE_0000      0              9252  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNICOMD1_2_LC_11_21_0/lcout    LogicCell40_SEQ_MODE_0000   1245             10497  -7880  RISE       1
I__450/I                                           LocalMux                       0             10497  -7880  RISE       1
I__450/O                                           LocalMux                    1099             11596  -7880  RISE       1
I__451/I                                           InMux                          0             11596  -7880  RISE       1
I__451/O                                           InMux                        662             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/in1      LogicCell40_SEQ_MODE_0000      0             12258  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIIG2M4_2_LC_11_21_3/lcout    LogicCell40_SEQ_MODE_0000   1179             13437  -7880  RISE       2
I__525/I                                           LocalMux                       0             13437  -7880  RISE       1
I__525/O                                           LocalMux                    1099             14536  -7880  RISE       1
I__527/I                                           InMux                          0             14536  -7880  RISE       1
I__527/O                                           InMux                        662             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/in3    LogicCell40_SEQ_MODE_0000      0             15199  -7880  RISE       1
CHOOSE_CHANNEL_fast_RNIPSOR8_0_2_LC_11_21_7/lcout  LogicCell40_SEQ_MODE_0000    861             16060  -7880  RISE       1
I__529/I                                           LocalMux                       0             16060  -7880  RISE       1
I__529/O                                           LocalMux                    1099             17159  -7880  RISE       1
I__530/I                                           InMux                          0             17159  -7880  RISE       1
I__530/O                                           InMux                        662             17821  -7880  RISE       1
I__531/I                                           CascadeMux                     0             17821  -7880  RISE       1
I__531/O                                           CascadeMux                     0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/in2                 LogicCell40_SEQ_MODE_0000      0             17821  -7880  RISE       1
init_pulses_RNO_0_2_LC_10_21_2/lcout               LogicCell40_SEQ_MODE_0000   1179             19000  -1920  RISE       1
I__267/I                                           LocalMux                       0             19000  -1920  RISE       1
I__267/O                                           LocalMux                    1099             20099  -1920  RISE       1
I__268/I                                           InMux                          0             20099  -1920  RISE       1
I__268/O                                           InMux                        662             20761  -1920  RISE       1
init_pulses_2_LC_9_21_7/in3                        LogicCell40_SEQ_MODE_1000      0             20761  -1920  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_18_LC_11_28_2/in3
Capture Clock    : counter_18_LC_11_28_2/clk
Setup Constraint : 13470p
Path slack       : -1536p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12887
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     20377
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
counter_10_LC_11_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             16934  -1536  RISE       1
counter_10_LC_11_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             17212  -1536  RISE       2
counter_11_LC_11_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             17212  -1536  RISE       1
counter_11_LC_11_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             17490  -1536  RISE       2
counter_12_LC_11_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             17490  -1536  RISE       1
counter_12_LC_11_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             17768  -1536  RISE       2
counter_13_LC_11_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             17768  -1536  RISE       1
counter_13_LC_11_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             18046  -1536  RISE       2
counter_14_LC_11_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             18046  -1536  RISE       1
counter_14_LC_11_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             18324  -1536  RISE       2
counter_15_LC_11_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             18324  -1536  RISE       1
counter_15_LC_11_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             18603  -1536  RISE       1
IN_MUX_bfv_11_28_0_/carryinitin       ICE_CARRY_IN_MUX               0             18603  -1536  RISE       1
IN_MUX_bfv_11_28_0_/carryinitout      ICE_CARRY_IN_MUX             556             19159  -1536  RISE       2
counter_16_LC_11_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             19159  -1536  RISE       1
counter_16_LC_11_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             19437  -1536  RISE       2
counter_17_LC_11_28_1/carryin         LogicCell40_SEQ_MODE_1000      0             19437  -1536  RISE       1
counter_17_LC_11_28_1/carryout        LogicCell40_SEQ_MODE_1000    278             19715  -1536  RISE       1
I__611/I                              InMux                          0             19715  -1536  RISE       1
I__611/O                              InMux                        662             20377  -1536  RISE       1
counter_18_LC_11_28_2/in3             LogicCell40_SEQ_MODE_1000      0             20377  -1536  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_18_LC_11_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_17_LC_11_28_1/in3
Capture Clock    : counter_17_LC_11_28_1/clk
Setup Constraint : 13470p
Path slack       : -1258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12609
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     20099
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
counter_10_LC_11_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             16934  -1536  RISE       1
counter_10_LC_11_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             17212  -1536  RISE       2
counter_11_LC_11_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             17212  -1536  RISE       1
counter_11_LC_11_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             17490  -1536  RISE       2
counter_12_LC_11_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             17490  -1536  RISE       1
counter_12_LC_11_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             17768  -1536  RISE       2
counter_13_LC_11_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             17768  -1536  RISE       1
counter_13_LC_11_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             18046  -1536  RISE       2
counter_14_LC_11_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             18046  -1536  RISE       1
counter_14_LC_11_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             18324  -1536  RISE       2
counter_15_LC_11_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             18324  -1536  RISE       1
counter_15_LC_11_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             18603  -1536  RISE       1
IN_MUX_bfv_11_28_0_/carryinitin       ICE_CARRY_IN_MUX               0             18603  -1536  RISE       1
IN_MUX_bfv_11_28_0_/carryinitout      ICE_CARRY_IN_MUX             556             19159  -1536  RISE       2
counter_16_LC_11_28_0/carryin         LogicCell40_SEQ_MODE_1000      0             19159  -1536  RISE       1
counter_16_LC_11_28_0/carryout        LogicCell40_SEQ_MODE_1000    278             19437  -1536  RISE       2
I__612/I                              InMux                          0             19437  -1258  RISE       1
I__612/O                              InMux                        662             20099  -1258  RISE       1
counter_17_LC_11_28_1/in3             LogicCell40_SEQ_MODE_1000      0             20099  -1258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_16_LC_11_28_0/in3
Capture Clock    : counter_16_LC_11_28_0/clk
Setup Constraint : 13470p
Path slack       : -980p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12331
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19821
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
counter_10_LC_11_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             16934  -1536  RISE       1
counter_10_LC_11_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             17212  -1536  RISE       2
counter_11_LC_11_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             17212  -1536  RISE       1
counter_11_LC_11_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             17490  -1536  RISE       2
counter_12_LC_11_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             17490  -1536  RISE       1
counter_12_LC_11_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             17768  -1536  RISE       2
counter_13_LC_11_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             17768  -1536  RISE       1
counter_13_LC_11_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             18046  -1536  RISE       2
counter_14_LC_11_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             18046  -1536  RISE       1
counter_14_LC_11_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             18324  -1536  RISE       2
counter_15_LC_11_27_7/carryin         LogicCell40_SEQ_MODE_1000      0             18324  -1536  RISE       1
counter_15_LC_11_27_7/carryout        LogicCell40_SEQ_MODE_1000    278             18603  -1536  RISE       1
IN_MUX_bfv_11_28_0_/carryinitin       ICE_CARRY_IN_MUX               0             18603  -1536  RISE       1
IN_MUX_bfv_11_28_0_/carryinitout      ICE_CARRY_IN_MUX             556             19159  -1536  RISE       2
I__613/I                              InMux                          0             19159   -980  RISE       1
I__613/O                              InMux                        662             19821   -980  RISE       1
counter_16_LC_11_28_0/in3             LogicCell40_SEQ_MODE_1000      0             19821   -980  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_11_26_4/lcout
Path End         : PPM_STATE_1_LC_11_22_4/in1
Capture Clock    : PPM_STATE_1_LC_11_22_4/clk
Setup Constraint : 13470p
Path slack       : -953p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 11973
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19463
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_11_26_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -5999  RISE       3
I__869/I                             LocalMux                       0              7490  -5999  RISE       1
I__869/O                             LocalMux                    1099              8590  -5999  RISE       1
I__872/I                             InMux                          0              8590  -3642  RISE       1
I__872/O                             InMux                        662              9252  -3642  RISE       1
I__874/I                             CascadeMux                     0              9252  -3642  RISE       1
I__874/O                             CascadeMux                     0              9252  -3642  RISE       1
counter_RNIP3J6_4_LC_12_26_4/in2     LogicCell40_SEQ_MODE_0000      0              9252  -3642  RISE       1
counter_RNIP3J6_4_LC_12_26_4/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -3642  RISE       1
I__883/I                             LocalMux                       0             10431  -3642  RISE       1
I__883/O                             LocalMux                    1099             11530  -3642  RISE       1
I__884/I                             InMux                          0             11530  -3642  RISE       1
I__884/O                             InMux                        662             12192  -3642  RISE       1
counter_RNI6C6D1_7_LC_12_26_3/in3    LogicCell40_SEQ_MODE_0000      0             12192  -3642  RISE       1
counter_RNI6C6D1_7_LC_12_26_3/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -3642  RISE       1
I__885/I                             Odrv4                          0             13053  -3642  RISE       1
I__885/O                             Odrv4                        596             13649  -3642  RISE       1
I__886/I                             LocalMux                       0             13649  -3642  RISE       1
I__886/O                             LocalMux                    1099             14748  -3642  RISE       1
I__887/I                             InMux                          0             14748  -3642  RISE       1
I__887/O                             InMux                        662             15411  -3642  RISE       1
I__888/I                             CascadeMux                     0             15411  -3642  RISE       1
I__888/O                             CascadeMux                     0             15411  -3642  RISE       1
counter_RNID6M35_2_LC_12_26_0/in2    LogicCell40_SEQ_MODE_0000      0             15411  -3642  RISE       1
counter_RNID6M35_2_LC_12_26_0/lcout  LogicCell40_SEQ_MODE_0000   1179             16589   -953  RISE       3
I__953/I                             Odrv4                          0             16589   -953  RISE       1
I__953/O                             Odrv4                        596             17185   -953  RISE       1
I__956/I                             Span4Mux_h                     0             17185   -953  RISE       1
I__956/O                             Span4Mux_h                   517             17702   -953  RISE       1
I__959/I                             LocalMux                       0             17702   -953  RISE       1
I__959/O                             LocalMux                    1099             18801   -953  RISE       1
I__960/I                             InMux                          0             18801   -953  RISE       1
I__960/O                             InMux                        662             19463   -953  RISE       1
PPM_STATE_1_LC_11_22_4/in1           LogicCell40_SEQ_MODE_1000      0             19463   -953  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_11_26_4/lcout
Path End         : PPM_STATE_0_LC_12_22_0/in1
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Setup Constraint : 13470p
Path slack       : -914p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 11934
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19424
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_11_26_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -5999  RISE       3
I__869/I                             LocalMux                       0              7490  -5999  RISE       1
I__869/O                             LocalMux                    1099              8590  -5999  RISE       1
I__872/I                             InMux                          0              8590  -3642  RISE       1
I__872/O                             InMux                        662              9252  -3642  RISE       1
I__874/I                             CascadeMux                     0              9252  -3642  RISE       1
I__874/O                             CascadeMux                     0              9252  -3642  RISE       1
counter_RNIP3J6_4_LC_12_26_4/in2     LogicCell40_SEQ_MODE_0000      0              9252  -3642  RISE       1
counter_RNIP3J6_4_LC_12_26_4/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -3642  RISE       1
I__883/I                             LocalMux                       0             10431  -3642  RISE       1
I__883/O                             LocalMux                    1099             11530  -3642  RISE       1
I__884/I                             InMux                          0             11530  -3642  RISE       1
I__884/O                             InMux                        662             12192  -3642  RISE       1
counter_RNI6C6D1_7_LC_12_26_3/in3    LogicCell40_SEQ_MODE_0000      0             12192  -3642  RISE       1
counter_RNI6C6D1_7_LC_12_26_3/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -3642  RISE       1
I__885/I                             Odrv4                          0             13053  -3642  RISE       1
I__885/O                             Odrv4                        596             13649  -3642  RISE       1
I__886/I                             LocalMux                       0             13649  -3642  RISE       1
I__886/O                             LocalMux                    1099             14748  -3642  RISE       1
I__887/I                             InMux                          0             14748  -3642  RISE       1
I__887/O                             InMux                        662             15411  -3642  RISE       1
I__888/I                             CascadeMux                     0             15411  -3642  RISE       1
I__888/O                             CascadeMux                     0             15411  -3642  RISE       1
counter_RNID6M35_2_LC_12_26_0/in2    LogicCell40_SEQ_MODE_0000      0             15411  -3642  RISE       1
counter_RNID6M35_2_LC_12_26_0/lcout  LogicCell40_SEQ_MODE_0000   1179             16589   -953  RISE       3
I__952/I                             Odrv12                         0             16589   -914  RISE       1
I__952/O                             Odrv12                      1073             17662   -914  RISE       1
I__955/I                             LocalMux                       0             17662   -914  RISE       1
I__955/O                             LocalMux                    1099             18762   -914  RISE       1
I__958/I                             InMux                          0             18762   -914  RISE       1
I__958/O                             InMux                        662             19424   -914  RISE       1
PPM_STATE_0_LC_12_22_0/in1           LogicCell40_SEQ_MODE_1001      0             19424   -914  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : init_pulses_1_LC_9_21_3/in1
Capture Clock    : init_pulses_1_LC_9_21_3/clk
Setup Constraint : 13470p
Path slack       : -715p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 11735
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19225
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1080/I                                          LocalMux                       0             10497  -6158  RISE       1
I__1080/O                                          LocalMux                    1099             11596  -6158  RISE       1
I__1083/I                                          InMux                          0             11596  -6158  RISE       1
I__1083/O                                          InMux                        662             12258  -6158  RISE       1
PPM_STATE_RNI7CM54_0_LC_11_21_6/in0                LogicCell40_SEQ_MODE_0000      0             12258  -6158  RISE       1
PPM_STATE_RNI7CM54_0_LC_11_21_6/lcout              LogicCell40_SEQ_MODE_0000   1245             13503  -5946  RISE       3
I__521/I                                           LocalMux                       0             13503  -5946  RISE       1
I__521/O                                           LocalMux                    1099             14603  -5946  RISE       1
I__523/I                                           InMux                          0             14603  -5946  RISE       1
I__523/O                                           InMux                        662             15265  -5946  RISE       1
init_pulses_RNO_0_0_LC_10_21_0/in1                 LogicCell40_SEQ_MODE_0000      0             15265  -5946  RISE       1
init_pulses_RNO_0_0_LC_10_21_0/carryout            LogicCell40_SEQ_MODE_0000    675             15940  -5946  RISE       2
I__269/I                                           InMux                          0             15940   -715  RISE       1
I__269/O                                           InMux                        662             16603   -715  RISE       1
init_pulses_RNO_0_1_LC_10_21_1/in3                 LogicCell40_SEQ_MODE_0000      0             16603   -715  RISE       1
init_pulses_RNO_0_1_LC_10_21_1/lcout               LogicCell40_SEQ_MODE_0000    861             17464   -715  RISE       1
I__270/I                                           LocalMux                       0             17464   -715  RISE       1
I__270/O                                           LocalMux                    1099             18563   -715  RISE       1
I__271/I                                           InMux                          0             18563   -715  RISE       1
I__271/O                                           InMux                        662             19225   -715  RISE       1
init_pulses_1_LC_9_21_3/in1                        LogicCell40_SEQ_MODE_1000      0             19225   -715  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : ppm_output_reg_LC_10_26_6/in3
Capture Clock    : ppm_output_reg_LC_10_26_6/clk
Setup Constraint : 13470p
Path slack       : -609p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 11960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout                    LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__897/I                                      Odrv12                         0              7490  -6582  RISE       1
I__897/O                                      Odrv12                      1073              8563  -6582  RISE       1
I__900/I                                      LocalMux                       0              8563  -6582  RISE       1
I__900/O                                      LocalMux                    1099              9663  -6582  RISE       1
I__903/I                                      InMux                          0              9663  -6582  RISE       1
I__903/O                                      InMux                        662             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/in0         LogicCell40_SEQ_MODE_0000      0             10325  -6582  RISE       1
counter11_0_I_21_c_RNO_LC_11_23_0/lcout       LogicCell40_SEQ_MODE_0000   1245             11570  -6582  RISE       1
I__536/I                                      LocalMux                       0             11570  -6582  RISE       1
I__536/O                                      LocalMux                    1099             12669  -6582  RISE       1
I__537/I                                      InMux                          0             12669  -6582  RISE       1
I__537/O                                      InMux                        662             13331  -6582  RISE       1
I__538/I                                      CascadeMux                     0             13331  -6582  RISE       1
I__538/O                                      CascadeMux                     0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/in2             LogicCell40_SEQ_MODE_0000      0             13331  -6582  RISE       1
counter11_0_I_21_c_LC_11_24_3/carryout        LogicCell40_SEQ_MODE_0000    609             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryin         LogicCell40_SEQ_MODE_0000      0             13940  -6582  RISE       1
counter11_0_I_27_c_LC_11_24_4/carryout        LogicCell40_SEQ_MODE_0000    278             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryin         LogicCell40_SEQ_MODE_0000      0             14219  -6582  RISE       1
counter11_0_I_33_c_LC_11_24_5/carryout        LogicCell40_SEQ_MODE_0000    278             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryin         LogicCell40_SEQ_MODE_0000      0             14497  -6582  RISE       1
counter11_0_I_39_c_LC_11_24_6/carryout        LogicCell40_SEQ_MODE_0000    278             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryin         LogicCell40_SEQ_MODE_0000      0             14775  -6582  RISE       1
counter11_0_I_45_c_LC_11_24_7/carryout        LogicCell40_SEQ_MODE_0000    278             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitin               ICE_CARRY_IN_MUX               0             15053  -6582  RISE       1
IN_MUX_bfv_11_25_0_/carryinitout              ICE_CARRY_IN_MUX             556             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryin         LogicCell40_SEQ_MODE_0000      0             15609  -6582  RISE       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    278             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             15887  -6582  RISE       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             16166  -6582  RISE       1
I__572/I                                      InMux                          0             16166  -6582  RISE       1
I__572/O                                      InMux                        662             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             16828  -6582  RISE       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    861             17689  -6582  RISE       5
I__931/I                                      LocalMux                       0             17689   -609  RISE       1
I__931/O                                      LocalMux                    1099             18788   -609  RISE       1
I__936/I                                      InMux                          0             18788   -609  RISE       1
I__936/O                                      InMux                        662             19450   -609  RISE       1
ppm_output_reg_LC_10_26_6/in3                 LogicCell40_SEQ_MODE_1000      0             19450   -609  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_11_26_4/lcout
Path End         : ppm_output_reg_LC_10_26_6/in1
Capture Clock    : ppm_output_reg_LC_10_26_6/clk
Setup Constraint : 13470p
Path slack       : -437p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 11457
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     18947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_11_26_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -5999  RISE       3
I__869/I                             LocalMux                       0              7490  -5999  RISE       1
I__869/O                             LocalMux                    1099              8590  -5999  RISE       1
I__872/I                             InMux                          0              8590  -3642  RISE       1
I__872/O                             InMux                        662              9252  -3642  RISE       1
I__874/I                             CascadeMux                     0              9252  -3642  RISE       1
I__874/O                             CascadeMux                     0              9252  -3642  RISE       1
counter_RNIP3J6_4_LC_12_26_4/in2     LogicCell40_SEQ_MODE_0000      0              9252  -3642  RISE       1
counter_RNIP3J6_4_LC_12_26_4/lcout   LogicCell40_SEQ_MODE_0000   1179             10431  -3642  RISE       1
I__883/I                             LocalMux                       0             10431  -3642  RISE       1
I__883/O                             LocalMux                    1099             11530  -3642  RISE       1
I__884/I                             InMux                          0             11530  -3642  RISE       1
I__884/O                             InMux                        662             12192  -3642  RISE       1
counter_RNI6C6D1_7_LC_12_26_3/in3    LogicCell40_SEQ_MODE_0000      0             12192  -3642  RISE       1
counter_RNI6C6D1_7_LC_12_26_3/lcout  LogicCell40_SEQ_MODE_0000    861             13053  -3642  RISE       1
I__885/I                             Odrv4                          0             13053  -3642  RISE       1
I__885/O                             Odrv4                        596             13649  -3642  RISE       1
I__886/I                             LocalMux                       0             13649  -3642  RISE       1
I__886/O                             LocalMux                    1099             14748  -3642  RISE       1
I__887/I                             InMux                          0             14748  -3642  RISE       1
I__887/O                             InMux                        662             15411  -3642  RISE       1
I__888/I                             CascadeMux                     0             15411  -3642  RISE       1
I__888/O                             CascadeMux                     0             15411  -3642  RISE       1
counter_RNID6M35_2_LC_12_26_0/in2    LogicCell40_SEQ_MODE_0000      0             15411  -3642  RISE       1
counter_RNID6M35_2_LC_12_26_0/lcout  LogicCell40_SEQ_MODE_0000   1179             16589   -953  RISE       3
I__951/I                             Odrv4                          0             16589   -437  RISE       1
I__951/O                             Odrv4                        596             17185   -437  RISE       1
I__954/I                             LocalMux                       0             17185   -437  RISE       1
I__954/O                             LocalMux                    1099             18285   -437  RISE       1
I__957/I                             InMux                          0             18285   -437  RISE       1
I__957/O                             InMux                        662             18947   -437  RISE       1
ppm_output_reg_LC_10_26_6/in1        LogicCell40_SEQ_MODE_1000      0             18947   -437  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_15_LC_11_27_7/in3
Capture Clock    : counter_15_LC_11_27_7/clk
Setup Constraint : 13470p
Path slack       : -146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 11497
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     18987
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
counter_10_LC_11_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             16934  -1536  RISE       1
counter_10_LC_11_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             17212  -1536  RISE       2
counter_11_LC_11_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             17212  -1536  RISE       1
counter_11_LC_11_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             17490  -1536  RISE       2
counter_12_LC_11_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             17490  -1536  RISE       1
counter_12_LC_11_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             17768  -1536  RISE       2
counter_13_LC_11_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             17768  -1536  RISE       1
counter_13_LC_11_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             18046  -1536  RISE       2
counter_14_LC_11_27_6/carryin         LogicCell40_SEQ_MODE_1000      0             18046  -1536  RISE       1
counter_14_LC_11_27_6/carryout        LogicCell40_SEQ_MODE_1000    278             18324  -1536  RISE       2
I__614/I                              InMux                          0             18324   -145  RISE       1
I__614/O                              InMux                        662             18987   -145  RISE       1
counter_15_LC_11_27_7/in3             LogicCell40_SEQ_MODE_1000      0             18987   -145  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/ce
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1042/I                                        CEMux                          0             18934    -66  RISE       1
I__1042/O                                        CEMux                        702             19636    -66  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/ce              LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/ce
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1042/I                                        CEMux                          0             18934    -66  RISE       1
I__1042/O                                        CEMux                        702             19636    -66  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/ce              LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_fast_0_LC_12_20_1/ce
Capture Clock    : CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1042/I                                        CEMux                          0             18934    -66  RISE       1
I__1042/O                                        CEMux                        702             19636    -66  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/ce              LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_fast_1_LC_11_20_2/ce
Capture Clock    : CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1043/I                                        CEMux                          0             18934    -66  RISE       1
I__1043/O                                        CEMux                        702             19636    -66  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/ce              LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/ce
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1044/I                                        CEMux                          0             18934    -66  RISE       1
I__1044/O                                        CEMux                        702             19636    -66  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/ce                   LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/ce
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1044/I                                        CEMux                          0             18934    -66  RISE       1
I__1044/O                                        CEMux                        702             19636    -66  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/ce                   LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_0_LC_9_20_4/ce
Capture Clock    : CHOOSE_CHANNEL_0_LC_9_20_4/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1045/I                                        CEMux                          0             18934    -66  RISE       1
I__1045/O                                        CEMux                        702             19636    -66  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_1_LC_9_20_0/ce
Capture Clock    : CHOOSE_CHANNEL_1_LC_9_20_0/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1045/I                                        CEMux                          0             18934    -66  RISE       1
I__1045/O                                        CEMux                        702             19636    -66  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_2_LC_12_24_7/ce
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1046/I                                        CEMux                          0             18934    -66  RISE       1
I__1046/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_2_LC_12_24_7/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_16_LC_12_24_4/ce
Capture Clock    : pulses2count_16_LC_12_24_4/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1046/I                                        CEMux                          0             18934    -66  RISE       1
I__1046/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_16_LC_12_24_4/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_16_LC_12_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_12_LC_12_24_3/ce
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1046/I                                        CEMux                          0             18934    -66  RISE       1
I__1046/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_12_LC_12_24_3/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_1_LC_12_24_2/ce
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1046/I                                        CEMux                          0             18934    -66  RISE       1
I__1046/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_1_LC_12_24_2/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_3_LC_12_24_1/ce
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1046/I                                        CEMux                          0             18934    -66  RISE       1
I__1046/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_3_LC_12_24_1/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_7_LC_11_23_2/ce
Capture Clock    : pulses2count_7_LC_11_23_2/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1047/I                                        CEMux                          0             18934    -66  RISE       1
I__1047/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_7_LC_11_23_2/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1065/I                                         ClkMux                         0              5212  RISE       1
I__1065/O                                         ClkMux                       887              6100  RISE       1
pulses2count_7_LC_11_23_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_5_LC_12_25_3/ce
Capture Clock    : pulses2count_5_LC_12_25_3/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1048/I                                        CEMux                          0             18934    -66  RISE       1
I__1048/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_5_LC_12_25_3/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1057/I                                         ClkMux                         0              5212  RISE       1
I__1057/O                                         ClkMux                       887              6100  RISE       1
pulses2count_5_LC_12_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_14_LC_10_24_7/ce
Capture Clock    : pulses2count_14_LC_10_24_7/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1049/I                                        CEMux                          0             18934    -66  RISE       1
I__1049/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_14_LC_10_24_7/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_14_LC_10_24_7/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_11_LC_10_24_6/ce
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1049/I                                        CEMux                          0             18934    -66  RISE       1
I__1049/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_11_LC_10_24_6/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_6_LC_10_24_5/ce
Capture Clock    : pulses2count_6_LC_10_24_5/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1049/I                                        CEMux                          0             18934    -66  RISE       1
I__1049/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_6_LC_10_24_5/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_6_LC_10_24_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_13_LC_10_24_4/ce
Capture Clock    : pulses2count_13_LC_10_24_4/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1049/I                                        CEMux                          0             18934    -66  RISE       1
I__1049/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_13_LC_10_24_4/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_13_LC_10_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_17_LC_10_24_3/ce
Capture Clock    : pulses2count_17_LC_10_24_3/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1049/I                                        CEMux                          0             18934    -66  RISE       1
I__1049/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_17_LC_10_24_3/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_17_LC_10_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_0_LC_10_24_2/ce
Capture Clock    : pulses2count_0_LC_10_24_2/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1049/I                                        CEMux                          0             18934    -66  RISE       1
I__1049/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_0_LC_10_24_2/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_0_LC_10_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_10_LC_10_24_1/ce
Capture Clock    : pulses2count_10_LC_10_24_1/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1049/I                                        CEMux                          0             18934    -66  RISE       1
I__1049/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_10_LC_10_24_1/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_10_LC_10_24_1/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_15_LC_10_24_0/ce
Capture Clock    : pulses2count_15_LC_10_24_0/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1049/I                                        CEMux                          0             18934    -66  RISE       1
I__1049/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_15_LC_10_24_0/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_15_LC_10_24_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_4_LC_13_25_3/ce
Capture Clock    : pulses2count_4_LC_13_25_3/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1050/I                                        CEMux                          0             18934    -66  RISE       1
I__1050/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_4_LC_13_25_3/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1061/I                                         ClkMux                         0              5212  RISE       1
I__1061/O                                         ClkMux                       887              6100  RISE       1
pulses2count_4_LC_13_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_18_LC_12_27_6/ce
Capture Clock    : pulses2count_18_LC_12_27_6/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1051/I                                        CEMux                          0             18934    -66  RISE       1
I__1051/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_18_LC_12_27_6/ce                    LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_18_LC_12_27_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_9_LC_12_27_2/ce
Capture Clock    : pulses2count_9_LC_12_27_2/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1051/I                                        CEMux                          0             18934    -66  RISE       1
I__1051/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_9_LC_12_27_2/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_9_LC_12_27_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_8_LC_12_27_1/ce
Capture Clock    : pulses2count_8_LC_12_27_1/clk
Setup Constraint : 13470p
Path slack       : -66p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                     19570

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 12146
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     19636
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__748/I                                         LocalMux                       0              7490  -3933  RISE       1
I__748/O                                         LocalMux                    1099              8590  -3933  RISE       1
I__753/I                                         InMux                          0              8590  -3933  RISE       1
I__753/O                                         InMux                        662              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -3933  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_LC_11_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497    -66  RISE       1
I__779/I                                         LocalMux                       0             10497    -66  RISE       1
I__779/O                                         LocalMux                    1099             11596    -66  RISE       1
I__780/I                                         InMux                          0             11596    -66  RISE       1
I__780/O                                         InMux                        662             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in0              LogicCell40_SEQ_MODE_0000      0             12258    -66  RISE       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000   1245             13503    -66  RISE       1
I__775/I                                         Odrv12                         0             13503    -66  RISE       1
I__775/O                                         Odrv12                      1073             14576    -66  RISE       1
I__776/I                                         Span12Mux_s9_v                 0             14576    -66  RISE       1
I__776/O                                         Span12Mux_s9_v               755             15331    -66  RISE       1
I__777/I                                         LocalMux                       0             15331    -66  RISE       1
I__777/O                                         LocalMux                    1099             16430    -66  RISE       1
I__778/I                                         IoInMux                        0             16430    -66  RISE       1
I__778/O                                         IoInMux                      662             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             17093    -66  RISE       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             18682    -66  RISE      27
I__1040/I                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1040/O                                        gio2CtrlBuf                    0             18682    -66  RISE       1
I__1041/I                                        GlobalMux                      0             18682    -66  RISE       1
I__1041/O                                        GlobalMux                    252             18934    -66  RISE       1
I__1051/I                                        CEMux                          0             18934    -66  RISE       1
I__1051/O                                        CEMux                        702             19636    -66  RISE       1
pulses2count_8_LC_12_27_1/ce                     LogicCell40_SEQ_MODE_1000      0             19636    -66  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_8_LC_12_27_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_14_LC_11_27_6/in3
Capture Clock    : counter_14_LC_11_27_6/clk
Setup Constraint : 13470p
Path slack       : 132p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 11219
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     18709
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
counter_10_LC_11_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             16934  -1536  RISE       1
counter_10_LC_11_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             17212  -1536  RISE       2
counter_11_LC_11_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             17212  -1536  RISE       1
counter_11_LC_11_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             17490  -1536  RISE       2
counter_12_LC_11_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             17490  -1536  RISE       1
counter_12_LC_11_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             17768  -1536  RISE       2
counter_13_LC_11_27_5/carryin         LogicCell40_SEQ_MODE_1000      0             17768  -1536  RISE       1
counter_13_LC_11_27_5/carryout        LogicCell40_SEQ_MODE_1000    278             18046  -1536  RISE       2
I__615/I                              InMux                          0             18046    133  RISE       1
I__615/O                              InMux                        662             18709    133  RISE       1
counter_14_LC_11_27_6/in3             LogicCell40_SEQ_MODE_1000      0             18709    133  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : init_pulses_0_LC_9_22_7/in1
Capture Clock    : init_pulses_0_LC_9_22_7/clk
Setup Constraint : 13470p
Path slack       : 305p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 10715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     18205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1080/I                                          LocalMux                       0             10497  -6158  RISE       1
I__1080/O                                          LocalMux                    1099             11596  -6158  RISE       1
I__1083/I                                          InMux                          0             11596  -6158  RISE       1
I__1083/O                                          InMux                        662             12258  -6158  RISE       1
PPM_STATE_RNI7CM54_0_LC_11_21_6/in0                LogicCell40_SEQ_MODE_0000      0             12258  -6158  RISE       1
PPM_STATE_RNI7CM54_0_LC_11_21_6/lcout              LogicCell40_SEQ_MODE_0000   1245             13503  -5946  RISE       3
I__521/I                                           LocalMux                       0             13503  -5946  RISE       1
I__521/O                                           LocalMux                    1099             14603  -5946  RISE       1
I__523/I                                           InMux                          0             14603  -5946  RISE       1
I__523/O                                           InMux                        662             15265  -5946  RISE       1
init_pulses_RNO_0_0_LC_10_21_0/in1                 LogicCell40_SEQ_MODE_0000      0             15265  -5946  RISE       1
init_pulses_RNO_0_0_LC_10_21_0/lcout               LogicCell40_SEQ_MODE_0000   1179             16444    305  RISE       1
I__272/I                                           LocalMux                       0             16444    305  RISE       1
I__272/O                                           LocalMux                    1099             17543    305  RISE       1
I__273/I                                           InMux                          0             17543    305  RISE       1
I__273/O                                           InMux                        662             18205    305  RISE       1
init_pulses_0_LC_9_22_7/in1                        LogicCell40_SEQ_MODE_1000      0             18205    305  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_13_LC_11_27_5/in3
Capture Clock    : counter_13_LC_11_27_5/clk
Setup Constraint : 13470p
Path slack       : 411p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 10940
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     18430
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
counter_10_LC_11_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             16934  -1536  RISE       1
counter_10_LC_11_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             17212  -1536  RISE       2
counter_11_LC_11_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             17212  -1536  RISE       1
counter_11_LC_11_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             17490  -1536  RISE       2
counter_12_LC_11_27_4/carryin         LogicCell40_SEQ_MODE_1000      0             17490  -1536  RISE       1
counter_12_LC_11_27_4/carryout        LogicCell40_SEQ_MODE_1000    278             17768  -1536  RISE       2
I__616/I                              InMux                          0             17768    411  RISE       1
I__616/O                              InMux                        662             18430    411  RISE       1
counter_13_LC_11_27_5/in3             LogicCell40_SEQ_MODE_1000      0             18430    411  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_12_LC_11_27_4/in3
Capture Clock    : counter_12_LC_11_27_4/clk
Setup Constraint : 13470p
Path slack       : 689p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 10662
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     18152
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
counter_10_LC_11_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             16934  -1536  RISE       1
counter_10_LC_11_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             17212  -1536  RISE       2
counter_11_LC_11_27_3/carryin         LogicCell40_SEQ_MODE_1000      0             17212  -1536  RISE       1
counter_11_LC_11_27_3/carryout        LogicCell40_SEQ_MODE_1000    278             17490  -1536  RISE       2
I__617/I                              InMux                          0             17490    689  RISE       1
I__617/O                              InMux                        662             18152    689  RISE       1
counter_12_LC_11_27_4/in3             LogicCell40_SEQ_MODE_1000      0             18152    689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_11_LC_11_27_3/in3
Capture Clock    : counter_11_LC_11_27_3/clk
Setup Constraint : 13470p
Path slack       : 967p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 10384
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     17874
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
counter_10_LC_11_27_2/carryin         LogicCell40_SEQ_MODE_1000      0             16934  -1536  RISE       1
counter_10_LC_11_27_2/carryout        LogicCell40_SEQ_MODE_1000    278             17212  -1536  RISE       2
I__573/I                              InMux                          0             17212    967  RISE       1
I__573/O                              InMux                        662             17874    967  RISE       1
counter_11_LC_11_27_3/in3             LogicCell40_SEQ_MODE_1000      0             17874    967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_10_LC_11_27_2/in3
Capture Clock    : counter_10_LC_11_27_2/clk
Setup Constraint : 13470p
Path slack       : 1245p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                 10106
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     17596
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
counter_9_LC_11_27_1/carryin          LogicCell40_SEQ_MODE_1000      0             16656  -1536  RISE       1
counter_9_LC_11_27_1/carryout         LogicCell40_SEQ_MODE_1000    278             16934  -1536  RISE       2
I__574/I                              InMux                          0             16934   1245  RISE       1
I__574/O                              InMux                        662             17596   1245  RISE       1
counter_10_LC_11_27_2/in3             LogicCell40_SEQ_MODE_1000      0             17596   1245  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_9_LC_11_27_1/in3
Capture Clock    : counter_9_LC_11_27_1/clk
Setup Constraint : 13470p
Path slack       : 1523p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9828
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     17318
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
counter_8_LC_11_27_0/carryin          LogicCell40_SEQ_MODE_1000      0             16377  -1536  RISE       1
counter_8_LC_11_27_0/carryout         LogicCell40_SEQ_MODE_1000    278             16656  -1536  RISE       2
I__575/I                              InMux                          0             16656   1523  RISE       1
I__575/O                              InMux                        662             17318   1523  RISE       1
counter_9_LC_11_27_1/in3              LogicCell40_SEQ_MODE_1000      0             17318   1523  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_8_LC_11_27_0/in3
Capture Clock    : counter_8_LC_11_27_0/clk
Setup Constraint : 13470p
Path slack       : 1801p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9550
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     17040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
counter_7_LC_11_26_7/carryin          LogicCell40_SEQ_MODE_1000      0             15543  -1536  RISE       1
counter_7_LC_11_26_7/carryout         LogicCell40_SEQ_MODE_1000    278             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitin       ICE_CARRY_IN_MUX               0             15821  -1536  RISE       1
IN_MUX_bfv_11_27_0_/carryinitout      ICE_CARRY_IN_MUX             556             16377  -1536  RISE       2
I__576/I                              InMux                          0             16377   1802  RISE       1
I__576/O                              InMux                        662             17040   1802  RISE       1
counter_8_LC_11_27_0/in3              LogicCell40_SEQ_MODE_1000      0             17040   1802  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_7_LC_11_26_7/in3
Capture Clock    : counter_7_LC_11_26_7/clk
Setup Constraint : 13470p
Path slack       : 2636p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  8715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
counter_6_LC_11_26_6/carryin          LogicCell40_SEQ_MODE_1000      0             15265  -1536  RISE       1
counter_6_LC_11_26_6/carryout         LogicCell40_SEQ_MODE_1000    278             15543  -1536  RISE       2
I__577/I                              InMux                          0             15543   2636  RISE       1
I__577/O                              InMux                        662             16205   2636  RISE       1
counter_7_LC_11_26_7/in3              LogicCell40_SEQ_MODE_1000      0             16205   2636  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_6_LC_11_26_6/in3
Capture Clock    : counter_6_LC_11_26_6/clk
Setup Constraint : 13470p
Path slack       : 2914p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  8437
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     15927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
counter_5_LC_11_26_5/carryin          LogicCell40_SEQ_MODE_1000      0             14987  -1536  RISE       1
counter_5_LC_11_26_5/carryout         LogicCell40_SEQ_MODE_1000    278             15265  -1536  RISE       2
I__578/I                              InMux                          0             15265   2914  RISE       1
I__578/O                              InMux                        662             15927   2914  RISE       1
counter_6_LC_11_26_6/in3              LogicCell40_SEQ_MODE_1000      0             15927   2914  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_5_LC_11_26_5/in3
Capture Clock    : counter_5_LC_11_26_5/clk
Setup Constraint : 13470p
Path slack       : 3192p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  8159
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     15649
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
counter_4_LC_11_26_4/carryin          LogicCell40_SEQ_MODE_1000      0             14709  -1536  RISE       1
counter_4_LC_11_26_4/carryout         LogicCell40_SEQ_MODE_1000    278             14987  -1536  RISE       2
I__579/I                              InMux                          0             14987   3192  RISE       1
I__579/O                              InMux                        662             15649   3192  RISE       1
counter_5_LC_11_26_5/in3              LogicCell40_SEQ_MODE_1000      0             15649   3192  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_4_LC_11_26_4/in3
Capture Clock    : counter_4_LC_11_26_4/clk
Setup Constraint : 13470p
Path slack       : 3470p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7881
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     15371
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
counter_3_LC_11_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             14431  -1536  RISE       1
counter_3_LC_11_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             14709  -1536  RISE       2
I__580/I                              InMux                          0             14709   3470  RISE       1
I__580/O                              InMux                        662             15371   3470  RISE       1
counter_4_LC_11_26_4/in3              LogicCell40_SEQ_MODE_1000      0             15371   3470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_3_LC_11_26_3/in3
Capture Clock    : counter_3_LC_11_26_3/clk
Setup Constraint : 13470p
Path slack       : 3748p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7603
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     15093
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
counter_2_LC_11_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             14152  -1536  RISE       1
counter_2_LC_11_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             14431  -1536  RISE       2
I__581/I                              InMux                          0             14431   3749  RISE       1
I__581/O                              InMux                        662             15093   3749  RISE       1
counter_3_LC_11_26_3/in3              LogicCell40_SEQ_MODE_1000      0             15093   3749  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : pulses2count_1_LC_12_24_2/in0
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Setup Constraint : 13470p
Path slack       : 3921p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6927
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14417
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__645/I                                     Odrv4                          0              7490   3921  RISE       1
I__645/O                                     Odrv4                        596              8086   3921  RISE       1
I__651/I                                     Span4Mux_h                     0              8086   3921  RISE       1
I__651/O                                     Span4Mux_h                   517              8603   3921  RISE       1
I__660/I                                     LocalMux                       0              8603   3921  RISE       1
I__660/O                                     LocalMux                    1099              9702   3921  RISE       1
I__668/I                                     InMux                          0              9702   3921  RISE       1
I__668/O                                     InMux                        662             10364   3921  RISE       1
I__673/I                                     CascadeMux                     0             10364   3921  RISE       1
I__673/O                                     CascadeMux                     0             10364   3921  RISE       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in2    LogicCell40_SEQ_MODE_0000      0             10364   3921  RISE       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11543   3921  RISE       4
I__809/I                                     Odrv4                          0             11543   3921  RISE       1
I__809/O                                     Odrv4                        596             12139   3921  RISE       1
I__810/I                                     Span4Mux_h                     0             12139   3921  RISE       1
I__810/O                                     Span4Mux_h                   517             12656   3921  RISE       1
I__811/I                                     LocalMux                       0             12656   3921  RISE       1
I__811/O                                     LocalMux                    1099             13755   3921  RISE       1
I__813/I                                     InMux                          0             13755   3921  RISE       1
I__813/O                                     InMux                        662             14417   3921  RISE       1
pulses2count_1_LC_12_24_2/in0                LogicCell40_SEQ_MODE_1000      0             14417   3921  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_2_LC_11_26_2/in3
Capture Clock    : counter_2_LC_11_26_2/clk
Setup Constraint : 13470p
Path slack       : 4026p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7325
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14815
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
counter_1_LC_11_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             13874  -1536  RISE       1
counter_1_LC_11_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             14152  -1536  RISE       2
I__582/I                              InMux                          0             14152   4027  RISE       1
I__582/O                              InMux                        662             14815   4027  RISE       1
counter_2_LC_11_26_2/in3              LogicCell40_SEQ_MODE_1000      0             14815   4027  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : pulses2count_12_LC_12_24_3/in1
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Setup Constraint : 13470p
Path slack       : 4093p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6927
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14417
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__645/I                                     Odrv4                          0              7490   3921  RISE       1
I__645/O                                     Odrv4                        596              8086   3921  RISE       1
I__651/I                                     Span4Mux_h                     0              8086   3921  RISE       1
I__651/O                                     Span4Mux_h                   517              8603   3921  RISE       1
I__660/I                                     LocalMux                       0              8603   3921  RISE       1
I__660/O                                     LocalMux                    1099              9702   3921  RISE       1
I__668/I                                     InMux                          0              9702   3921  RISE       1
I__668/O                                     InMux                        662             10364   3921  RISE       1
I__673/I                                     CascadeMux                     0             10364   3921  RISE       1
I__673/O                                     CascadeMux                     0             10364   3921  RISE       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in2    LogicCell40_SEQ_MODE_0000      0             10364   3921  RISE       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11543   3921  RISE       4
I__809/I                                     Odrv4                          0             11543   3921  RISE       1
I__809/O                                     Odrv4                        596             12139   3921  RISE       1
I__810/I                                     Span4Mux_h                     0             12139   3921  RISE       1
I__810/O                                     Span4Mux_h                   517             12656   3921  RISE       1
I__811/I                                     LocalMux                       0             12656   3921  RISE       1
I__811/O                                     LocalMux                    1099             13755   3921  RISE       1
I__812/I                                     InMux                          0             13755   4093  RISE       1
I__812/O                                     InMux                        662             14417   4093  RISE       1
pulses2count_12_LC_12_24_3/in1               LogicCell40_SEQ_MODE_1000      0             14417   4093  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : pulses2count_2_LC_12_24_7/in1
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Setup Constraint : 13470p
Path slack       : 4093p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6927
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14417
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__645/I                                     Odrv4                          0              7490   3921  RISE       1
I__645/O                                     Odrv4                        596              8086   3921  RISE       1
I__651/I                                     Span4Mux_h                     0              8086   3921  RISE       1
I__651/O                                     Span4Mux_h                   517              8603   3921  RISE       1
I__660/I                                     LocalMux                       0              8603   3921  RISE       1
I__660/O                                     LocalMux                    1099              9702   3921  RISE       1
I__668/I                                     InMux                          0              9702   3921  RISE       1
I__668/O                                     InMux                        662             10364   3921  RISE       1
I__673/I                                     CascadeMux                     0             10364   3921  RISE       1
I__673/O                                     CascadeMux                     0             10364   3921  RISE       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in2    LogicCell40_SEQ_MODE_0000      0             10364   3921  RISE       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11543   3921  RISE       4
I__809/I                                     Odrv4                          0             11543   3921  RISE       1
I__809/O                                     Odrv4                        596             12139   3921  RISE       1
I__810/I                                     Span4Mux_h                     0             12139   3921  RISE       1
I__810/O                                     Span4Mux_h                   517             12656   3921  RISE       1
I__811/I                                     LocalMux                       0             12656   3921  RISE       1
I__811/O                                     LocalMux                    1099             13755   3921  RISE       1
I__814/I                                     InMux                          0             13755   4093  RISE       1
I__814/O                                     InMux                        662             14417   4093  RISE       1
pulses2count_2_LC_12_24_7/in1                LogicCell40_SEQ_MODE_1000      0             14417   4093  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : pulses2count_3_LC_12_24_1/in1
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Setup Constraint : 13470p
Path slack       : 4093p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6927
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14417
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__645/I                                     Odrv4                          0              7490   3921  RISE       1
I__645/O                                     Odrv4                        596              8086   3921  RISE       1
I__651/I                                     Span4Mux_h                     0              8086   3921  RISE       1
I__651/O                                     Span4Mux_h                   517              8603   3921  RISE       1
I__660/I                                     LocalMux                       0              8603   3921  RISE       1
I__660/O                                     LocalMux                    1099              9702   3921  RISE       1
I__668/I                                     InMux                          0              9702   3921  RISE       1
I__668/O                                     InMux                        662             10364   3921  RISE       1
I__673/I                                     CascadeMux                     0             10364   3921  RISE       1
I__673/O                                     CascadeMux                     0             10364   3921  RISE       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in2    LogicCell40_SEQ_MODE_0000      0             10364   3921  RISE       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11543   3921  RISE       4
I__809/I                                     Odrv4                          0             11543   3921  RISE       1
I__809/O                                     Odrv4                        596             12139   3921  RISE       1
I__810/I                                     Span4Mux_h                     0             12139   3921  RISE       1
I__810/O                                     Span4Mux_h                   517             12656   3921  RISE       1
I__811/I                                     LocalMux                       0             12656   3921  RISE       1
I__811/O                                     LocalMux                    1099             13755   3921  RISE       1
I__815/I                                     InMux                          0             13755   4093  RISE       1
I__815/O                                     InMux                        662             14417   4093  RISE       1
pulses2count_3_LC_12_24_1/in1                LogicCell40_SEQ_MODE_1000      0             14417   4093  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_1_LC_8_25_2/sr
Capture Clock    : count_1_LC_8_25_2/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__274/I                           LocalMux                       0             13119   4186  RISE       1
I__274/O                           LocalMux                    1099             14219   4186  RISE       1
I__277/I                           SRMux                          0             14219   4186  RISE       1
I__277/O                           SRMux                        636             14854   4186  RISE       1
count_1_LC_8_25_2/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_0_LC_8_25_1/sr
Capture Clock    : count_0_LC_8_25_1/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__274/I                           LocalMux                       0             13119   4186  RISE       1
I__274/O                           LocalMux                    1099             14219   4186  RISE       1
I__277/I                           SRMux                          0             14219   4186  RISE       1
I__277/O                           SRMux                        636             14854   4186  RISE       1
count_0_LC_8_25_1/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_13_LC_9_26_4/sr
Capture Clock    : count_13_LC_9_26_4/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__275/I                           LocalMux                       0             13119   4186  RISE       1
I__275/O                           LocalMux                    1099             14219   4186  RISE       1
I__278/I                           SRMux                          0             14219   4186  RISE       1
I__278/O                           SRMux                        636             14854   4186  RISE       1
count_13_LC_9_26_4/sr              LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_13_LC_9_26_4/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_12_LC_9_26_3/sr
Capture Clock    : count_12_LC_9_26_3/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__275/I                           LocalMux                       0             13119   4186  RISE       1
I__275/O                           LocalMux                    1099             14219   4186  RISE       1
I__278/I                           SRMux                          0             14219   4186  RISE       1
I__278/O                           SRMux                        636             14854   4186  RISE       1
count_12_LC_9_26_3/sr              LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_11_LC_9_26_2/sr
Capture Clock    : count_11_LC_9_26_2/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__275/I                           LocalMux                       0             13119   4186  RISE       1
I__275/O                           LocalMux                    1099             14219   4186  RISE       1
I__278/I                           SRMux                          0             14219   4186  RISE       1
I__278/O                           SRMux                        636             14854   4186  RISE       1
count_11_LC_9_26_2/sr              LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_10_LC_9_26_1/sr
Capture Clock    : count_10_LC_9_26_1/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__275/I                           LocalMux                       0             13119   4186  RISE       1
I__275/O                           LocalMux                    1099             14219   4186  RISE       1
I__278/I                           SRMux                          0             14219   4186  RISE       1
I__278/O                           SRMux                        636             14854   4186  RISE       1
count_10_LC_9_26_1/sr              LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_9_LC_9_26_0/sr
Capture Clock    : count_9_LC_9_26_0/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__275/I                           LocalMux                       0             13119   4186  RISE       1
I__275/O                           LocalMux                    1099             14219   4186  RISE       1
I__278/I                           SRMux                          0             14219   4186  RISE       1
I__278/O                           SRMux                        636             14854   4186  RISE       1
count_9_LC_9_26_0/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_8_LC_9_25_7/sr
Capture Clock    : count_8_LC_9_25_7/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__276/I                           LocalMux                       0             13119   4186  RISE       1
I__276/O                           LocalMux                    1099             14219   4186  RISE       1
I__279/I                           SRMux                          0             14219   4186  RISE       1
I__279/O                           SRMux                        636             14854   4186  RISE       1
count_8_LC_9_25_7/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_7_LC_9_25_6/sr
Capture Clock    : count_7_LC_9_25_6/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__276/I                           LocalMux                       0             13119   4186  RISE       1
I__276/O                           LocalMux                    1099             14219   4186  RISE       1
I__279/I                           SRMux                          0             14219   4186  RISE       1
I__279/O                           SRMux                        636             14854   4186  RISE       1
count_7_LC_9_25_6/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_6_LC_9_25_5/sr
Capture Clock    : count_6_LC_9_25_5/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__276/I                           LocalMux                       0             13119   4186  RISE       1
I__276/O                           LocalMux                    1099             14219   4186  RISE       1
I__279/I                           SRMux                          0             14219   4186  RISE       1
I__279/O                           SRMux                        636             14854   4186  RISE       1
count_6_LC_9_25_5/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_5_LC_9_25_4/sr
Capture Clock    : count_5_LC_9_25_4/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__276/I                           LocalMux                       0             13119   4186  RISE       1
I__276/O                           LocalMux                    1099             14219   4186  RISE       1
I__279/I                           SRMux                          0             14219   4186  RISE       1
I__279/O                           SRMux                        636             14854   4186  RISE       1
count_5_LC_9_25_4/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_4_LC_9_25_3/sr
Capture Clock    : count_4_LC_9_25_3/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__276/I                           LocalMux                       0             13119   4186  RISE       1
I__276/O                           LocalMux                    1099             14219   4186  RISE       1
I__279/I                           SRMux                          0             14219   4186  RISE       1
I__279/O                           SRMux                        636             14854   4186  RISE       1
count_4_LC_9_25_3/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_3_LC_9_25_2/sr
Capture Clock    : count_3_LC_9_25_2/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__276/I                           LocalMux                       0             13119   4186  RISE       1
I__276/O                           LocalMux                    1099             14219   4186  RISE       1
I__279/I                           SRMux                          0             14219   4186  RISE       1
I__279/O                           SRMux                        636             14854   4186  RISE       1
count_3_LC_9_25_2/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_2_LC_9_25_1/sr
Capture Clock    : count_2_LC_9_25_1/clk
Setup Constraint : 13470p
Path slack       : 4186p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__243/I                           LocalMux                       0              7490   4186  RISE       1
I__243/O                           LocalMux                    1099              8590   4186  RISE       1
I__245/I                           InMux                          0              8590   4186  RISE       1
I__245/O                           InMux                        662              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/in0      LogicCell40_SEQ_MODE_0000      0              9252   4186  RISE       1
count_RNIU4A7_5_LC_8_26_5/lcout    LogicCell40_SEQ_MODE_0000   1245             10497   4186  RISE       1
I__193/I                           LocalMux                       0             10497   4186  RISE       1
I__193/O                           LocalMux                    1099             11596   4186  RISE       1
I__194/I                           InMux                          0             11596   4186  RISE       1
I__194/O                           InMux                        662             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/in3    LogicCell40_SEQ_MODE_0000      0             12258   4186  RISE       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000    861             13119   4186  RISE      14
I__276/I                           LocalMux                       0             13119   4186  RISE       1
I__276/O                           LocalMux                    1099             14219   4186  RISE       1
I__279/I                           SRMux                          0             14219   4186  RISE       1
I__279/O                           SRMux                        636             14854   4186  RISE       1
count_2_LC_9_25_1/sr               LogicCell40_SEQ_MODE_1000      0             14854   4186  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_2_LC_9_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_1_LC_11_26_1/in3
Capture Clock    : counter_1_LC_11_26_1/clk
Setup Constraint : 13470p
Path slack       : 4305p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265  -1536  RISE       1
counter_0_LC_11_26_0/carryout         LogicCell40_SEQ_MODE_1000    609             13874  -1536  RISE       2
I__539/I                              InMux                          0             13874   4305  RISE       1
I__539/O                              InMux                        662             14536   4305  RISE       1
counter_1_LC_11_26_1/in3              LogicCell40_SEQ_MODE_1000      0             14536   4305  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_0_LC_9_22_7/in0
Capture Clock    : init_pulses_0_LC_9_22_7/clk
Setup Constraint : 13470p
Path slack       : 4437p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__476/I                                    Odrv4                          0             11027   4437  RISE       1
I__476/O                                    Odrv4                        596             11623   4437  RISE       1
I__479/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__479/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__484/I                                    LocalMux                       0             12139   4437  RISE       1
I__484/O                                    LocalMux                    1099             13239   4437  RISE       1
I__492/I                                    InMux                          0             13239   4437  RISE       1
I__492/O                                    InMux                        662             13901   4437  RISE       1
init_pulses_0_LC_9_22_7/in0                 LogicCell40_SEQ_MODE_1000      0             13901   4437  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_1_LC_9_21_3/in0
Capture Clock    : init_pulses_1_LC_9_21_3/clk
Setup Constraint : 13470p
Path slack       : 4437p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__480/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__480/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__486/I                                    LocalMux                       0             12139   4437  RISE       1
I__486/O                                    LocalMux                    1099             13239   4437  RISE       1
I__498/I                                    InMux                          0             13239   4437  RISE       1
I__498/O                                    InMux                        662             13901   4437  RISE       1
init_pulses_1_LC_9_21_3/in0                 LogicCell40_SEQ_MODE_1000      0             13901   4437  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_12_LC_9_22_0/in0
Capture Clock    : init_pulses_12_LC_9_22_0/clk
Setup Constraint : 13470p
Path slack       : 4437p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__476/I                                    Odrv4                          0             11027   4437  RISE       1
I__476/O                                    Odrv4                        596             11623   4437  RISE       1
I__479/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__479/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__485/I                                    LocalMux                       0             12139   4437  RISE       1
I__485/O                                    LocalMux                    1099             13239   4437  RISE       1
I__495/I                                    InMux                          0             13239   4437  RISE       1
I__495/O                                    InMux                        662             13901   4437  RISE       1
init_pulses_12_LC_9_22_0/in0                LogicCell40_SEQ_MODE_1000      0             13901   4437  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_14_LC_9_22_2/in0
Capture Clock    : init_pulses_14_LC_9_22_2/clk
Setup Constraint : 13470p
Path slack       : 4437p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__476/I                                    Odrv4                          0             11027   4437  RISE       1
I__476/O                                    Odrv4                        596             11623   4437  RISE       1
I__479/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__479/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__485/I                                    LocalMux                       0             12139   4437  RISE       1
I__485/O                                    LocalMux                    1099             13239   4437  RISE       1
I__496/I                                    InMux                          0             13239   4437  RISE       1
I__496/O                                    InMux                        662             13901   4437  RISE       1
init_pulses_14_LC_9_22_2/in0                LogicCell40_SEQ_MODE_1000      0             13901   4437  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_8_LC_9_22_4/in0
Capture Clock    : init_pulses_8_LC_9_22_4/clk
Setup Constraint : 13470p
Path slack       : 4437p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__476/I                                    Odrv4                          0             11027   4437  RISE       1
I__476/O                                    Odrv4                        596             11623   4437  RISE       1
I__479/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__479/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__485/I                                    LocalMux                       0             12139   4437  RISE       1
I__485/O                                    LocalMux                    1099             13239   4437  RISE       1
I__497/I                                    InMux                          0             13239   4437  RISE       1
I__497/O                                    InMux                        662             13901   4437  RISE       1
init_pulses_8_LC_9_22_4/in0                 LogicCell40_SEQ_MODE_1000      0             13901   4437  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_15_LC_9_23_1/in2
Capture Clock    : init_pulses_15_LC_9_23_1/clk
Setup Constraint : 13470p
Path slack       : 4610p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6490
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13980
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__478/I                                    Odrv4                          0             11027   4609  RISE       1
I__478/O                                    Odrv4                        596             11623   4609  RISE       1
I__483/I                                    Span4Mux_v                     0             11623   4609  RISE       1
I__483/O                                    Span4Mux_v                   596             12219   4609  RISE       1
I__491/I                                    LocalMux                       0             12219   4609  RISE       1
I__491/O                                    LocalMux                    1099             13318   4609  RISE       1
I__507/I                                    InMux                          0             13318   4609  RISE       1
I__507/O                                    InMux                        662             13980   4609  RISE       1
I__514/I                                    CascadeMux                     0             13980   4609  RISE       1
I__514/O                                    CascadeMux                     0             13980   4609  RISE       1
init_pulses_15_LC_9_23_1/in2                LogicCell40_SEQ_MODE_1000      0             13980   4609  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_9_LC_9_23_3/in2
Capture Clock    : init_pulses_9_LC_9_23_3/clk
Setup Constraint : 13470p
Path slack       : 4610p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6490
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13980
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__478/I                                    Odrv4                          0             11027   4609  RISE       1
I__478/O                                    Odrv4                        596             11623   4609  RISE       1
I__483/I                                    Span4Mux_v                     0             11623   4609  RISE       1
I__483/O                                    Span4Mux_v                   596             12219   4609  RISE       1
I__491/I                                    LocalMux                       0             12219   4609  RISE       1
I__491/O                                    LocalMux                    1099             13318   4609  RISE       1
I__508/I                                    InMux                          0             13318   4609  RISE       1
I__508/O                                    InMux                        662             13980   4609  RISE       1
I__515/I                                    CascadeMux                     0             13980   4609  RISE       1
I__515/O                                    CascadeMux                     0             13980   4609  RISE       1
init_pulses_9_LC_9_23_3/in2                 LogicCell40_SEQ_MODE_1000      0             13980   4609  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : pulses2count_11_LC_10_24_6/in2
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Setup Constraint : 13470p
Path slack       : 4610p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6490
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13980
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__678/I                                Odrv4                          0              7490   4609  RISE       1
I__678/O                                Odrv4                        596              8086   4609  RISE       1
I__683/I                                Span4Mux_v                     0              8086   4609  RISE       1
I__683/O                                Span4Mux_v                   596              8682   4609  RISE       1
I__690/I                                LocalMux                       0              8682   4609  RISE       1
I__690/O                                LocalMux                    1099              9782   4609  RISE       1
I__697/I                                InMux                          0              9782   4609  RISE       1
I__697/O                                InMux                        662             10444   4609  RISE       1
pulses2count_RNO_0_11_LC_10_23_7/in1    LogicCell40_SEQ_MODE_0000      0             10444   4609  RISE       1
pulses2count_RNO_0_11_LC_10_23_7/lcout  LogicCell40_SEQ_MODE_0000   1179             11623   4609  RISE       1
I__365/I                                Odrv4                          0             11623   4609  RISE       1
I__365/O                                Odrv4                        596             12219   4609  RISE       1
I__366/I                                LocalMux                       0             12219   4609  RISE       1
I__366/O                                LocalMux                    1099             13318   4609  RISE       1
I__367/I                                InMux                          0             13318   4609  RISE       1
I__367/O                                InMux                        662             13980   4609  RISE       1
I__368/I                                CascadeMux                     0             13980   4609  RISE       1
I__368/O                                CascadeMux                     0             13980   4609  RISE       1
pulses2count_11_LC_10_24_6/in2          LogicCell40_SEQ_MODE_1000      0             13980   4609  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_3_LC_9_21_4/in1
Capture Clock    : init_pulses_3_LC_9_21_4/clk
Setup Constraint : 13470p
Path slack       : 4609p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__480/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__480/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__486/I                                    LocalMux                       0             12139   4437  RISE       1
I__486/O                                    LocalMux                    1099             13239   4437  RISE       1
I__499/I                                    InMux                          0             13239   4609  RISE       1
I__499/O                                    InMux                        662             13901   4609  RISE       1
init_pulses_3_LC_9_21_4/in1                 LogicCell40_SEQ_MODE_1000      0             13901   4609  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_4_LC_9_21_0/in1
Capture Clock    : init_pulses_4_LC_9_21_0/clk
Setup Constraint : 13470p
Path slack       : 4609p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__480/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__480/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__486/I                                    LocalMux                       0             12139   4437  RISE       1
I__486/O                                    LocalMux                    1099             13239   4437  RISE       1
I__500/I                                    InMux                          0             13239   4609  RISE       1
I__500/O                                    InMux                        662             13901   4609  RISE       1
init_pulses_4_LC_9_21_0/in1                 LogicCell40_SEQ_MODE_1000      0             13901   4609  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_6_LC_9_21_6/in1
Capture Clock    : init_pulses_6_LC_9_21_6/clk
Setup Constraint : 13470p
Path slack       : 4609p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__480/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__480/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__486/I                                    LocalMux                       0             12139   4437  RISE       1
I__486/O                                    LocalMux                    1099             13239   4437  RISE       1
I__501/I                                    InMux                          0             13239   4609  RISE       1
I__501/O                                    InMux                        662             13901   4609  RISE       1
init_pulses_6_LC_9_21_6/in1                 LogicCell40_SEQ_MODE_1000      0             13901   4609  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_13_LC_9_26_4/in3
Capture Clock    : count_13_LC_9_26_4/clk
Setup Constraint : 13470p
Path slack       : 4636p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
count_5_LC_9_25_4/carryin           LogicCell40_SEQ_MODE_1000      0             10762   4636  RISE       1
count_5_LC_9_25_4/carryout          LogicCell40_SEQ_MODE_1000    278             11040   4636  RISE       2
count_6_LC_9_25_5/carryin           LogicCell40_SEQ_MODE_1000      0             11040   4636  RISE       1
count_6_LC_9_25_5/carryout          LogicCell40_SEQ_MODE_1000    278             11318   4636  RISE       2
count_7_LC_9_25_6/carryin           LogicCell40_SEQ_MODE_1000      0             11318   4636  RISE       1
count_7_LC_9_25_6/carryout          LogicCell40_SEQ_MODE_1000    278             11596   4636  RISE       2
count_8_LC_9_25_7/carryin           LogicCell40_SEQ_MODE_1000      0             11596   4636  RISE       1
count_8_LC_9_25_7/carryout          LogicCell40_SEQ_MODE_1000    278             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitin      ICE_CARRY_IN_MUX               0             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitout     ICE_CARRY_IN_MUX             556             12431   4636  RISE       2
count_9_LC_9_26_0/carryin           LogicCell40_SEQ_MODE_1000      0             12431   4636  RISE       1
count_9_LC_9_26_0/carryout          LogicCell40_SEQ_MODE_1000    278             12709   4636  RISE       2
count_10_LC_9_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709   4636  RISE       1
count_10_LC_9_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987   4636  RISE       2
count_11_LC_9_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             12987   4636  RISE       1
count_11_LC_9_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             13265   4636  RISE       2
count_12_LC_9_26_3/carryin          LogicCell40_SEQ_MODE_1000      0             13265   4636  RISE       1
count_12_LC_9_26_3/carryout         LogicCell40_SEQ_MODE_1000    278             13543   4636  RISE       1
I__285/I                            InMux                          0             13543   4636  RISE       1
I__285/O                            InMux                        662             14205   4636  RISE       1
count_13_LC_9_26_4/in3              LogicCell40_SEQ_MODE_1000      0             14205   4636  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_13_LC_9_26_4/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_11_LC_9_22_3/in2
Capture Clock    : init_pulses_11_LC_9_22_3/clk
Setup Constraint : 13470p
Path slack       : 4689p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__476/I                                    Odrv4                          0             11027   4437  RISE       1
I__476/O                                    Odrv4                        596             11623   4437  RISE       1
I__479/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__479/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__484/I                                    LocalMux                       0             12139   4437  RISE       1
I__484/O                                    LocalMux                    1099             13239   4437  RISE       1
I__493/I                                    InMux                          0             13239   4689  RISE       1
I__493/O                                    InMux                        662             13901   4689  RISE       1
I__509/I                                    CascadeMux                     0             13901   4689  RISE       1
I__509/O                                    CascadeMux                     0             13901   4689  RISE       1
init_pulses_11_LC_9_22_3/in2                LogicCell40_SEQ_MODE_1000      0             13901   4689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_13_LC_9_22_1/in2
Capture Clock    : init_pulses_13_LC_9_22_1/clk
Setup Constraint : 13470p
Path slack       : 4689p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__476/I                                    Odrv4                          0             11027   4437  RISE       1
I__476/O                                    Odrv4                        596             11623   4437  RISE       1
I__479/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__479/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__484/I                                    LocalMux                       0             12139   4437  RISE       1
I__484/O                                    LocalMux                    1099             13239   4437  RISE       1
I__494/I                                    InMux                          0             13239   4689  RISE       1
I__494/O                                    InMux                        662             13901   4689  RISE       1
I__510/I                                    CascadeMux                     0             13901   4689  RISE       1
I__510/O                                    CascadeMux                     0             13901   4689  RISE       1
init_pulses_13_LC_9_22_1/in2                LogicCell40_SEQ_MODE_1000      0             13901   4689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_2_LC_9_21_7/in2
Capture Clock    : init_pulses_2_LC_9_21_7/clk
Setup Constraint : 13470p
Path slack       : 4689p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__480/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__480/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__486/I                                    LocalMux                       0             12139   4437  RISE       1
I__486/O                                    LocalMux                    1099             13239   4437  RISE       1
I__502/I                                    InMux                          0             13239   4689  RISE       1
I__502/O                                    InMux                        662             13901   4689  RISE       1
I__511/I                                    CascadeMux                     0             13901   4689  RISE       1
I__511/O                                    CascadeMux                     0             13901   4689  RISE       1
init_pulses_2_LC_9_21_7/in2                 LogicCell40_SEQ_MODE_1000      0             13901   4689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_5_LC_9_21_1/in2
Capture Clock    : init_pulses_5_LC_9_21_1/clk
Setup Constraint : 13470p
Path slack       : 4689p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__480/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__480/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__486/I                                    LocalMux                       0             12139   4437  RISE       1
I__486/O                                    LocalMux                    1099             13239   4437  RISE       1
I__503/I                                    InMux                          0             13239   4689  RISE       1
I__503/O                                    InMux                        662             13901   4689  RISE       1
I__512/I                                    CascadeMux                     0             13901   4689  RISE       1
I__512/O                                    CascadeMux                     0             13901   4689  RISE       1
init_pulses_5_LC_9_21_1/in2                 LogicCell40_SEQ_MODE_1000      0             13901   4689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_7_LC_9_21_5/in2
Capture Clock    : init_pulses_7_LC_9_21_5/clk
Setup Constraint : 13470p
Path slack       : 4689p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6411
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__480/I                                    Span4Mux_h                     0             11623   4437  RISE       1
I__480/O                                    Span4Mux_h                   517             12139   4437  RISE       1
I__486/I                                    LocalMux                       0             12139   4437  RISE       1
I__486/O                                    LocalMux                    1099             13239   4437  RISE       1
I__504/I                                    InMux                          0             13239   4689  RISE       1
I__504/O                                    InMux                        662             13901   4689  RISE       1
I__513/I                                    CascadeMux                     0             13901   4689  RISE       1
I__513/O                                    CascadeMux                     0             13901   4689  RISE       1
init_pulses_7_LC_9_21_5/in2                 LogicCell40_SEQ_MODE_1000      0             13901   4689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_18_LC_12_27_6/in0
Capture Clock    : pulses2count_18_LC_12_27_6/clk
Setup Constraint : 13470p
Path slack       : 4888p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1084/I                                          Span4Mux_v                     0             11093   4888  RISE       1
I__1084/O                                          Span4Mux_v                   596             11689   4888  RISE       1
I__1090/I                                          LocalMux                       0             11689   4888  RISE       1
I__1090/O                                          LocalMux                    1099             12788   4888  RISE       1
I__1101/I                                          InMux                          0             12788   4888  RISE       1
I__1101/O                                          InMux                        662             13450   4888  RISE       1
pulses2count_18_LC_12_27_6/in0                     LogicCell40_SEQ_MODE_1000      0             13450   4888  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_18_LC_12_27_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_9_LC_12_27_2/in0
Capture Clock    : pulses2count_9_LC_12_27_2/clk
Setup Constraint : 13470p
Path slack       : 4888p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1084/I                                          Span4Mux_v                     0             11093   4888  RISE       1
I__1084/O                                          Span4Mux_v                   596             11689   4888  RISE       1
I__1090/I                                          LocalMux                       0             11689   4888  RISE       1
I__1090/O                                          LocalMux                    1099             12788   4888  RISE       1
I__1102/I                                          InMux                          0             12788   4888  RISE       1
I__1102/O                                          InMux                        662             13450   4888  RISE       1
pulses2count_9_LC_12_27_2/in0                      LogicCell40_SEQ_MODE_1000      0             13450   4888  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_9_LC_12_27_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_12_LC_9_26_3/in3
Capture Clock    : count_12_LC_9_26_3/clk
Setup Constraint : 13470p
Path slack       : 4914p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6437
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
count_5_LC_9_25_4/carryin           LogicCell40_SEQ_MODE_1000      0             10762   4636  RISE       1
count_5_LC_9_25_4/carryout          LogicCell40_SEQ_MODE_1000    278             11040   4636  RISE       2
count_6_LC_9_25_5/carryin           LogicCell40_SEQ_MODE_1000      0             11040   4636  RISE       1
count_6_LC_9_25_5/carryout          LogicCell40_SEQ_MODE_1000    278             11318   4636  RISE       2
count_7_LC_9_25_6/carryin           LogicCell40_SEQ_MODE_1000      0             11318   4636  RISE       1
count_7_LC_9_25_6/carryout          LogicCell40_SEQ_MODE_1000    278             11596   4636  RISE       2
count_8_LC_9_25_7/carryin           LogicCell40_SEQ_MODE_1000      0             11596   4636  RISE       1
count_8_LC_9_25_7/carryout          LogicCell40_SEQ_MODE_1000    278             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitin      ICE_CARRY_IN_MUX               0             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitout     ICE_CARRY_IN_MUX             556             12431   4636  RISE       2
count_9_LC_9_26_0/carryin           LogicCell40_SEQ_MODE_1000      0             12431   4636  RISE       1
count_9_LC_9_26_0/carryout          LogicCell40_SEQ_MODE_1000    278             12709   4636  RISE       2
count_10_LC_9_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709   4636  RISE       1
count_10_LC_9_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987   4636  RISE       2
count_11_LC_9_26_2/carryin          LogicCell40_SEQ_MODE_1000      0             12987   4636  RISE       1
count_11_LC_9_26_2/carryout         LogicCell40_SEQ_MODE_1000    278             13265   4636  RISE       2
I__215/I                            InMux                          0             13265   4914  RISE       1
I__215/O                            InMux                        662             13927   4914  RISE       1
count_12_LC_9_26_3/in3              LogicCell40_SEQ_MODE_1000      0             13927   4914  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : pulses2count_13_LC_10_24_4/in0
Capture Clock    : pulses2count_13_LC_10_24_4/clk
Setup Constraint : 13470p
Path slack       : 4954p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__703/I                                     Odrv4                          0              7490   4437  RISE       1
I__703/O                                     Odrv4                        596              8086   4437  RISE       1
I__709/I                                     Span4Mux_v                     0              8086   4954  RISE       1
I__709/O                                     Span4Mux_v                   596              8682   4954  RISE       1
I__717/I                                     LocalMux                       0              8682   4954  RISE       1
I__717/O                                     LocalMux                    1099              9782   4954  RISE       1
I__726/I                                     InMux                          0              9782   4954  RISE       1
I__726/O                                     InMux                        662             10444   4954  RISE       1
CHOOSE_CHANNEL_RNIA6U31_0_3_LC_9_23_5/in1    LogicCell40_SEQ_MODE_0000      0             10444   4954  RISE       1
CHOOSE_CHANNEL_RNIA6U31_0_3_LC_9_23_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11623   4954  RISE       2
I__362/I                                     LocalMux                       0             11623   4954  RISE       1
I__362/O                                     LocalMux                    1099             12722   4954  RISE       1
I__363/I                                     InMux                          0             12722   4954  RISE       1
I__363/O                                     InMux                        662             13384   4954  RISE       1
pulses2count_13_LC_10_24_4/in0               LogicCell40_SEQ_MODE_1000      0             13384   4954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_13_LC_10_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : pulses2count_14_LC_10_24_7/in0
Capture Clock    : pulses2count_14_LC_10_24_7/clk
Setup Constraint : 13470p
Path slack       : 4954p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__746/I                                         LocalMux                       0              7490  -7814  RISE       1
I__746/O                                         LocalMux                    1099              8590  -7814  RISE       1
I__750/I                                         InMux                          0              8590  -7496  RISE       1
I__750/O                                         InMux                        662              9252  -7496  RISE       1
CHOOSE_CHANNEL_fast_RNIEQVB1_0_LC_11_21_1/in1    LogicCell40_SEQ_MODE_0000      0              9252  -7496  RISE       1
CHOOSE_CHANNEL_fast_RNIEQVB1_0_LC_11_21_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -7496  RISE       3
I__443/I                                         Odrv4                          0             10431   4954  RISE       1
I__443/O                                         Odrv4                        596             11027   4954  RISE       1
I__445/I                                         Span4Mux_v                     0             11027   4954  RISE       1
I__445/O                                         Span4Mux_v                   596             11623   4954  RISE       1
I__446/I                                         LocalMux                       0             11623   4954  RISE       1
I__446/O                                         LocalMux                    1099             12722   4954  RISE       1
I__447/I                                         InMux                          0             12722   4954  RISE       1
I__447/O                                         InMux                        662             13384   4954  RISE       1
pulses2count_14_LC_10_24_7/in0                   LogicCell40_SEQ_MODE_1000      0             13384   4954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_14_LC_10_24_7/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_16_LC_10_23_5/in0
Capture Clock    : init_pulses_16_LC_10_23_5/clk
Setup Constraint : 13470p
Path slack       : 4954p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__481/I                                    LocalMux                       0             11623   4954  RISE       1
I__481/O                                    LocalMux                    1099             12722   4954  RISE       1
I__487/I                                    InMux                          0             12722   4954  RISE       1
I__487/O                                    InMux                        662             13384   4954  RISE       1
init_pulses_16_LC_10_23_5/in0               LogicCell40_SEQ_MODE_1000      0             13384   4954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_0_LC_10_24_2/in0
Capture Clock    : pulses2count_0_LC_10_24_2/clk
Setup Constraint : 13470p
Path slack       : 4967p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5881
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13371
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1085/I                                          Span4Mux_h                     0             11093   4967  RISE       1
I__1085/O                                          Span4Mux_h                   517             11609   4967  RISE       1
I__1091/I                                          LocalMux                       0             11609   4967  RISE       1
I__1091/O                                          LocalMux                    1099             12709   4967  RISE       1
I__1106/I                                          InMux                          0             12709   4967  RISE       1
I__1106/O                                          InMux                        662             13371   4967  RISE       1
pulses2count_0_LC_10_24_2/in0                      LogicCell40_SEQ_MODE_1000      0             13371   4967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_0_LC_10_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_15_LC_10_24_0/in0
Capture Clock    : pulses2count_15_LC_10_24_0/clk
Setup Constraint : 13470p
Path slack       : 4967p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5881
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13371
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1085/I                                          Span4Mux_h                     0             11093   4967  RISE       1
I__1085/O                                          Span4Mux_h                   517             11609   4967  RISE       1
I__1091/I                                          LocalMux                       0             11609   4967  RISE       1
I__1091/O                                          LocalMux                    1099             12709   4967  RISE       1
I__1107/I                                          InMux                          0             12709   4967  RISE       1
I__1107/O                                          InMux                        662             13371   4967  RISE       1
pulses2count_15_LC_10_24_0/in0                     LogicCell40_SEQ_MODE_1000      0             13371   4967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_15_LC_10_24_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : ppm_output_reg_LC_10_26_6/in0
Capture Clock    : ppm_output_reg_LC_10_26_6/clk
Setup Constraint : 13470p
Path slack       : 5033p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5815
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13305
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout            LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__993/I                                LocalMux                       0              7490   -238  RISE       1
I__993/O                                LocalMux                    1099              8590   -238  RISE       1
I__1003/I                               InMux                          0              8590   -238  RISE       1
I__1003/O                               InMux                        662              9252   -238  RISE       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in1    LogicCell40_SEQ_MODE_0000      0              9252   -238  RISE       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   -238  RISE       3
I__942/I                                Odrv4                          0             10431   -238  RISE       1
I__942/O                                Odrv4                        596             11027   -238  RISE       1
I__945/I                                Span4Mux_h                     0             11027   5033  RISE       1
I__945/O                                Span4Mux_h                   517             11543   5033  RISE       1
I__948/I                                LocalMux                       0             11543   5033  RISE       1
I__948/O                                LocalMux                    1099             12643   5033  RISE       1
I__950/I                                InMux                          0             12643   5033  RISE       1
I__950/O                                InMux                        662             13305   5033  RISE       1
ppm_output_reg_LC_10_26_6/in0           LogicCell40_SEQ_MODE_1000      0             13305   5033  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : pulses2count_1_LC_12_24_2/in1
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Setup Constraint : 13470p
Path slack       : 5060p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__706/I                                    Odrv4                          0              7490   5060  RISE       1
I__706/O                                    Odrv4                        596              8086   5060  RISE       1
I__712/I                                    Span4Mux_v                     0              8086   5060  RISE       1
I__712/O                                    Span4Mux_v                   596              8682   5060  RISE       1
I__721/I                                    LocalMux                       0              8682   5060  RISE       1
I__721/O                                    LocalMux                    1099              9782   5060  RISE       1
I__728/I                                    InMux                          0              9782   5060  RISE       1
I__728/O                                    InMux                        662             10444   5060  RISE       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/in0    LogicCell40_SEQ_MODE_0000      0             10444   5060  RISE       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/lcout  LogicCell40_SEQ_MODE_0000   1245             11689   5060  RISE       4
I__801/I                                    LocalMux                       0             11689   5060  RISE       1
I__801/O                                    LocalMux                    1099             12788   5060  RISE       1
I__803/I                                    InMux                          0             12788   5060  RISE       1
I__803/O                                    InMux                        662             13450   5060  RISE       1
pulses2count_1_LC_12_24_2/in1               LogicCell40_SEQ_MODE_1000      0             13450   5060  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_8_LC_12_27_1/in1
Capture Clock    : pulses2count_8_LC_12_27_1/clk
Setup Constraint : 13470p
Path slack       : 5060p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1084/I                                          Span4Mux_v                     0             11093   4888  RISE       1
I__1084/O                                          Span4Mux_v                   596             11689   4888  RISE       1
I__1090/I                                          LocalMux                       0             11689   4888  RISE       1
I__1090/O                                          LocalMux                    1099             12788   4888  RISE       1
I__1100/I                                          InMux                          0             12788   5060  RISE       1
I__1100/O                                          InMux                        662             13450   5060  RISE       1
pulses2count_8_LC_12_27_1/in1                      LogicCell40_SEQ_MODE_1000      0             13450   5060  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_8_LC_12_27_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_18_LC_10_23_3/in1
Capture Clock    : init_pulses_18_LC_10_23_3/clk
Setup Constraint : 13470p
Path slack       : 5126p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__482/I                                    LocalMux                       0             11623   5126  RISE       1
I__482/O                                    LocalMux                    1099             12722   5126  RISE       1
I__488/I                                    InMux                          0             12722   5126  RISE       1
I__488/O                                    InMux                        662             13384   5126  RISE       1
init_pulses_18_LC_10_23_3/in1               LogicCell40_SEQ_MODE_1000      0             13384   5126  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : pulses2count_14_LC_10_24_7/in1
Capture Clock    : pulses2count_14_LC_10_24_7/clk
Setup Constraint : 13470p
Path slack       : 5126p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__703/I                                     Odrv4                          0              7490   4437  RISE       1
I__703/O                                     Odrv4                        596              8086   4437  RISE       1
I__709/I                                     Span4Mux_v                     0              8086   4954  RISE       1
I__709/O                                     Span4Mux_v                   596              8682   4954  RISE       1
I__717/I                                     LocalMux                       0              8682   4954  RISE       1
I__717/O                                     LocalMux                    1099              9782   4954  RISE       1
I__726/I                                     InMux                          0              9782   4954  RISE       1
I__726/O                                     InMux                        662             10444   4954  RISE       1
CHOOSE_CHANNEL_RNIA6U31_0_3_LC_9_23_5/in1    LogicCell40_SEQ_MODE_0000      0             10444   4954  RISE       1
CHOOSE_CHANNEL_RNIA6U31_0_3_LC_9_23_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11623   4954  RISE       2
I__362/I                                     LocalMux                       0             11623   4954  RISE       1
I__362/O                                     LocalMux                    1099             12722   4954  RISE       1
I__364/I                                     InMux                          0             12722   5126  RISE       1
I__364/O                                     InMux                        662             13384   5126  RISE       1
pulses2count_14_LC_10_24_7/in1               LogicCell40_SEQ_MODE_1000      0             13384   5126  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_14_LC_10_24_7/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : pulses2count_12_LC_12_24_3/in2
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Setup Constraint : 13470p
Path slack       : 5140p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__706/I                                    Odrv4                          0              7490   5060  RISE       1
I__706/O                                    Odrv4                        596              8086   5060  RISE       1
I__712/I                                    Span4Mux_v                     0              8086   5060  RISE       1
I__712/O                                    Span4Mux_v                   596              8682   5060  RISE       1
I__721/I                                    LocalMux                       0              8682   5060  RISE       1
I__721/O                                    LocalMux                    1099              9782   5060  RISE       1
I__728/I                                    InMux                          0              9782   5060  RISE       1
I__728/O                                    InMux                        662             10444   5060  RISE       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/in0    LogicCell40_SEQ_MODE_0000      0             10444   5060  RISE       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/lcout  LogicCell40_SEQ_MODE_0000   1245             11689   5060  RISE       4
I__801/I                                    LocalMux                       0             11689   5060  RISE       1
I__801/O                                    LocalMux                    1099             12788   5060  RISE       1
I__802/I                                    InMux                          0             12788   5139  RISE       1
I__802/O                                    InMux                        662             13450   5139  RISE       1
I__806/I                                    CascadeMux                     0             13450   5139  RISE       1
I__806/O                                    CascadeMux                     0             13450   5139  RISE       1
pulses2count_12_LC_12_24_3/in2              LogicCell40_SEQ_MODE_1000      0             13450   5139  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : pulses2count_2_LC_12_24_7/in2
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Setup Constraint : 13470p
Path slack       : 5140p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__706/I                                    Odrv4                          0              7490   5060  RISE       1
I__706/O                                    Odrv4                        596              8086   5060  RISE       1
I__712/I                                    Span4Mux_v                     0              8086   5060  RISE       1
I__712/O                                    Span4Mux_v                   596              8682   5060  RISE       1
I__721/I                                    LocalMux                       0              8682   5060  RISE       1
I__721/O                                    LocalMux                    1099              9782   5060  RISE       1
I__728/I                                    InMux                          0              9782   5060  RISE       1
I__728/O                                    InMux                        662             10444   5060  RISE       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/in0    LogicCell40_SEQ_MODE_0000      0             10444   5060  RISE       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/lcout  LogicCell40_SEQ_MODE_0000   1245             11689   5060  RISE       4
I__801/I                                    LocalMux                       0             11689   5060  RISE       1
I__801/O                                    LocalMux                    1099             12788   5060  RISE       1
I__804/I                                    InMux                          0             12788   5139  RISE       1
I__804/O                                    InMux                        662             13450   5139  RISE       1
I__807/I                                    CascadeMux                     0             13450   5139  RISE       1
I__807/O                                    CascadeMux                     0             13450   5139  RISE       1
pulses2count_2_LC_12_24_7/in2               LogicCell40_SEQ_MODE_1000      0             13450   5139  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : pulses2count_3_LC_12_24_1/in2
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Setup Constraint : 13470p
Path slack       : 5140p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__706/I                                    Odrv4                          0              7490   5060  RISE       1
I__706/O                                    Odrv4                        596              8086   5060  RISE       1
I__712/I                                    Span4Mux_v                     0              8086   5060  RISE       1
I__712/O                                    Span4Mux_v                   596              8682   5060  RISE       1
I__721/I                                    LocalMux                       0              8682   5060  RISE       1
I__721/O                                    LocalMux                    1099              9782   5060  RISE       1
I__728/I                                    InMux                          0              9782   5060  RISE       1
I__728/O                                    InMux                        662             10444   5060  RISE       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/in0    LogicCell40_SEQ_MODE_0000      0             10444   5060  RISE       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/lcout  LogicCell40_SEQ_MODE_0000   1245             11689   5060  RISE       4
I__801/I                                    LocalMux                       0             11689   5060  RISE       1
I__801/O                                    LocalMux                    1099             12788   5060  RISE       1
I__805/I                                    InMux                          0             12788   5139  RISE       1
I__805/O                                    InMux                        662             13450   5139  RISE       1
I__808/I                                    CascadeMux                     0             13450   5139  RISE       1
I__808/O                                    CascadeMux                     0             13450   5139  RISE       1
pulses2count_3_LC_12_24_1/in2               LogicCell40_SEQ_MODE_1000      0             13450   5139  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_10_LC_10_24_1/in1
Capture Clock    : pulses2count_10_LC_10_24_1/clk
Setup Constraint : 13470p
Path slack       : 5139p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5881
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13371
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1085/I                                          Span4Mux_h                     0             11093   4967  RISE       1
I__1085/O                                          Span4Mux_h                   517             11609   4967  RISE       1
I__1091/I                                          LocalMux                       0             11609   4967  RISE       1
I__1091/O                                          LocalMux                    1099             12709   4967  RISE       1
I__1103/I                                          InMux                          0             12709   5139  RISE       1
I__1103/O                                          InMux                        662             13371   5139  RISE       1
pulses2count_10_LC_10_24_1/in1                     LogicCell40_SEQ_MODE_1000      0             13371   5139  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_10_LC_10_24_1/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_17_LC_10_24_3/in1
Capture Clock    : pulses2count_17_LC_10_24_3/clk
Setup Constraint : 13470p
Path slack       : 5139p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5881
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13371
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1085/I                                          Span4Mux_h                     0             11093   4967  RISE       1
I__1085/O                                          Span4Mux_h                   517             11609   4967  RISE       1
I__1091/I                                          LocalMux                       0             11609   4967  RISE       1
I__1091/O                                          LocalMux                    1099             12709   4967  RISE       1
I__1104/I                                          InMux                          0             12709   5139  RISE       1
I__1104/O                                          InMux                        662             13371   5139  RISE       1
pulses2count_17_LC_10_24_3/in1                     LogicCell40_SEQ_MODE_1000      0             13371   5139  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_17_LC_10_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_11_LC_9_26_2/in3
Capture Clock    : count_11_LC_9_26_2/clk
Setup Constraint : 13470p
Path slack       : 5192p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6159
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13649
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
count_5_LC_9_25_4/carryin           LogicCell40_SEQ_MODE_1000      0             10762   4636  RISE       1
count_5_LC_9_25_4/carryout          LogicCell40_SEQ_MODE_1000    278             11040   4636  RISE       2
count_6_LC_9_25_5/carryin           LogicCell40_SEQ_MODE_1000      0             11040   4636  RISE       1
count_6_LC_9_25_5/carryout          LogicCell40_SEQ_MODE_1000    278             11318   4636  RISE       2
count_7_LC_9_25_6/carryin           LogicCell40_SEQ_MODE_1000      0             11318   4636  RISE       1
count_7_LC_9_25_6/carryout          LogicCell40_SEQ_MODE_1000    278             11596   4636  RISE       2
count_8_LC_9_25_7/carryin           LogicCell40_SEQ_MODE_1000      0             11596   4636  RISE       1
count_8_LC_9_25_7/carryout          LogicCell40_SEQ_MODE_1000    278             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitin      ICE_CARRY_IN_MUX               0             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitout     ICE_CARRY_IN_MUX             556             12431   4636  RISE       2
count_9_LC_9_26_0/carryin           LogicCell40_SEQ_MODE_1000      0             12431   4636  RISE       1
count_9_LC_9_26_0/carryout          LogicCell40_SEQ_MODE_1000    278             12709   4636  RISE       2
count_10_LC_9_26_1/carryin          LogicCell40_SEQ_MODE_1000      0             12709   4636  RISE       1
count_10_LC_9_26_1/carryout         LogicCell40_SEQ_MODE_1000    278             12987   4636  RISE       2
I__221/I                            InMux                          0             12987   5192  RISE       1
I__221/O                            InMux                        662             13649   5192  RISE       1
count_11_LC_9_26_2/in3              LogicCell40_SEQ_MODE_1000      0             13649   5192  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_10_LC_10_23_4/in2
Capture Clock    : init_pulses_10_LC_10_23_4/clk
Setup Constraint : 13470p
Path slack       : 5206p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__482/I                                    LocalMux                       0             11623   5126  RISE       1
I__482/O                                    LocalMux                    1099             12722   5126  RISE       1
I__489/I                                    InMux                          0             12722   5205  RISE       1
I__489/O                                    InMux                        662             13384   5205  RISE       1
I__505/I                                    CascadeMux                     0             13384   5205  RISE       1
I__505/O                                    CascadeMux                     0             13384   5205  RISE       1
init_pulses_10_LC_10_23_4/in2               LogicCell40_SEQ_MODE_1000      0             13384   5205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : init_pulses_17_LC_10_23_6/in2
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Setup Constraint : 13470p
Path slack       : 5206p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__646/I                                    Odrv4                          0              7490   4437  RISE       1
I__646/O                                    Odrv4                        596              8086   4437  RISE       1
I__652/I                                    LocalMux                       0              8086   4437  RISE       1
I__652/O                                    LocalMux                    1099              9186   4437  RISE       1
I__661/I                                    InMux                          0              9186   4437  RISE       1
I__661/O                                    InMux                        662              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in1    LogicCell40_SEQ_MODE_0000      0              9848   4437  RISE       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11027   4437  RISE      19
I__477/I                                    Odrv4                          0             11027   4437  RISE       1
I__477/O                                    Odrv4                        596             11623   4437  RISE       1
I__482/I                                    LocalMux                       0             11623   5126  RISE       1
I__482/O                                    LocalMux                    1099             12722   5126  RISE       1
I__490/I                                    InMux                          0             12722   5205  RISE       1
I__490/O                                    InMux                        662             13384   5205  RISE       1
I__506/I                                    CascadeMux                     0             13384   5205  RISE       1
I__506/O                                    CascadeMux                     0             13384   5205  RISE       1
init_pulses_17_LC_10_23_6/in2               LogicCell40_SEQ_MODE_1000      0             13384   5205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_0_LC_11_26_0/in2
Capture Clock    : counter_0_LC_11_26_0/clk
Setup Constraint : 13470p
Path slack       : 5325p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__540/I                              Odrv12                         0             10431  -1536  RISE       1
I__540/O                              Odrv12                      1073             11503  -1536  RISE       1
I__542/I                              LocalMux                       0             11503  -1536  RISE       1
I__542/O                              LocalMux                    1099             12603  -1536  RISE       1
I__544/I                              InMux                          0             12603  -1536  RISE       1
I__544/O                              InMux                        662             13265  -1536  RISE       1
I__546/I                              CascadeMux                     0             13265  -1536  RISE       1
I__546/O                              CascadeMux                     0             13265  -1536  RISE       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             13265   5325  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_4_LC_13_25_3/in3
Capture Clock    : pulses2count_4_LC_13_25_3/clk
Setup Constraint : 13470p
Path slack       : 5391p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1082/I                                          Odrv4                          0             10497   5391  RISE       1
I__1082/O                                          Odrv4                        596             11093   5391  RISE       1
I__1089/I                                          Span4Mux_v                     0             11093   5391  RISE       1
I__1089/O                                          Span4Mux_v                   596             11689   5391  RISE       1
I__1099/I                                          LocalMux                       0             11689   5391  RISE       1
I__1099/O                                          LocalMux                    1099             12788   5391  RISE       1
I__1109/I                                          InMux                          0             12788   5391  RISE       1
I__1109/O                                          InMux                        662             13450   5391  RISE       1
pulses2count_4_LC_13_25_3/in3                      LogicCell40_SEQ_MODE_1000      0             13450   5391  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1061/I                                         ClkMux                         0              5212  RISE       1
I__1061/O                                         ClkMux                       887              6100  RISE       1
pulses2count_4_LC_13_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_5_LC_12_25_3/in3
Capture Clock    : pulses2count_5_LC_12_25_3/clk
Setup Constraint : 13470p
Path slack       : 5391p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5960
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13450
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1086/I                                          Span4Mux_v                     0             11093   5391  RISE       1
I__1086/O                                          Span4Mux_v                   596             11689   5391  RISE       1
I__1092/I                                          LocalMux                       0             11689   5391  RISE       1
I__1092/O                                          LocalMux                    1099             12788   5391  RISE       1
I__1108/I                                          InMux                          0             12788   5391  RISE       1
I__1108/O                                          InMux                        662             13450   5391  RISE       1
pulses2count_5_LC_12_25_3/in3                      LogicCell40_SEQ_MODE_1000      0             13450   5391  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1057/I                                         ClkMux                         0              5212  RISE       1
I__1057/O                                         ClkMux                       887              6100  RISE       1
pulses2count_5_LC_12_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : counter_0_LC_11_26_0/in3
Capture Clock    : counter_0_LC_11_26_0/clk
Setup Constraint : 13470p
Path slack       : 5457p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                              LocalMux                       0              7490  -1536  RISE       1
I__991/O                              LocalMux                    1099              8590  -1536  RISE       1
I__998/I                              InMux                          0              8590  -1536  RISE       1
I__998/O                              InMux                        662              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in1    LogicCell40_SEQ_MODE_0000      0              9252  -1536  RISE       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -1536  RISE       2
I__541/I                              Odrv4                          0             10431   5457  RISE       1
I__541/O                              Odrv4                        596             11027   5457  RISE       1
I__543/I                              Span4Mux_v                     0             11027   5457  RISE       1
I__543/O                              Span4Mux_v                   596             11623   5457  RISE       1
I__545/I                              LocalMux                       0             11623   5457  RISE       1
I__545/O                              LocalMux                    1099             12722   5457  RISE       1
I__547/I                              InMux                          0             12722   5457  RISE       1
I__547/O                              InMux                        662             13384   5457  RISE       1
counter_0_LC_11_26_0/in3              LogicCell40_SEQ_MODE_1000      0             13384   5457  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_13_LC_10_24_4/in3
Capture Clock    : pulses2count_13_LC_10_24_4/clk
Setup Constraint : 13470p
Path slack       : 5457p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5894
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__765/I                                         LocalMux                       0              7490  -7496  RISE       1
I__765/O                                         LocalMux                    1099              8590  -7496  RISE       1
I__769/I                                         InMux                          0              8590  -7496  RISE       1
I__769/O                                         InMux                        662              9252  -7496  RISE       1
I__774/I                                         CascadeMux                     0              9252  -7496  RISE       1
I__774/O                                         CascadeMux                     0              9252  -7496  RISE       1
CHOOSE_CHANNEL_fast_RNIEQVB1_0_LC_11_21_1/in2    LogicCell40_SEQ_MODE_0000      0              9252  -7496  RISE       1
CHOOSE_CHANNEL_fast_RNIEQVB1_0_LC_11_21_1/lcout  LogicCell40_SEQ_MODE_0000   1179             10431  -7496  RISE       3
I__443/I                                         Odrv4                          0             10431   4954  RISE       1
I__443/O                                         Odrv4                        596             11027   4954  RISE       1
I__445/I                                         Span4Mux_v                     0             11027   4954  RISE       1
I__445/O                                         Span4Mux_v                   596             11623   4954  RISE       1
I__446/I                                         LocalMux                       0             11623   4954  RISE       1
I__446/O                                         LocalMux                    1099             12722   4954  RISE       1
I__448/I                                         InMux                          0             12722   5457  RISE       1
I__448/O                                         InMux                        662             13384   5457  RISE       1
pulses2count_13_LC_10_24_4/in3                   LogicCell40_SEQ_MODE_1000      0             13384   5457  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_13_LC_10_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_10_LC_9_26_1/in3
Capture Clock    : count_10_LC_9_26_1/clk
Setup Constraint : 13470p
Path slack       : 5470p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5881
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13371
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
count_5_LC_9_25_4/carryin           LogicCell40_SEQ_MODE_1000      0             10762   4636  RISE       1
count_5_LC_9_25_4/carryout          LogicCell40_SEQ_MODE_1000    278             11040   4636  RISE       2
count_6_LC_9_25_5/carryin           LogicCell40_SEQ_MODE_1000      0             11040   4636  RISE       1
count_6_LC_9_25_5/carryout          LogicCell40_SEQ_MODE_1000    278             11318   4636  RISE       2
count_7_LC_9_25_6/carryin           LogicCell40_SEQ_MODE_1000      0             11318   4636  RISE       1
count_7_LC_9_25_6/carryout          LogicCell40_SEQ_MODE_1000    278             11596   4636  RISE       2
count_8_LC_9_25_7/carryin           LogicCell40_SEQ_MODE_1000      0             11596   4636  RISE       1
count_8_LC_9_25_7/carryout          LogicCell40_SEQ_MODE_1000    278             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitin      ICE_CARRY_IN_MUX               0             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitout     ICE_CARRY_IN_MUX             556             12431   4636  RISE       2
count_9_LC_9_26_0/carryin           LogicCell40_SEQ_MODE_1000      0             12431   4636  RISE       1
count_9_LC_9_26_0/carryout          LogicCell40_SEQ_MODE_1000    278             12709   4636  RISE       2
I__226/I                            InMux                          0             12709   5470  RISE       1
I__226/O                            InMux                        662             13371   5470  RISE       1
count_10_LC_9_26_1/in3              LogicCell40_SEQ_MODE_1000      0             13371   5470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_6_LC_10_24_5/in3
Capture Clock    : pulses2count_6_LC_10_24_5/clk
Setup Constraint : 13470p
Path slack       : 5470p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5881
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13371
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1085/I                                          Span4Mux_h                     0             11093   4967  RISE       1
I__1085/O                                          Span4Mux_h                   517             11609   4967  RISE       1
I__1091/I                                          LocalMux                       0             11609   4967  RISE       1
I__1091/O                                          LocalMux                    1099             12709   4967  RISE       1
I__1105/I                                          InMux                          0             12709   5470  RISE       1
I__1105/O                                          InMux                        662             13371   5470  RISE       1
pulses2count_6_LC_10_24_5/in3                      LogicCell40_SEQ_MODE_1000      0             13371   5470  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_6_LC_10_24_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_12_LC_12_24_3/in0
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Setup Constraint : 13470p
Path slack       : 5484p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1087/I                                          LocalMux                       0             11093   5484  RISE       1
I__1087/O                                          LocalMux                    1099             12192   5484  RISE       1
I__1093/I                                          InMux                          0             12192   5484  RISE       1
I__1093/O                                          InMux                        662             12854   5484  RISE       1
pulses2count_12_LC_12_24_3/in0                     LogicCell40_SEQ_MODE_1000      0             12854   5484  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_2_LC_12_24_7/in0
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Setup Constraint : 13470p
Path slack       : 5484p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1087/I                                          LocalMux                       0             11093   5484  RISE       1
I__1087/O                                          LocalMux                    1099             12192   5484  RISE       1
I__1094/I                                          InMux                          0             12192   5484  RISE       1
I__1094/O                                          InMux                        662             12854   5484  RISE       1
pulses2count_2_LC_12_24_7/in0                      LogicCell40_SEQ_MODE_1000      0             12854   5484  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_3_LC_12_24_1/in0
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Setup Constraint : 13470p
Path slack       : 5484p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1087/I                                          LocalMux                       0             11093   5484  RISE       1
I__1087/O                                          LocalMux                    1099             12192   5484  RISE       1
I__1095/I                                          InMux                          0             12192   5484  RISE       1
I__1095/O                                          InMux                        662             12854   5484  RISE       1
pulses2count_3_LC_12_24_1/in0                      LogicCell40_SEQ_MODE_1000      0             12854   5484  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_15_LC_9_23_1/in0
Capture Clock    : init_pulses_15_LC_9_23_1/clk
Setup Constraint : 13470p
Path slack       : 5550p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5298
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__369/I                                  Odrv4                          0             10431   5550  RISE       1
I__369/O                                  Odrv4                        596             11027   5550  RISE       1
I__374/I                                  LocalMux                       0             11027   5550  RISE       1
I__374/O                                  LocalMux                    1099             12126   5550  RISE       1
I__389/I                                  InMux                          0             12126   5550  RISE       1
I__389/O                                  InMux                        662             12788   5550  RISE       1
init_pulses_15_LC_9_23_1/in0              LogicCell40_SEQ_MODE_1000      0             12788   5550  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_9_LC_9_23_3/in0
Capture Clock    : init_pulses_9_LC_9_23_3/clk
Setup Constraint : 13470p
Path slack       : 5550p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5298
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__369/I                                  Odrv4                          0             10431   5550  RISE       1
I__369/O                                  Odrv4                        596             11027   5550  RISE       1
I__374/I                                  LocalMux                       0             11027   5550  RISE       1
I__374/O                                  LocalMux                    1099             12126   5550  RISE       1
I__390/I                                  InMux                          0             12126   5550  RISE       1
I__390/O                                  InMux                        662             12788   5550  RISE       1
init_pulses_9_LC_9_23_3/in0               LogicCell40_SEQ_MODE_1000      0             12788   5550  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_10_LC_10_23_4/in0
Capture Clock    : init_pulses_10_LC_10_23_4/clk
Setup Constraint : 13470p
Path slack       : 5550p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5298
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__369/I                                  Odrv4                          0             10431   5550  RISE       1
I__369/O                                  Odrv4                        596             11027   5550  RISE       1
I__375/I                                  LocalMux                       0             11027   5550  RISE       1
I__375/O                                  LocalMux                    1099             12126   5550  RISE       1
I__391/I                                  InMux                          0             12126   5550  RISE       1
I__391/O                                  InMux                        662             12788   5550  RISE       1
init_pulses_10_LC_10_23_4/in0             LogicCell40_SEQ_MODE_1000      0             12788   5550  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_17_LC_10_23_6/in0
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Setup Constraint : 13470p
Path slack       : 5550p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5298
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__369/I                                  Odrv4                          0             10431   5550  RISE       1
I__369/O                                  Odrv4                        596             11027   5550  RISE       1
I__375/I                                  LocalMux                       0             11027   5550  RISE       1
I__375/O                                  LocalMux                    1099             12126   5550  RISE       1
I__392/I                                  InMux                          0             12126   5550  RISE       1
I__392/O                                  InMux                        662             12788   5550  RISE       1
init_pulses_17_LC_10_23_6/in0             LogicCell40_SEQ_MODE_1000      0             12788   5550  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : PPM_STATE_0_LC_12_22_0/sr
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Setup Constraint : 13470p
Path slack       : 5696p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -530
------------------------------------------------   ----- 
End-of-path required time (ps)                     19040

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5854
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13344
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout        LogicCell40_SEQ_MODE_1001   1391              7490  -7496  RISE      11
I__973/I                            LocalMux                       0              7490   3007  RISE       1
I__973/O                            LocalMux                    1099              8590   3007  RISE       1
I__984/I                            InMux                          0              8590   5695  RISE       1
I__984/O                            InMux                        662              9252   5695  RISE       1
PPM_STATE_RNO_0_0_LC_12_21_2/in0    LogicCell40_SEQ_MODE_0000      0              9252   5695  RISE       1
PPM_STATE_RNO_0_0_LC_12_21_2/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   5695  RISE       1
I__733/I                            Odrv4                          0             10497   5695  RISE       1
I__733/O                            Odrv4                        596             11093   5695  RISE       1
I__734/I                            Span4Mux_h                     0             11093   5695  RISE       1
I__734/O                            Span4Mux_h                   517             11609   5695  RISE       1
I__735/I                            LocalMux                       0             11609   5695  RISE       1
I__735/O                            LocalMux                    1099             12709   5695  RISE       1
I__736/I                            SRMux                          0             12709   5695  RISE       1
I__736/O                            SRMux                        636             13344   5695  RISE       1
PPM_STATE_0_LC_12_22_0/sr           LogicCell40_SEQ_MODE_1001      0             13344   5695  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : pulses2count_11_LC_10_24_6/in1
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Setup Constraint : 13470p
Path slack       : 5722p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5298
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__369/I                                  Odrv4                          0             10431   5550  RISE       1
I__369/O                                  Odrv4                        596             11027   5550  RISE       1
I__376/I                                  LocalMux                       0             11027   5722  RISE       1
I__376/O                                  LocalMux                    1099             12126   5722  RISE       1
I__395/I                                  InMux                          0             12126   5722  RISE       1
I__395/O                                  InMux                        662             12788   5722  RISE       1
pulses2count_11_LC_10_24_6/in1            LogicCell40_SEQ_MODE_1000      0             12788   5722  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_16_LC_10_23_5/in1
Capture Clock    : init_pulses_16_LC_10_23_5/clk
Setup Constraint : 13470p
Path slack       : 5722p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5298
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__369/I                                  Odrv4                          0             10431   5550  RISE       1
I__369/O                                  Odrv4                        596             11027   5550  RISE       1
I__375/I                                  LocalMux                       0             11027   5550  RISE       1
I__375/O                                  LocalMux                    1099             12126   5550  RISE       1
I__393/I                                  InMux                          0             12126   5722  RISE       1
I__393/O                                  InMux                        662             12788   5722  RISE       1
init_pulses_16_LC_10_23_5/in1             LogicCell40_SEQ_MODE_1000      0             12788   5722  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_9_26_2/lcout
Path End         : test_ledZ0_LC_8_26_7/in2
Capture Clock    : test_ledZ0_LC_8_26_7/clk
Setup Constraint : 13470p
Path slack       : 5749p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5351
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12841
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_9_26_2/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   5748  RISE       2
I__222/I                         LocalMux                       0              7490   5748  RISE       1
I__222/O                         LocalMux                    1099              8590   5748  RISE       1
I__224/I                         InMux                          0              8590   5748  RISE       1
I__224/O                         InMux                        662              9252   5748  RISE       1
count_RNIVO3Q_9_LC_8_26_3/in0    LogicCell40_SEQ_MODE_0000      0              9252   5748  RISE       1
count_RNIVO3Q_9_LC_8_26_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10497   5748  RISE       1
I__190/I                         LocalMux                       0             10497   5748  RISE       1
I__190/O                         LocalMux                    1099             11596   5748  RISE       1
I__191/I                         InMux                          0             11596   5748  RISE       1
I__191/O                         InMux                        662             12258   5748  RISE       1
test_led_RNO_0_LC_8_26_6/in3     LogicCell40_SEQ_MODE_0000      0             12258   5748  RISE       1
test_led_RNO_0_LC_8_26_6/ltout   LogicCell40_SEQ_MODE_0000    583             12841   5748  RISE       1
I__189/I                         CascadeMux                     0             12841   5748  RISE       1
I__189/O                         CascadeMux                     0             12841   5748  RISE       1
test_ledZ0_LC_8_26_7/in2         LogicCell40_SEQ_MODE_1000      0             12841   5748  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1066/I                                         ClkMux                         0              5212  RISE       1
I__1066/O                                         ClkMux                       887              6100  RISE       1
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_9_LC_9_26_0/in3
Capture Clock    : count_9_LC_9_26_0/clk
Setup Constraint : 13470p
Path slack       : 5748p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5603
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13093
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
count_5_LC_9_25_4/carryin           LogicCell40_SEQ_MODE_1000      0             10762   4636  RISE       1
count_5_LC_9_25_4/carryout          LogicCell40_SEQ_MODE_1000    278             11040   4636  RISE       2
count_6_LC_9_25_5/carryin           LogicCell40_SEQ_MODE_1000      0             11040   4636  RISE       1
count_6_LC_9_25_5/carryout          LogicCell40_SEQ_MODE_1000    278             11318   4636  RISE       2
count_7_LC_9_25_6/carryin           LogicCell40_SEQ_MODE_1000      0             11318   4636  RISE       1
count_7_LC_9_25_6/carryout          LogicCell40_SEQ_MODE_1000    278             11596   4636  RISE       2
count_8_LC_9_25_7/carryin           LogicCell40_SEQ_MODE_1000      0             11596   4636  RISE       1
count_8_LC_9_25_7/carryout          LogicCell40_SEQ_MODE_1000    278             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitin      ICE_CARRY_IN_MUX               0             11874   4636  RISE       1
IN_MUX_bfv_9_26_0_/carryinitout     ICE_CARRY_IN_MUX             556             12431   4636  RISE       2
I__231/I                            InMux                          0             12431   5748  RISE       1
I__231/O                            InMux                        662             13093   5748  RISE       1
count_9_LC_9_26_0/in3               LogicCell40_SEQ_MODE_1000      0             13093   5748  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_7_LC_11_23_2/in3
Capture Clock    : pulses2count_7_LC_11_23_2/clk
Setup Constraint : 13470p
Path slack       : 5987p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1088/I                                          LocalMux                       0             11093   5987  RISE       1
I__1088/O                                          LocalMux                    1099             12192   5987  RISE       1
I__1098/I                                          InMux                          0             12192   5987  RISE       1
I__1098/O                                          InMux                        662             12854   5987  RISE       1
pulses2count_7_LC_11_23_2/in3                      LogicCell40_SEQ_MODE_1000      0             12854   5987  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1065/I                                         ClkMux                         0              5212  RISE       1
I__1065/O                                         ClkMux                       887              6100  RISE       1
pulses2count_7_LC_11_23_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_16_LC_12_24_4/in3
Capture Clock    : pulses2count_16_LC_12_24_4/clk
Setup Constraint : 13470p
Path slack       : 5987p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1087/I                                          LocalMux                       0             11093   5484  RISE       1
I__1087/O                                          LocalMux                    1099             12192   5484  RISE       1
I__1096/I                                          InMux                          0             12192   5987  RISE       1
I__1096/O                                          InMux                        662             12854   5987  RISE       1
pulses2count_16_LC_12_24_4/in3                     LogicCell40_SEQ_MODE_1000      0             12854   5987  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_16_LC_12_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : pulses2count_1_LC_12_24_2/in3
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Setup Constraint : 13470p
Path slack       : 5987p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5364
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12854
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__766/I                                           LocalMux                       0              7490  -6158  RISE       1
I__766/O                                           LocalMux                    1099              8590  -6158  RISE       1
I__771/I                                           InMux                          0              8590  -6158  RISE       1
I__771/O                                           InMux                        662              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in0    LogicCell40_SEQ_MODE_0000      0              9252  -6158  RISE       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000   1245             10497  -6158  RISE      17
I__1081/I                                          Odrv4                          0             10497   4888  RISE       1
I__1081/O                                          Odrv4                        596             11093   4888  RISE       1
I__1087/I                                          LocalMux                       0             11093   5484  RISE       1
I__1087/O                                          LocalMux                    1099             12192   5484  RISE       1
I__1097/I                                          InMux                          0             12192   5987  RISE       1
I__1097/O                                          InMux                        662             12854   5987  RISE       1
pulses2count_1_LC_12_24_2/in3                      LogicCell40_SEQ_MODE_1000      0             12854   5987  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_18_LC_10_23_3/in3
Capture Clock    : init_pulses_18_LC_10_23_3/clk
Setup Constraint : 13470p
Path slack       : 6053p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5298
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__369/I                                  Odrv4                          0             10431   5550  RISE       1
I__369/O                                  Odrv4                        596             11027   5550  RISE       1
I__375/I                                  LocalMux                       0             11027   5550  RISE       1
I__375/O                                  LocalMux                    1099             12126   5550  RISE       1
I__394/I                                  InMux                          0             12126   6053  RISE       1
I__394/O                                  InMux                        662             12788   6053  RISE       1
init_pulses_18_LC_10_23_3/in3             LogicCell40_SEQ_MODE_1000      0             12788   6053  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_2_LC_9_21_7/in0
Capture Clock    : init_pulses_2_LC_9_21_7/clk
Setup Constraint : 13470p
Path slack       : 6146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__370/I                                  LocalMux                       0             10431   6146  RISE       1
I__370/O                                  LocalMux                    1099             11530   6146  RISE       1
I__377/I                                  InMux                          0             11530   6146  RISE       1
I__377/O                                  InMux                        662             12192   6146  RISE       1
init_pulses_2_LC_9_21_7/in0               LogicCell40_SEQ_MODE_1000      0             12192   6146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_5_LC_9_21_1/in0
Capture Clock    : init_pulses_5_LC_9_21_1/clk
Setup Constraint : 13470p
Path slack       : 6146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__370/I                                  LocalMux                       0             10431   6146  RISE       1
I__370/O                                  LocalMux                    1099             11530   6146  RISE       1
I__378/I                                  InMux                          0             11530   6146  RISE       1
I__378/O                                  InMux                        662             12192   6146  RISE       1
init_pulses_5_LC_9_21_1/in0               LogicCell40_SEQ_MODE_1000      0             12192   6146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_7_LC_9_21_5/in0
Capture Clock    : init_pulses_7_LC_9_21_5/clk
Setup Constraint : 13470p
Path slack       : 6146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__370/I                                  LocalMux                       0             10431   6146  RISE       1
I__370/O                                  LocalMux                    1099             11530   6146  RISE       1
I__379/I                                  InMux                          0             11530   6146  RISE       1
I__379/O                                  InMux                        662             12192   6146  RISE       1
init_pulses_7_LC_9_21_5/in0               LogicCell40_SEQ_MODE_1000      0             12192   6146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_11_LC_9_22_3/in0
Capture Clock    : init_pulses_11_LC_9_22_3/clk
Setup Constraint : 13470p
Path slack       : 6146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__371/I                                  LocalMux                       0             10431   6146  RISE       1
I__371/O                                  LocalMux                    1099             11530   6146  RISE       1
I__380/I                                  InMux                          0             11530   6146  RISE       1
I__380/O                                  InMux                        662             12192   6146  RISE       1
init_pulses_11_LC_9_22_3/in0              LogicCell40_SEQ_MODE_1000      0             12192   6146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_13_LC_9_22_1/in0
Capture Clock    : init_pulses_13_LC_9_22_1/clk
Setup Constraint : 13470p
Path slack       : 6146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__371/I                                  LocalMux                       0             10431   6146  RISE       1
I__371/O                                  LocalMux                    1099             11530   6146  RISE       1
I__381/I                                  InMux                          0             11530   6146  RISE       1
I__381/O                                  InMux                        662             12192   6146  RISE       1
init_pulses_13_LC_9_22_1/in0              LogicCell40_SEQ_MODE_1000      0             12192   6146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_3_LC_9_21_4/in0
Capture Clock    : init_pulses_3_LC_9_21_4/clk
Setup Constraint : 13470p
Path slack       : 6146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__372/I                                  LocalMux                       0             10431   6146  RISE       1
I__372/O                                  LocalMux                    1099             11530   6146  RISE       1
I__385/I                                  InMux                          0             11530   6146  RISE       1
I__385/O                                  InMux                        662             12192   6146  RISE       1
init_pulses_3_LC_9_21_4/in0               LogicCell40_SEQ_MODE_1000      0             12192   6146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_4_LC_9_21_0/in0
Capture Clock    : init_pulses_4_LC_9_21_0/clk
Setup Constraint : 13470p
Path slack       : 6146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__372/I                                  LocalMux                       0             10431   6146  RISE       1
I__372/O                                  LocalMux                    1099             11530   6146  RISE       1
I__386/I                                  InMux                          0             11530   6146  RISE       1
I__386/O                                  InMux                        662             12192   6146  RISE       1
init_pulses_4_LC_9_21_0/in0               LogicCell40_SEQ_MODE_1000      0             12192   6146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_6_LC_9_21_6/in0
Capture Clock    : init_pulses_6_LC_9_21_6/clk
Setup Constraint : 13470p
Path slack       : 6146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__372/I                                  LocalMux                       0             10431   6146  RISE       1
I__372/O                                  LocalMux                    1099             11530   6146  RISE       1
I__387/I                                  InMux                          0             11530   6146  RISE       1
I__387/O                                  InMux                        662             12192   6146  RISE       1
init_pulses_6_LC_9_21_6/in0               LogicCell40_SEQ_MODE_1000      0             12192   6146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_12_LC_9_22_0/in1
Capture Clock    : init_pulses_12_LC_9_22_0/clk
Setup Constraint : 13470p
Path slack       : 6318p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__371/I                                  LocalMux                       0             10431   6146  RISE       1
I__371/O                                  LocalMux                    1099             11530   6146  RISE       1
I__382/I                                  InMux                          0             11530   6318  RISE       1
I__382/O                                  InMux                        662             12192   6318  RISE       1
init_pulses_12_LC_9_22_0/in1              LogicCell40_SEQ_MODE_1000      0             12192   6318  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_14_LC_9_22_2/in1
Capture Clock    : init_pulses_14_LC_9_22_2/clk
Setup Constraint : 13470p
Path slack       : 6318p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__371/I                                  LocalMux                       0             10431   6146  RISE       1
I__371/O                                  LocalMux                    1099             11530   6146  RISE       1
I__383/I                                  InMux                          0             11530   6318  RISE       1
I__383/O                                  InMux                        662             12192   6318  RISE       1
init_pulses_14_LC_9_22_2/in1              LogicCell40_SEQ_MODE_1000      0             12192   6318  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_8_LC_9_22_4/in1
Capture Clock    : init_pulses_8_LC_9_22_4/clk
Setup Constraint : 13470p
Path slack       : 6318p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__371/I                                  LocalMux                       0             10431   6146  RISE       1
I__371/O                                  LocalMux                    1099             11530   6146  RISE       1
I__384/I                                  InMux                          0             11530   6318  RISE       1
I__384/O                                  InMux                        662             12192   6318  RISE       1
init_pulses_8_LC_9_22_4/in1               LogicCell40_SEQ_MODE_1000      0             12192   6318  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_8_LC_9_25_7/in3
Capture Clock    : count_8_LC_9_25_7/clk
Setup Constraint : 13470p
Path slack       : 6583p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4768
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
count_5_LC_9_25_4/carryin           LogicCell40_SEQ_MODE_1000      0             10762   4636  RISE       1
count_5_LC_9_25_4/carryout          LogicCell40_SEQ_MODE_1000    278             11040   4636  RISE       2
count_6_LC_9_25_5/carryin           LogicCell40_SEQ_MODE_1000      0             11040   4636  RISE       1
count_6_LC_9_25_5/carryout          LogicCell40_SEQ_MODE_1000    278             11318   4636  RISE       2
count_7_LC_9_25_6/carryin           LogicCell40_SEQ_MODE_1000      0             11318   4636  RISE       1
count_7_LC_9_25_6/carryout          LogicCell40_SEQ_MODE_1000    278             11596   4636  RISE       2
I__236/I                            InMux                          0             11596   6583  RISE       1
I__236/O                            InMux                        662             12258   6583  RISE       1
count_8_LC_9_25_7/in3               LogicCell40_SEQ_MODE_1000      0             12258   6583  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_0_LC_9_22_7/in3
Capture Clock    : init_pulses_0_LC_9_22_7/clk
Setup Constraint : 13470p
Path slack       : 6649p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000   1179             10431   5550  RISE      19
I__373/I                                  LocalMux                       0             10431   6649  RISE       1
I__373/O                                  LocalMux                    1099             11530   6649  RISE       1
I__388/I                                  InMux                          0             11530   6649  RISE       1
I__388/O                                  InMux                        662             12192   6649  RISE       1
init_pulses_0_LC_9_22_7/in3               LogicCell40_SEQ_MODE_1000      0             12192   6649  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_7_LC_9_25_6/in3
Capture Clock    : count_7_LC_9_25_6/clk
Setup Constraint : 13470p
Path slack       : 6861p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4490
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11980
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
count_5_LC_9_25_4/carryin           LogicCell40_SEQ_MODE_1000      0             10762   4636  RISE       1
count_5_LC_9_25_4/carryout          LogicCell40_SEQ_MODE_1000    278             11040   4636  RISE       2
count_6_LC_9_25_5/carryin           LogicCell40_SEQ_MODE_1000      0             11040   4636  RISE       1
count_6_LC_9_25_5/carryout          LogicCell40_SEQ_MODE_1000    278             11318   4636  RISE       2
I__242/I                            InMux                          0             11318   6861  RISE       1
I__242/O                            InMux                        662             11980   6861  RISE       1
count_7_LC_9_25_6/in3               LogicCell40_SEQ_MODE_1000      0             11980   6861  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_6_LC_9_25_5/in3
Capture Clock    : count_6_LC_9_25_5/clk
Setup Constraint : 13470p
Path slack       : 7139p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4212
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11702
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
count_5_LC_9_25_4/carryin           LogicCell40_SEQ_MODE_1000      0             10762   4636  RISE       1
count_5_LC_9_25_4/carryout          LogicCell40_SEQ_MODE_1000    278             11040   4636  RISE       2
I__247/I                            InMux                          0             11040   7139  RISE       1
I__247/O                            InMux                        662             11702   7139  RISE       1
count_6_LC_9_25_5/in3               LogicCell40_SEQ_MODE_1000      0             11702   7139  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_5_LC_9_25_4/in3
Capture Clock    : count_5_LC_9_25_4/clk
Setup Constraint : 13470p
Path slack       : 7417p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3934
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11424
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
count_4_LC_9_25_3/carryin           LogicCell40_SEQ_MODE_1000      0             10484   4636  RISE       1
count_4_LC_9_25_3/carryout          LogicCell40_SEQ_MODE_1000    278             10762   4636  RISE       2
I__252/I                            InMux                          0             10762   7417  RISE       1
I__252/O                            InMux                        662             11424   7417  RISE       1
count_5_LC_9_25_4/in3               LogicCell40_SEQ_MODE_1000      0             11424   7417  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_4_LC_9_25_3/in3
Capture Clock    : count_4_LC_9_25_3/clk
Setup Constraint : 13470p
Path slack       : 7695p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3656
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11146
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
count_3_LC_9_25_2/carryin           LogicCell40_SEQ_MODE_1000      0             10206   4636  RISE       1
count_3_LC_9_25_2/carryout          LogicCell40_SEQ_MODE_1000    278             10484   4636  RISE       2
I__257/I                            InMux                          0             10484   7695  RISE       1
I__257/O                            InMux                        662             11146   7695  RISE       1
count_4_LC_9_25_3/in3               LogicCell40_SEQ_MODE_1000      0             11146   7695  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_8_LC_9_22_4/lcout
Path End         : pulses2count_8_LC_12_27_1/in3
Capture Clock    : pulses2count_8_LC_12_27_1/clk
Setup Constraint : 13470p
Path slack       : 7881p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3470
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10960
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_8_LC_9_22_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2848  RISE       2
I__1146/I                      Odrv4                          0              7490   7881  RISE       1
I__1146/O                      Odrv4                        596              8086   7881  RISE       1
I__1148/I                      Span4Mux_h                     0              8086   7881  RISE       1
I__1148/O                      Span4Mux_h                   517              8603   7881  RISE       1
I__1149/I                      Span4Mux_v                     0              8603   7881  RISE       1
I__1149/O                      Span4Mux_v                   596              9199   7881  RISE       1
I__1150/I                      LocalMux                       0              9199   7881  RISE       1
I__1150/O                      LocalMux                    1099             10298   7881  RISE       1
I__1151/I                      InMux                          0             10298   7881  RISE       1
I__1151/O                      InMux                        662             10960   7881  RISE       1
pulses2count_8_LC_12_27_1/in3  LogicCell40_SEQ_MODE_1000      0             10960   7881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_8_LC_12_27_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : PPM_STATE_0_LC_12_22_0/in0
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Setup Constraint : 13470p
Path slack       : 7894p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4755  RISE      13
I__622/I                          Odrv4                          0              7490   7894  RISE       1
I__622/O                          Odrv4                        596              8086   7894  RISE       1
I__634/I                          Span4Mux_v                     0              8086   7894  RISE       1
I__634/O                          Span4Mux_v                   596              8682   7894  RISE       1
I__642/I                          LocalMux                       0              8682   7894  RISE       1
I__642/O                          LocalMux                    1099              9782   7894  RISE       1
I__644/I                          InMux                          0              9782   7894  RISE       1
I__644/O                          InMux                        662             10444   7894  RISE       1
PPM_STATE_0_LC_12_22_0/in0        LogicCell40_SEQ_MODE_1001      0             10444   7894  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : PPM_STATE_1_LC_11_22_4/in0
Capture Clock    : PPM_STATE_1_LC_11_22_4/clk
Setup Constraint : 13470p
Path slack       : 7894p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__679/I                          Odrv4                          0              7490   5126  RISE       1
I__679/O                          Odrv4                        596              8086   5126  RISE       1
I__684/I                          Span4Mux_v                     0              8086   5126  RISE       1
I__684/O                          Span4Mux_v                   596              8682   5126  RISE       1
I__692/I                          LocalMux                       0              8682   7894  RISE       1
I__692/O                          LocalMux                    1099              9782   7894  RISE       1
I__699/I                          InMux                          0              9782   7894  RISE       1
I__699/O                          InMux                        662             10444   7894  RISE       1
PPM_STATE_1_LC_11_22_4/in0        LogicCell40_SEQ_MODE_1000      0             10444   7894  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/in0
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Setup Constraint : 13470p
Path slack       : 7974p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2874
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__679/I                              Odrv4                          0              7490   5126  RISE       1
I__679/O                              Odrv4                        596              8086   5126  RISE       1
I__687/I                              Span4Mux_h                     0              8086   7974  RISE       1
I__687/O                              Span4Mux_h                   517              8603   7974  RISE       1
I__696/I                              LocalMux                       0              8603   7974  RISE       1
I__696/O                              LocalMux                    1099              9702   7974  RISE       1
I__701/I                              InMux                          0              9702   7974  RISE       1
I__701/O                              InMux                        662             10364   7974  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/in0  LogicCell40_SEQ_MODE_1000      0             10364   7974  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_3_LC_9_25_2/in3
Capture Clock    : count_3_LC_9_25_2/clk
Setup Constraint : 13470p
Path slack       : 7973p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3378
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10868
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9927   4636  RISE       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278             10206   4636  RISE       2
I__197/I                            InMux                          0             10206   7974  RISE       1
I__197/O                            InMux                        662             10868   7974  RISE       1
count_3_LC_9_25_2/in3               LogicCell40_SEQ_MODE_1000      0             10868   7974  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_fast_0_LC_12_20_1/in0
Capture Clock    : CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk
Setup Constraint : 13470p
Path slack       : 8013p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2835
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10325
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__648/I                              Odrv12                         0              7490   8013  RISE       1
I__648/O                              Odrv12                      1073              8563   8013  RISE       1
I__656/I                              LocalMux                       0              8563   8013  RISE       1
I__656/O                              LocalMux                    1099              9663   8013  RISE       1
I__665/I                              InMux                          0              9663   8013  RISE       1
I__665/O                              InMux                        662             10325   8013  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/in0  LogicCell40_SEQ_MODE_1000      0             10325   8013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_16_LC_10_23_5/lcout
Path End         : pulses2count_16_LC_12_24_4/in1
Capture Clock    : pulses2count_16_LC_12_24_4/clk
Setup Constraint : 13470p
Path slack       : 8066p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_16_LC_10_23_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   5629  RISE       2
I__820/I                         Odrv4                          0              7490   8066  RISE       1
I__820/O                         Odrv4                        596              8086   8066  RISE       1
I__822/I                         Span4Mux_v                     0              8086   8066  RISE       1
I__822/O                         Span4Mux_v                   596              8682   8066  RISE       1
I__823/I                         LocalMux                       0              8682   8066  RISE       1
I__823/O                         LocalMux                    1099              9782   8066  RISE       1
I__824/I                         InMux                          0              9782   8066  RISE       1
I__824/O                         InMux                        662             10444   8066  RISE       1
pulses2count_16_LC_12_24_4/in1   LogicCell40_SEQ_MODE_1000      0             10444   8066  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_16_LC_12_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_18_LC_10_23_3/lcout
Path End         : pulses2count_18_LC_12_27_6/in1
Capture Clock    : pulses2count_18_LC_12_27_6/clk
Setup Constraint : 13470p
Path slack       : 8066p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_18_LC_10_23_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   8066  RISE       2
I__1130/I                        Odrv4                          0              7490   8066  RISE       1
I__1130/O                        Odrv4                        596              8086   8066  RISE       1
I__1132/I                        Span4Mux_v                     0              8086   8066  RISE       1
I__1132/O                        Span4Mux_v                   596              8682   8066  RISE       1
I__1133/I                        LocalMux                       0              8682   8066  RISE       1
I__1133/O                        LocalMux                    1099              9782   8066  RISE       1
I__1134/I                        InMux                          0              9782   8066  RISE       1
I__1134/O                        InMux                        662             10444   8066  RISE       1
pulses2count_18_LC_12_27_6/in1   LogicCell40_SEQ_MODE_1000      0             10444   8066  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_18_LC_12_27_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_9_LC_9_23_3/lcout
Path End         : pulses2count_9_LC_12_27_2/in1
Capture Clock    : pulses2count_9_LC_12_27_2/clk
Setup Constraint : 13470p
Path slack       : 8066p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_9_LC_9_23_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3126  RISE       2
I__1138/I                      Odrv4                          0              7490   8066  RISE       1
I__1138/O                      Odrv4                        596              8086   8066  RISE       1
I__1140/I                      Span4Mux_v                     0              8086   8066  RISE       1
I__1140/O                      Span4Mux_v                   596              8682   8066  RISE       1
I__1141/I                      LocalMux                       0              8682   8066  RISE       1
I__1141/O                      LocalMux                    1099              9782   8066  RISE       1
I__1142/I                      InMux                          0              9782   8066  RISE       1
I__1142/O                      InMux                        662             10444   8066  RISE       1
pulses2count_9_LC_12_27_2/in1  LogicCell40_SEQ_MODE_1000      0             10444   8066  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_9_LC_12_27_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_5_LC_9_21_1/lcout
Path End         : pulses2count_5_LC_12_25_3/in1
Capture Clock    : pulses2count_5_LC_12_25_3/clk
Setup Constraint : 13470p
Path slack       : 8066p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_5_LC_9_21_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1457  RISE       2
I__782/I                       Odrv4                          0              7490   8066  RISE       1
I__782/O                       Odrv4                        596              8086   8066  RISE       1
I__784/I                       Span4Mux_v                     0              8086   8066  RISE       1
I__784/O                       Span4Mux_v                   596              8682   8066  RISE       1
I__785/I                       LocalMux                       0              8682   8066  RISE       1
I__785/O                       LocalMux                    1099              9782   8066  RISE       1
I__786/I                       InMux                          0              9782   8066  RISE       1
I__786/O                       InMux                        662             10444   8066  RISE       1
pulses2count_5_LC_12_25_3/in1  LogicCell40_SEQ_MODE_1000      0             10444   8066  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1057/I                                         ClkMux                         0              5212  RISE       1
I__1057/O                                         ClkMux                       887              6100  RISE       1
pulses2count_5_LC_12_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_4_LC_9_21_0/lcout
Path End         : pulses2count_4_LC_13_25_3/in1
Capture Clock    : pulses2count_4_LC_13_25_3/clk
Setup Constraint : 13470p
Path slack       : 8066p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_4_LC_9_21_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1179  RISE       2
I__1111/I                      Odrv4                          0              7490   8066  RISE       1
I__1111/O                      Odrv4                        596              8086   8066  RISE       1
I__1113/I                      Span4Mux_v                     0              8086   8066  RISE       1
I__1113/O                      Span4Mux_v                   596              8682   8066  RISE       1
I__1114/I                      LocalMux                       0              8682   8066  RISE       1
I__1114/O                      LocalMux                    1099              9782   8066  RISE       1
I__1115/I                      InMux                          0              9782   8066  RISE       1
I__1115/O                      InMux                        662             10444   8066  RISE       1
pulses2count_4_LC_13_25_3/in1  LogicCell40_SEQ_MODE_1000      0             10444   8066  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1061/I                                         ClkMux                         0              5212  RISE       1
I__1061/O                                         ClkMux                       887              6100  RISE       1
pulses2count_4_LC_13_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_7_LC_9_21_5/lcout
Path End         : pulses2count_7_LC_11_23_2/in1
Capture Clock    : pulses2count_7_LC_11_23_2/clk
Setup Constraint : 13470p
Path slack       : 8146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2874
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_7_LC_9_21_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2013  RISE       2
I__469/I                       Odrv4                          0              7490   8146  RISE       1
I__469/O                       Odrv4                        596              8086   8146  RISE       1
I__471/I                       Span4Mux_h                     0              8086   8146  RISE       1
I__471/O                       Span4Mux_h                   517              8603   8146  RISE       1
I__472/I                       LocalMux                       0              8603   8146  RISE       1
I__472/O                       LocalMux                    1099              9702   8146  RISE       1
I__473/I                       InMux                          0              9702   8146  RISE       1
I__473/O                       InMux                        662             10364   8146  RISE       1
pulses2count_7_LC_11_23_2/in1  LogicCell40_SEQ_MODE_1000      0             10364   8146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1065/I                                         ClkMux                         0              5212  RISE       1
I__1065/O                                         ClkMux                       887              6100  RISE       1
pulses2count_7_LC_11_23_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/in1
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Setup Constraint : 13470p
Path slack       : 8146p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2874
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__679/I                              Odrv4                          0              7490   5126  RISE       1
I__679/O                              Odrv4                        596              8086   5126  RISE       1
I__687/I                              Span4Mux_h                     0              8086   7974  RISE       1
I__687/O                              Span4Mux_h                   517              8603   7974  RISE       1
I__696/I                              LocalMux                       0              8603   7974  RISE       1
I__696/O                              LocalMux                    1099              9702   7974  RISE       1
I__702/I                              InMux                          0              9702   8146  RISE       1
I__702/O                              InMux                        662             10364   8146  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/in1  LogicCell40_SEQ_MODE_1000      0             10364   8146  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_1_LC_9_21_3/lcout
Path End         : pulses2count_1_LC_12_24_2/in2
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Setup Constraint : 13470p
Path slack       : 8226p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2874
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_1_LC_9_21_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490    345  RISE       2
I__837/I                       Odrv4                          0              7490   8225  RISE       1
I__837/O                       Odrv4                        596              8086   8225  RISE       1
I__839/I                       Span4Mux_h                     0              8086   8225  RISE       1
I__839/O                       Span4Mux_h                   517              8603   8225  RISE       1
I__840/I                       LocalMux                       0              8603   8225  RISE       1
I__840/O                       LocalMux                    1099              9702   8225  RISE       1
I__841/I                       InMux                          0              9702   8225  RISE       1
I__841/O                       InMux                        662             10364   8225  RISE       1
I__842/I                       CascadeMux                     0             10364   8225  RISE       1
I__842/O                       CascadeMux                     0             10364   8225  RISE       1
pulses2count_1_LC_12_24_2/in2  LogicCell40_SEQ_MODE_1000      0             10364   8225  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_2_LC_9_25_1/in3
Capture Clock    : count_2_LC_9_25_1/clk
Setup Constraint : 13470p
Path slack       : 8251p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3100
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10590
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__209/I                            LocalMux                       0              7490   4636  RISE       1
I__209/O                            LocalMux                    1099              8590   4636  RISE       1
I__211/I                            InMux                          0              8590   4636  RISE       1
I__211/O                            InMux                        662              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/in1       LogicCell40_SEQ_MODE_0000      0              9252   4636  RISE       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    675              9927   4636  RISE       2
I__200/I                            InMux                          0              9927   8252  RISE       1
I__200/O                            InMux                        662             10590   8252  RISE       1
count_2_LC_9_25_1/in3               LogicCell40_SEQ_MODE_1000      0             10590   8252  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_2_LC_9_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/in2
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Setup Constraint : 13470p
Path slack       : 8265p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2835
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10325
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__648/I                              Odrv12                         0              7490   8013  RISE       1
I__648/O                              Odrv12                      1073              8563   8013  RISE       1
I__656/I                              LocalMux                       0              8563   8013  RISE       1
I__656/O                              LocalMux                    1099              9663   8013  RISE       1
I__666/I                              InMux                          0              9663   8265  RISE       1
I__666/O                              InMux                        662             10325   8265  RISE       1
I__672/I                              CascadeMux                     0             10325   8265  RISE       1
I__672/O                              CascadeMux                     0             10325   8265  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/in2  LogicCell40_SEQ_MODE_1000      0             10325   8265  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_14_LC_9_22_2/lcout
Path End         : pulses2count_14_LC_10_24_7/in3
Capture Clock    : pulses2count_14_LC_10_24_7/clk
Setup Constraint : 13470p
Path slack       : 8397p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_14_LC_9_22_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4517  RISE       2
I__357/I                        Odrv4                          0              7490   8397  RISE       1
I__357/O                        Odrv4                        596              8086   8397  RISE       1
I__359/I                        Span4Mux_v                     0              8086   8397  RISE       1
I__359/O                        Span4Mux_v                   596              8682   8397  RISE       1
I__360/I                        LocalMux                       0              8682   8397  RISE       1
I__360/O                        LocalMux                    1099              9782   8397  RISE       1
I__361/I                        InMux                          0              9782   8397  RISE       1
I__361/O                        InMux                        662             10444   8397  RISE       1
pulses2count_14_LC_10_24_7/in3  LogicCell40_SEQ_MODE_1000      0             10444   8397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_14_LC_10_24_7/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : pulses2count_11_LC_10_24_6/in3
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Setup Constraint : 13470p
Path slack       : 8397p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2954
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__703/I                           Odrv4                          0              7490   4437  RISE       1
I__703/O                           Odrv4                        596              8086   4437  RISE       1
I__709/I                           Span4Mux_v                     0              8086   4954  RISE       1
I__709/O                           Span4Mux_v                   596              8682   4954  RISE       1
I__718/I                           LocalMux                       0              8682   8397  RISE       1
I__718/O                           LocalMux                    1099              9782   8397  RISE       1
I__727/I                           InMux                          0              9782   8397  RISE       1
I__727/O                           InMux                        662             10444   8397  RISE       1
pulses2count_11_LC_10_24_6/in3     LogicCell40_SEQ_MODE_1000      0             10444   8397  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_12_LC_9_22_0/lcout
Path End         : pulses2count_12_LC_12_24_3/in3
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Setup Constraint : 13470p
Path slack       : 8477p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2874
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_12_LC_9_22_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3960  RISE       2
I__829/I                        Odrv4                          0              7490   8477  RISE       1
I__829/O                        Odrv4                        596              8086   8477  RISE       1
I__831/I                        Span4Mux_h                     0              8086   8477  RISE       1
I__831/O                        Span4Mux_h                   517              8603   8477  RISE       1
I__832/I                        LocalMux                       0              8603   8477  RISE       1
I__832/O                        LocalMux                    1099              9702   8477  RISE       1
I__833/I                        InMux                          0              9702   8477  RISE       1
I__833/O                        InMux                        662             10364   8477  RISE       1
pulses2count_12_LC_12_24_3/in3  LogicCell40_SEQ_MODE_1000      0             10364   8477  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_2_LC_9_21_7/lcout
Path End         : pulses2count_2_LC_12_24_7/in3
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Setup Constraint : 13470p
Path slack       : 8477p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2874
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_2_LC_9_21_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490    623  RISE       2
I__796/I                       Odrv4                          0              7490   8477  RISE       1
I__796/O                       Odrv4                        596              8086   8477  RISE       1
I__798/I                       Span4Mux_h                     0              8086   8477  RISE       1
I__798/O                       Span4Mux_h                   517              8603   8477  RISE       1
I__799/I                       LocalMux                       0              8603   8477  RISE       1
I__799/O                       LocalMux                    1099              9702   8477  RISE       1
I__800/I                       InMux                          0              9702   8477  RISE       1
I__800/O                       InMux                        662             10364   8477  RISE       1
pulses2count_2_LC_12_24_7/in3  LogicCell40_SEQ_MODE_1000      0             10364   8477  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_3_LC_9_21_4/lcout
Path End         : pulses2count_3_LC_12_24_1/in3
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Setup Constraint : 13470p
Path slack       : 8477p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2874
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10364
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_3_LC_9_21_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490    901  RISE       2
I__844/I                       Odrv4                          0              7490   8477  RISE       1
I__844/O                       Odrv4                        596              8086   8477  RISE       1
I__846/I                       Span4Mux_h                     0              8086   8477  RISE       1
I__846/O                       Span4Mux_h                   517              8603   8477  RISE       1
I__847/I                       LocalMux                       0              8603   8477  RISE       1
I__847/O                       LocalMux                    1099              9702   8477  RISE       1
I__848/I                       InMux                          0              9702   8477  RISE       1
I__848/O                       InMux                        662             10364   8477  RISE       1
pulses2count_3_LC_12_24_1/in3  LogicCell40_SEQ_MODE_1000      0             10364   8477  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_11_LC_9_22_3/lcout
Path End         : pulses2count_11_LC_10_24_6/in0
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Setup Constraint : 13470p
Path slack       : 8490p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_11_LC_9_22_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3682  RISE       2
I__397/I                        Odrv4                          0              7490   8490  RISE       1
I__397/O                        Odrv4                        596              8086   8490  RISE       1
I__399/I                        LocalMux                       0              8086   8490  RISE       1
I__399/O                        LocalMux                    1099              9186   8490  RISE       1
I__400/I                        InMux                          0              9186   8490  RISE       1
I__400/O                        InMux                        662              9848   8490  RISE       1
pulses2count_11_LC_10_24_6/in0  LogicCell40_SEQ_MODE_1000      0              9848   8490  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/in0
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Setup Constraint : 13470p
Path slack       : 8490p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   4755  RISE      13
I__622/I                              Odrv4                          0              7490   7894  RISE       1
I__622/O                              Odrv4                        596              8086   7894  RISE       1
I__633/I                              LocalMux                       0              8086   8490  RISE       1
I__633/O                              LocalMux                    1099              9186   8490  RISE       1
I__641/I                              InMux                          0              9186   8490  RISE       1
I__641/O                              InMux                        662              9848   8490  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/in0  LogicCell40_SEQ_MODE_1000      0              9848   8490  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/in0
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Setup Constraint : 13470p
Path slack       : 8490p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__706/I                           Odrv4                          0              7490   5060  RISE       1
I__706/O                           Odrv4                        596              8086   5060  RISE       1
I__714/I                           LocalMux                       0              8086   8490  RISE       1
I__714/O                           LocalMux                    1099              9186   8490  RISE       1
I__724/I                           InMux                          0              9186   8490  RISE       1
I__724/O                           InMux                        662              9848   8490  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/in0    LogicCell40_SEQ_MODE_1000      0              9848   8490  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : init_pulses_1_LC_9_21_3/in2
Capture Clock    : init_pulses_1_LC_9_21_3/clk
Setup Constraint : 13470p
Path slack       : 8570p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -861
------------------------------------------------   ----- 
End-of-path required time (ps)                     18709

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2649
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10139
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__676/I                                  LocalMux                       0              7490   5550  RISE       1
I__676/O                                  LocalMux                    1099              8590   5550  RISE       1
I__681/I                                  InMux                          0              8590   5550  RISE       1
I__681/O                                  InMux                        662              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in1    LogicCell40_SEQ_MODE_0000      0              9252   5550  RISE       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/ltout  LogicCell40_SEQ_MODE_0000    887             10139   8570  FALL       1
I__196/I                                  CascadeMux                     0             10139   8570  FALL       1
I__196/O                                  CascadeMux                     0             10139   8570  FALL       1
init_pulses_1_LC_9_21_3/in2               LogicCell40_SEQ_MODE_1000      0             10139   8570  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_0_LC_9_22_7/lcout
Path End         : pulses2count_0_LC_10_24_2/in1
Capture Clock    : pulses2count_0_LC_10_24_2/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_0_LC_9_22_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   -463  RISE       2
I__416/I                       Odrv4                          0              7490   -463  RISE       1
I__416/O                       Odrv4                        596              8086   -463  RISE       1
I__418/I                       LocalMux                       0              8086   8662  RISE       1
I__418/O                       LocalMux                    1099              9186   8662  RISE       1
I__420/I                       InMux                          0              9186   8662  RISE       1
I__420/O                       InMux                        662              9848   8662  RISE       1
pulses2count_0_LC_10_24_2/in1  LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_0_LC_10_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_13_LC_9_22_1/lcout
Path End         : pulses2count_13_LC_10_24_4/in1
Capture Clock    : pulses2count_13_LC_10_24_4/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_13_LC_9_22_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4239  RISE       2
I__408/I                        Odrv4                          0              7490   8662  RISE       1
I__408/O                        Odrv4                        596              8086   8662  RISE       1
I__410/I                        LocalMux                       0              8086   8662  RISE       1
I__410/O                        LocalMux                    1099              9186   8662  RISE       1
I__411/I                        InMux                          0              9186   8662  RISE       1
I__411/O                        InMux                        662              9848   8662  RISE       1
pulses2count_13_LC_10_24_4/in1  LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_13_LC_10_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_6_LC_9_21_6/lcout
Path End         : pulses2count_6_LC_10_24_5/in1
Capture Clock    : pulses2count_6_LC_10_24_5/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_6_LC_9_21_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   1802  RISE       2
I__402/I                       Odrv4                          0              7490   8662  RISE       1
I__402/O                       Odrv4                        596              8086   8662  RISE       1
I__404/I                       LocalMux                       0              8086   8662  RISE       1
I__404/O                       LocalMux                    1099              9186   8662  RISE       1
I__406/I                       InMux                          0              9186   8662  RISE       1
I__406/O                       InMux                        662              9848   8662  RISE       1
pulses2count_6_LC_10_24_5/in1  LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_6_LC_10_24_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_fast_1_LC_11_20_2/in1
Capture Clock    : CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   4755  RISE      13
I__622/I                              Odrv4                          0              7490   7894  RISE       1
I__622/O                              Odrv4                        596              8086   7894  RISE       1
I__632/I                              LocalMux                       0              8086   8662  RISE       1
I__632/O                              LocalMux                    1099              9186   8662  RISE       1
I__639/I                              InMux                          0              9186   8662  RISE       1
I__639/O                              InMux                        662              9848   8662  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/in1  LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/in1
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   4755  RISE      13
I__622/I                              Odrv4                          0              7490   7894  RISE       1
I__622/O                              Odrv4                        596              8086   7894  RISE       1
I__633/I                              LocalMux                       0              8086   8490  RISE       1
I__633/O                              LocalMux                    1099              9186   8490  RISE       1
I__640/I                              InMux                          0              9186   8662  RISE       1
I__640/O                              InMux                        662              9848   8662  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/in1  LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_1_LC_9_20_0/in1
Capture Clock    : CHOOSE_CHANNEL_1_LC_9_20_0/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__679/I                          Odrv4                          0              7490   5126  RISE       1
I__679/O                          Odrv4                        596              8086   5126  RISE       1
I__685/I                          LocalMux                       0              8086   8662  RISE       1
I__685/O                          LocalMux                    1099              9186   8662  RISE       1
I__693/I                          InMux                          0              9186   8662  RISE       1
I__693/O                          InMux                        662              9848   8662  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/in1    LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/in1
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__679/I                          Odrv4                          0              7490   5126  RISE       1
I__679/O                          Odrv4                        596              8086   5126  RISE       1
I__686/I                          LocalMux                       0              8086   8662  RISE       1
I__686/O                          LocalMux                    1099              9186   8662  RISE       1
I__694/I                          InMux                          0              9186   8662  RISE       1
I__694/O                          InMux                        662              9848   8662  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/in1   LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_fast_0_LC_12_20_1/in1
Capture Clock    : CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__706/I                              Odrv4                          0              7490   5060  RISE       1
I__706/O                              Odrv4                        596              8086   5060  RISE       1
I__713/I                              LocalMux                       0              8086   8662  RISE       1
I__713/O                              LocalMux                    1099              9186   8662  RISE       1
I__722/I                              InMux                          0              9186   8662  RISE       1
I__722/O                              InMux                        662              9848   8662  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/in1  LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/in1
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Setup Constraint : 13470p
Path slack       : 8662p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__706/I                           Odrv4                          0              7490   5060  RISE       1
I__706/O                           Odrv4                        596              8086   5060  RISE       1
I__714/I                           LocalMux                       0              8086   8490  RISE       1
I__714/O                           LocalMux                    1099              9186   8490  RISE       1
I__725/I                           InMux                          0              9186   8662  RISE       1
I__725/O                           InMux                        662              9848   8662  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/in1    LogicCell40_SEQ_MODE_1000      0              9848   8662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/in2
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Setup Constraint : 13470p
Path slack       : 8742p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4371  RISE      11
I__679/I                          Odrv4                          0              7490   5126  RISE       1
I__679/O                          Odrv4                        596              8086   5126  RISE       1
I__686/I                          LocalMux                       0              8086   8662  RISE       1
I__686/O                          LocalMux                    1099              9186   8662  RISE       1
I__695/I                          InMux                          0              9186   8742  RISE       1
I__695/O                          InMux                        662              9848   8742  RISE       1
I__700/I                          CascadeMux                     0              9848   8742  RISE       1
I__700/O                          CascadeMux                     0              9848   8742  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/in2   LogicCell40_SEQ_MODE_1000      0              9848   8742  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/in2
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Setup Constraint : 13470p
Path slack       : 8742p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2358
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9848
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__706/I                              Odrv4                          0              7490   5060  RISE       1
I__706/O                              Odrv4                        596              8086   5060  RISE       1
I__713/I                              LocalMux                       0              8086   8662  RISE       1
I__713/O                              LocalMux                    1099              9186   8662  RISE       1
I__723/I                              InMux                          0              9186   8742  RISE       1
I__723/O                              InMux                        662              9848   8742  RISE       1
I__729/I                              CascadeMux                     0              9848   8742  RISE       1
I__729/O                              CascadeMux                     0              9848   8742  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/in2  LogicCell40_SEQ_MODE_1000      0              9848   8742  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_25_1/lcout
Path End         : count_1_LC_8_25_2/in0
Capture Clock    : count_1_LC_8_25_2/clk
Setup Constraint : 13470p
Path slack       : 9086p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_25_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4702  RISE       3
I__204/I                 LocalMux                       0              7490   9086  RISE       1
I__204/O                 LocalMux                    1099              8590   9086  RISE       1
I__207/I                 InMux                          0              8590   9086  RISE       1
I__207/O                 InMux                        662              9252   9086  RISE       1
count_1_LC_8_25_2/in0    LogicCell40_SEQ_MODE_1000      0              9252   9086  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/in0
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Setup Constraint : 13470p
Path slack       : 9086p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4755  RISE      13
I__621/I                          LocalMux                       0              7490   9086  RISE       1
I__621/O                          LocalMux                    1099              8590   9086  RISE       1
I__631/I                          InMux                          0              8590   9086  RISE       1
I__631/O                          InMux                        662              9252   9086  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/in0   LogicCell40_SEQ_MODE_1000      0              9252   9086  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_0_LC_9_20_4/in0
Capture Clock    : CHOOSE_CHANNEL_0_LC_9_20_4/clk
Setup Constraint : 13470p
Path slack       : 9086p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1232
------------------------------------------------   ----- 
End-of-path required time (ps)                     18338

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__649/I                           LocalMux                       0              7490   9086  RISE       1
I__649/O                           LocalMux                    1099              8590   9086  RISE       1
I__657/I                           InMux                          0              8590   9086  RISE       1
I__657/O                           InMux                        662              9252   9086  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/in0     LogicCell40_SEQ_MODE_1000      0              9252   9086  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_18_LC_11_28_2/lcout
Path End         : counter_18_LC_11_28_2/in1
Capture Clock    : counter_18_LC_11_28_2/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_18_LC_11_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_18_LC_11_28_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -3880  RISE       3
I__1123/I                    LocalMux                       0              7490   9258  RISE       1
I__1123/O                    LocalMux                    1099              8590   9258  RISE       1
I__1126/I                    InMux                          0              8590   9258  RISE       1
I__1126/O                    InMux                        662              9252   9258  RISE       1
counter_18_LC_11_28_2/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_18_LC_11_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_11_28_1/lcout
Path End         : counter_17_LC_11_28_1/in1
Capture Clock    : counter_17_LC_11_28_1/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_11_28_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -4158  RISE       3
I__600/I                     LocalMux                       0              7490   8252  RISE       1
I__600/O                     LocalMux                    1099              8590   8252  RISE       1
I__603/I                     InMux                          0              8590   8252  RISE       1
I__603/O                     InMux                        662              9252   8252  RISE       1
counter_17_LC_11_28_1/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_16_LC_11_28_0/lcout
Path End         : counter_16_LC_11_28_0/in1
Capture Clock    : counter_16_LC_11_28_0/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_16_LC_11_28_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -4092  RISE       3
I__1014/I                    LocalMux                       0              7490   7974  RISE       1
I__1014/O                    LocalMux                    1099              8590   7974  RISE       1
I__1017/I                    InMux                          0              8590   7974  RISE       1
I__1017/O                    InMux                        662              9252   7974  RISE       1
counter_16_LC_11_28_0/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_15_LC_11_27_7/lcout
Path End         : counter_15_LC_11_27_7/in1
Capture Clock    : counter_15_LC_11_27_7/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_15_LC_11_27_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -4993  RISE       3
I__892/I                     LocalMux                       0              7490   7139  RISE       1
I__892/O                     LocalMux                    1099              8590   7139  RISE       1
I__895/I                     InMux                          0              8590   7139  RISE       1
I__895/O                     InMux                        662              9252   7139  RISE       1
counter_15_LC_11_27_7/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_14_LC_11_27_6/lcout
Path End         : counter_14_LC_11_27_6/in1
Capture Clock    : counter_14_LC_11_27_6/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_14_LC_11_27_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -4675  RISE       3
I__592/I                     LocalMux                       0              7490   6861  RISE       1
I__592/O                     LocalMux                    1099              8590   6861  RISE       1
I__595/I                     InMux                          0              8590   6861  RISE       1
I__595/O                     InMux                        662              9252   6861  RISE       1
counter_14_LC_11_27_6/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_11_27_5/lcout
Path End         : counter_13_LC_11_27_5/in1
Capture Clock    : counter_13_LC_11_27_5/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_11_27_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5788  RISE       3
I__1174/I                    LocalMux                       0              7490   6583  RISE       1
I__1174/O                    LocalMux                    1099              8590   6583  RISE       1
I__1177/I                    InMux                          0              8590   6583  RISE       1
I__1177/O                    InMux                        662              9252   6583  RISE       1
counter_13_LC_11_27_5/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_11_27_4/lcout
Path End         : counter_12_LC_11_27_4/in1
Capture Clock    : counter_12_LC_11_27_4/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_11_27_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5205  RISE       3
I__1182/I                    LocalMux                       0              7490   6305  RISE       1
I__1182/O                    LocalMux                    1099              8590   6305  RISE       1
I__1185/I                    InMux                          0              8590   6305  RISE       1
I__1185/O                    InMux                        662              9252   6305  RISE       1
counter_12_LC_11_27_4/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_11_27_3/lcout
Path End         : counter_11_LC_11_27_3/in1
Capture Clock    : counter_11_LC_11_27_3/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_11_27_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5549  RISE       3
I__906/I                     LocalMux                       0              7490   6027  RISE       1
I__906/O                     LocalMux                    1099              8590   6027  RISE       1
I__909/I                     InMux                          0              8590   6027  RISE       1
I__909/O                     InMux                        662              9252   6027  RISE       1
counter_11_LC_11_27_3/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_11_27_2/lcout
Path End         : counter_10_LC_11_27_2/in1
Capture Clock    : counter_10_LC_11_27_2/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_11_27_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5483  RISE       3
I__1028/I                    LocalMux                       0              7490   5748  RISE       1
I__1028/O                    LocalMux                    1099              8590   5748  RISE       1
I__1031/I                    InMux                          0              8590   5748  RISE       1
I__1031/O                    InMux                        662              9252   5748  RISE       1
counter_10_LC_11_27_2/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_11_27_1/lcout
Path End         : counter_9_LC_11_27_1/in1
Capture Clock    : counter_9_LC_11_27_1/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_11_27_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5827  RISE       3
I__1157/I                   LocalMux                       0              7490   5470  RISE       1
I__1157/O                   LocalMux                    1099              8590   5470  RISE       1
I__1160/I                   InMux                          0              8590   5470  RISE       1
I__1160/O                   InMux                        662              9252   5470  RISE       1
counter_9_LC_11_27_1/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_11_27_0/lcout
Path End         : counter_8_LC_11_27_0/in1
Capture Clock    : counter_8_LC_11_27_0/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_11_27_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5894  RISE       3
I__1165/I                   LocalMux                       0              7490   5192  RISE       1
I__1165/O                   LocalMux                    1099              8590   5192  RISE       1
I__1168/I                   InMux                          0              8590   5192  RISE       1
I__1168/O                   InMux                        662              9252   5192  RISE       1
counter_8_LC_11_27_0/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_11_26_6/lcout
Path End         : counter_6_LC_11_26_6/in1
Capture Clock    : counter_6_LC_11_26_6/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_11_26_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -6516  RISE       3
I__919/I                    LocalMux                       0              7490   4080  RISE       1
I__919/O                    LocalMux                    1099              8590   4080  RISE       1
I__922/I                    InMux                          0              8590   4080  RISE       1
I__922/O                    InMux                        662              9252   4080  RISE       1
counter_6_LC_11_26_6/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_11_26_5/lcout
Path End         : counter_5_LC_11_26_5/in1
Capture Clock    : counter_5_LC_11_26_5/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_11_26_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -6384  RISE       3
I__879/I                    LocalMux                       0              7490   3801  RISE       1
I__879/O                    LocalMux                    1099              8590   3801  RISE       1
I__882/I                    InMux                          0              8590   3801  RISE       1
I__882/O                    InMux                        662              9252   3801  RISE       1
counter_5_LC_11_26_5/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_11_26_3/lcout
Path End         : counter_3_LC_11_26_3/in1
Capture Clock    : counter_3_LC_11_26_3/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_11_26_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5682  RISE       3
I__1036/I                   LocalMux                       0              7490   3245  RISE       1
I__1036/O                   LocalMux                    1099              8590   3245  RISE       1
I__1039/I                   InMux                          0              8590   3245  RISE       1
I__1039/O                   InMux                        662              9252   3245  RISE       1
counter_3_LC_11_26_3/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_11_26_2/lcout
Path End         : counter_2_LC_11_26_2/in1
Capture Clock    : counter_2_LC_11_26_2/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_11_26_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -6066  RISE       3
I__1022/I                   LocalMux                       0              7490   2967  RISE       1
I__1022/O                   LocalMux                    1099              8590   2967  RISE       1
I__1025/I                   InMux                          0              8590   2967  RISE       1
I__1025/O                   InMux                        662              9252   2967  RISE       1
counter_2_LC_11_26_2/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_11_26_1/lcout
Path End         : counter_1_LC_11_26_1/in1
Capture Clock    : counter_1_LC_11_26_1/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_11_26_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5960  RISE       3
I__585/I                    LocalMux                       0              7490   2689  RISE       1
I__585/O                    LocalMux                    1099              8590   2689  RISE       1
I__588/I                    InMux                          0              8590   2689  RISE       1
I__588/O                    InMux                        662              9252   2689  RISE       1
counter_1_LC_11_26_1/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_11_26_0/lcout
Path End         : counter_0_LC_11_26_0/in1
Capture Clock    : counter_0_LC_11_26_0/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_11_26_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -6278  RISE       3
I__913/I                    LocalMux                       0              7490   2411  RISE       1
I__913/O                    LocalMux                    1099              8590   2411  RISE       1
I__916/I                    InMux                          0              8590   2411  RISE       1
I__916/O                    InMux                        662              9252   2411  RISE       1
counter_0_LC_11_26_0/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_9_26_4/lcout
Path End         : count_13_LC_9_26_4/in1
Capture Clock    : count_13_LC_9_26_4/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_13_LC_9_26_4/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_9_26_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   6808  RISE       3
I__281/I                  LocalMux                       0              7490   9258  RISE       1
I__281/O                  LocalMux                    1099              8590   9258  RISE       1
I__284/I                  InMux                          0              8590   9258  RISE       1
I__284/O                  InMux                        662              9252   9258  RISE       1
count_13_LC_9_26_4/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_13_LC_9_26_4/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_12_LC_9_26_3/in1
Capture Clock    : count_12_LC_9_26_3/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   6874  RISE       3
I__217/I                  LocalMux                       0              7490   8252  RISE       1
I__217/O                  LocalMux                    1099              8590   8252  RISE       1
I__220/I                  InMux                          0              8590   8252  RISE       1
I__220/O                  InMux                        662              9252   8252  RISE       1
count_12_LC_9_26_3/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_9_26_1/lcout
Path End         : count_10_LC_9_26_1/in1
Capture Clock    : count_10_LC_9_26_1/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_9_26_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   5815  RISE       2
I__228/I                  LocalMux                       0              7490   7695  RISE       1
I__228/O                  LocalMux                    1099              8590   7695  RISE       1
I__230/I                  InMux                          0              8590   7695  RISE       1
I__230/O                  InMux                        662              9252   7695  RISE       1
count_10_LC_9_26_1/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_9_26_0/lcout
Path End         : count_9_LC_9_26_0/in1
Capture Clock    : count_9_LC_9_26_0/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_9_26_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   6133  RISE       2
I__233/I                 LocalMux                       0              7490   7417  RISE       1
I__233/O                 LocalMux                    1099              8590   7417  RISE       1
I__235/I                 InMux                          0              8590   7417  RISE       1
I__235/O                 InMux                        662              9252   7417  RISE       1
count_9_LC_9_26_0/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_9_25_7/lcout
Path End         : count_8_LC_9_25_7/in1
Capture Clock    : count_8_LC_9_25_7/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_9_25_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4252  RISE       2
I__238/I                 LocalMux                       0              7490   6583  RISE       1
I__238/O                 LocalMux                    1099              8590   6583  RISE       1
I__240/I                 InMux                          0              8590   6583  RISE       1
I__240/O                 InMux                        662              9252   6583  RISE       1
count_8_LC_9_25_7/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_9_25_5/lcout
Path End         : count_6_LC_9_25_5/in1
Capture Clock    : count_6_LC_9_25_5/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_9_25_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4252  RISE       2
I__249/I                 LocalMux                       0              7490   6027  RISE       1
I__249/O                 LocalMux                    1099              8590   6027  RISE       1
I__251/I                 InMux                          0              8590   6027  RISE       1
I__251/O                 InMux                        662              9252   6027  RISE       1
count_6_LC_9_25_5/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_9_25_4/lcout
Path End         : count_5_LC_9_25_4/in1
Capture Clock    : count_5_LC_9_25_4/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_9_25_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4570  RISE       2
I__254/I                 LocalMux                       0              7490   5748  RISE       1
I__254/O                 LocalMux                    1099              8590   5748  RISE       1
I__256/I                 InMux                          0              8590   5748  RISE       1
I__256/O                 InMux                        662              9252   5748  RISE       1
count_5_LC_9_25_4/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_9_25_3/lcout
Path End         : count_4_LC_9_25_3/in1
Capture Clock    : count_4_LC_9_25_3/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_9_25_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   5470  RISE       1
I__258/I                 LocalMux                       0              7490   5470  RISE       1
I__258/O                 LocalMux                    1099              8590   5470  RISE       1
I__259/I                 InMux                          0              8590   5470  RISE       1
I__259/O                 InMux                        662              9252   5470  RISE       1
count_4_LC_9_25_3/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_9_25_2/lcout
Path End         : count_3_LC_9_25_2/in1
Capture Clock    : count_3_LC_9_25_2/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_9_25_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   5192  RISE       1
I__198/I                 LocalMux                       0              7490   5192  RISE       1
I__198/O                 LocalMux                    1099              8590   5192  RISE       1
I__199/I                 InMux                          0              8590   5192  RISE       1
I__199/O                 InMux                        662              9252   5192  RISE       1
count_3_LC_9_25_2/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_9_25_1/lcout
Path End         : count_2_LC_9_25_1/in1
Capture Clock    : count_2_LC_9_25_1/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_2_LC_9_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_9_25_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4914  RISE       1
I__201/I                 LocalMux                       0              7490   4914  RISE       1
I__201/O                 LocalMux                    1099              8590   4914  RISE       1
I__202/I                 InMux                          0              8590   4914  RISE       1
I__202/O                 InMux                        662              9252   4914  RISE       1
count_2_LC_9_25_1/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_2_LC_9_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_15_LC_9_23_1/lcout
Path End         : pulses2count_15_LC_10_24_0/in1
Capture Clock    : pulses2count_15_LC_10_24_0/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_15_LC_9_23_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4795  RISE       2
I__428/I                        LocalMux                       0              7490   9258  RISE       1
I__428/O                        LocalMux                    1099              8590   9258  RISE       1
I__430/I                        InMux                          0              8590   9258  RISE       1
I__430/O                        InMux                        662              9252   9258  RISE       1
pulses2count_15_LC_10_24_0/in1  LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_15_LC_10_24_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_9_26_2/lcout
Path End         : count_11_LC_9_26_2/in1
Capture Clock    : count_11_LC_9_26_2/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_9_26_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   5748  RISE       2
I__223/I                  LocalMux                       0              7490   7974  RISE       1
I__223/O                  LocalMux                    1099              8590   7974  RISE       1
I__225/I                  InMux                          0              8590   7974  RISE       1
I__225/O                  InMux                        662              9252   7974  RISE       1
count_11_LC_9_26_2/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_7_LC_9_25_6/in1
Capture Clock    : count_7_LC_9_25_6/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4186  RISE       2
I__244/I                 LocalMux                       0              7490   6305  RISE       1
I__244/O                 LocalMux                    1099              8590   6305  RISE       1
I__246/I                 InMux                          0              8590   6305  RISE       1
I__246/O                 InMux                        662              9252   6305  RISE       1
count_7_LC_9_25_6/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_0_LC_9_20_4/in1
Capture Clock    : CHOOSE_CHANNEL_0_LC_9_20_4/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4437  RISE      11
I__707/I                           LocalMux                       0              7490   9258  RISE       1
I__707/O                           LocalMux                    1099              8590   9258  RISE       1
I__715/I                           InMux                          0              8590   9258  RISE       1
I__715/O                           InMux                        662              9252   9258  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/in1     LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_11_26_4/lcout
Path End         : counter_4_LC_11_26_4/in1
Capture Clock    : counter_4_LC_11_26_4/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_11_26_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -5999  RISE       3
I__870/I                    LocalMux                       0              7490   3523  RISE       1
I__870/O                    LocalMux                    1099              8590   3523  RISE       1
I__873/I                    InMux                          0              8590   3523  RISE       1
I__873/O                    InMux                        662              9252   3523  RISE       1
counter_4_LC_11_26_4/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_7_LC_11_26_7/in1
Capture Clock    : counter_7_LC_11_26_7/clk
Setup Constraint : 13470p
Path slack       : 9258p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                       -1060
------------------------------------------------   ----- 
End-of-path required time (ps)                     18510

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -6582  RISE       3
I__899/I                    LocalMux                       0              7490   4358  RISE       1
I__899/O                    LocalMux                    1099              8590   4358  RISE       1
I__902/I                    InMux                          0              8590   4358  RISE       1
I__902/O                    InMux                        662              9252   4358  RISE       1
counter_7_LC_11_26_7/in1    LogicCell40_SEQ_MODE_1000      0              9252   9258  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ppm_output_reg_LC_10_26_6/lcout
Path End         : ppm_output_reg_LC_10_26_6/in2
Capture Clock    : ppm_output_reg_LC_10_26_6/clk
Setup Constraint : 13470p
Path slack       : 9338p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ppm_output_reg_LC_10_26_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   9338  RISE       2
I__452/I                         LocalMux                       0              7490   9338  RISE       1
I__452/O                         LocalMux                    1099              8590   9338  RISE       1
I__454/I                         InMux                          0              8590   9338  RISE       1
I__454/O                         InMux                        662              9252   9338  RISE       1
I__456/I                         CascadeMux                     0              9252   9338  RISE       1
I__456/O                         CascadeMux                     0              9252   9338  RISE       1
ppm_output_reg_LC_10_26_6/in2    LogicCell40_SEQ_MODE_1000      0              9252   9338  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/in2
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Setup Constraint : 13470p
Path slack       : 9338p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -980
------------------------------------------------   ----- 
End-of-path required time (ps)                     18590

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__650/I                           LocalMux                       0              7490   9338  RISE       1
I__650/O                           LocalMux                    1099              8590   9338  RISE       1
I__658/I                           InMux                          0              8590   9338  RISE       1
I__658/O                           InMux                        662              9252   9338  RISE       1
I__667/I                           CascadeMux                     0              9252   9338  RISE       1
I__667/O                           CascadeMux                     0              9252   9338  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/in2    LogicCell40_SEQ_MODE_1000      0              9252   9338  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/in3
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__739/I                                LocalMux                       0              7490   9589  RISE       1
I__739/O                                LocalMux                    1099              8590   9589  RISE       1
I__744/I                                InMux                          0              8590   9589  RISE       1
I__744/O                                InMux                        662              9252   9589  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_0_LC_12_20_1/lcout
Path End         : CHOOSE_CHANNEL_fast_0_LC_12_20_1/in3
Capture Clock    : CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_0_LC_12_20_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -7178  RISE       5
I__759/I                                LocalMux                       0              7490   9589  RISE       1
I__759/O                                LocalMux                    1099              8590   9589  RISE       1
I__764/I                                InMux                          0              8590   9589  RISE       1
I__764/O                                InMux                        662              9252   9589  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_17_LC_10_23_6/lcout
Path End         : pulses2count_17_LC_10_24_3/in3
Capture Clock    : pulses2count_17_LC_10_24_3/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_17_LC_10_23_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   6649  RISE       2
I__413/I                         LocalMux                       0              7490   9589  RISE       1
I__413/O                         LocalMux                    1099              8590   9589  RISE       1
I__415/I                         InMux                          0              8590   9589  RISE       1
I__415/O                         InMux                        662              9252   9589  RISE       1
pulses2count_17_LC_10_24_3/in3   LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_17_LC_10_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_10_LC_10_23_4/lcout
Path End         : pulses2count_10_LC_10_24_1/in3
Capture Clock    : pulses2count_10_LC_10_24_1/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_10_LC_10_23_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2808  RISE       2
I__423/I                         LocalMux                       0              7490   9589  RISE       1
I__423/O                         LocalMux                    1099              8590   9589  RISE       1
I__425/I                         InMux                          0              8590   9589  RISE       1
I__425/O                         InMux                        662              9252   9589  RISE       1
pulses2count_10_LC_10_24_1/in3   LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_10_LC_10_24_1/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : test_ledZ0_LC_8_26_7/lcout
Path End         : test_ledZ0_LC_8_26_7/in3
Capture Clock    : test_ledZ0_LC_8_26_7/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1066/I                                         ClkMux                         0              5212  RISE       1
I__1066/O                                         ClkMux                       887              6100  RISE       1
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
test_ledZ0_LC_8_26_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   9589  RISE       2
I__179/I                    LocalMux                       0              7490   9589  RISE       1
I__179/O                    LocalMux                    1099              8590   9589  RISE       1
I__181/I                    InMux                          0              8590   9589  RISE       1
I__181/O                    InMux                        662              9252   9589  RISE       1
test_ledZ0_LC_8_26_7/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1066/I                                         ClkMux                         0              5212  RISE       1
I__1066/O                                         ClkMux                       887              6100  RISE       1
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_1_LC_8_25_2/in3
Capture Clock    : count_1_LC_8_25_2/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4636  RISE       2
I__210/I                 LocalMux                       0              7490   9589  RISE       1
I__210/O                 LocalMux                    1099              8590   9589  RISE       1
I__212/I                 InMux                          0              8590   9589  RISE       1
I__212/O                 InMux                        662              9252   9589  RISE       1
count_1_LC_8_25_2/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_0_LC_9_20_4/in3
Capture Clock    : CHOOSE_CHANNEL_0_LC_9_20_4/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4755  RISE      13
I__620/I                          LocalMux                       0              7490   9589  RISE       1
I__620/O                          LocalMux                    1099              8590   9589  RISE       1
I__628/I                          InMux                          0              8590   9589  RISE       1
I__628/O                          InMux                        662              9252   9589  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/in3
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -7814  RISE       5
I__749/I                                LocalMux                       0              7490   9589  RISE       1
I__749/O                                LocalMux                    1099              8590   9589  RISE       1
I__754/I                                InMux                          0              8590   9589  RISE       1
I__754/O                                InMux                        662              9252   9589  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : CHOOSE_CHANNEL_fast_1_LC_11_20_2/in3
Capture Clock    : CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -7496  RISE       5
I__768/I                                LocalMux                       0              7490   9589  RISE       1
I__768/O                                LocalMux                    1099              8590   9589  RISE       1
I__773/I                                InMux                          0              8590   9589  RISE       1
I__773/O                                InMux                        662              9252   9589  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : PPM_STATE_0_LC_12_22_0/in3
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout  LogicCell40_SEQ_MODE_1001   1391              7490  -7496  RISE      11
I__974/I                      LocalMux                       0              7490   9589  RISE       1
I__974/O                      LocalMux                    1099              8590   9589  RISE       1
I__985/I                      InMux                          0              8590   9589  RISE       1
I__985/O                      InMux                        662              9252   9589  RISE       1
PPM_STATE_0_LC_12_22_0/in3    LogicCell40_SEQ_MODE_1001      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_25_1/lcout
Path End         : count_0_LC_8_25_1/in3
Capture Clock    : count_0_LC_8_25_1/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_25_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4702  RISE       3
I__204/I                 LocalMux                       0              7490   9086  RISE       1
I__204/O                 LocalMux                    1099              8590   9086  RISE       1
I__206/I                 InMux                          0              8590   9589  RISE       1
I__206/O                 InMux                        662              9252   9589  RISE       1
count_0_LC_8_25_1/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_1_LC_9_20_0/in3
Capture Clock    : CHOOSE_CHANNEL_1_LC_9_20_0/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4755  RISE      13
I__620/I                          LocalMux                       0              7490   9589  RISE       1
I__620/O                          LocalMux                    1099              8590   9589  RISE       1
I__629/I                          InMux                          0              8590   9589  RISE       1
I__629/O                          InMux                        662              9252   9589  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/in3
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4755  RISE      13
I__621/I                          LocalMux                       0              7490   9086  RISE       1
I__621/O                          LocalMux                    1099              8590   9086  RISE       1
I__630/I                          InMux                          0              8590   9589  RISE       1
I__630/O                          InMux                        662              9252   9589  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/in3   LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/in3
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3921  RISE      10
I__650/I                           LocalMux                       0              7490   9338  RISE       1
I__650/O                           LocalMux                    1099              8590   9338  RISE       1
I__659/I                           InMux                          0              8590   9589  RISE       1
I__659/O                           InMux                        662              9252   9589  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : PPM_STATE_1_LC_11_22_4/in3
Capture Clock    : PPM_STATE_1_LC_11_22_4/clk
Setup Constraint : 13470p
Path slack       : 9589p

Capture Clock Arrival Time (ppm_encoder|clk:R#2)   13470
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6100
- Setup Time                                        -728
------------------------------------------------   ----- 
End-of-path required time (ps)                     18841

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1762
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9252
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490  -7880  RISE      12
I__991/I                      LocalMux                       0              7490  -1536  RISE       1
I__991/O                      LocalMux                    1099              8590  -1536  RISE       1
I__1001/I                     InMux                          0              8590   9589  RISE       1
I__1001/O                     InMux                        662              9252   9589  RISE       1
PPM_STATE_1_LC_11_22_4/in3    LogicCell40_SEQ_MODE_1000      0              9252   9589  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ppm_output_reg_LC_10_26_6/lcout
Path End         : ppm_output
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6420
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ppm_output_reg_LC_10_26_6/lcout       LogicCell40_SEQ_MODE_1000   1391              7490   +INF  RISE       2
I__453/I                              Odrv4                          0              7490   +INF  RISE       1
I__453/O                              Odrv4                        596              8086   +INF  RISE       1
I__455/I                              Span4Mux_v                     0              8086   +INF  RISE       1
I__455/O                              Span4Mux_v                   596              8682   +INF  RISE       1
I__457/I                              Span4Mux_s0_v                  0              8682   +INF  RISE       1
I__457/O                              Span4Mux_s0_v                344              9027   +INF  RISE       1
I__458/I                              LocalMux                       0              9027   +INF  RISE       1
I__458/O                              LocalMux                    1099             10126   +INF  RISE       1
I__459/I                              IoInMux                        0             10126   +INF  RISE       1
I__459/O                              IoInMux                      662             10788   +INF  RISE       1
ppm_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10788   +INF  RISE       1
ppm_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11556   +INF  FALL       1
ppm_output_obuf_iopad/DIN             IO_PAD                         0             11556   +INF  FALL       1
ppm_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             13910   +INF  FALL       1
ppm_output                            ppm_encoder                    0             13910   +INF  FALL       1


++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : test_ledZ0_LC_8_26_7/lcout
Path End         : test_led
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9929
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     17419
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1066/I                                         ClkMux                         0              5212  RISE       1
I__1066/O                                         ClkMux                       887              6100  RISE       1
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
test_ledZ0_LC_8_26_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   +INF  RISE       2
I__180/I                            Odrv12                         0              7490   +INF  RISE       1
I__180/O                            Odrv12                      1073              8563   +INF  RISE       1
I__182/I                            Span12Mux_v                    0              8563   +INF  RISE       1
I__182/O                            Span12Mux_v                  980              9543   +INF  RISE       1
I__183/I                            Span12Mux_v                    0              9543   +INF  RISE       1
I__183/O                            Span12Mux_v                  980             10523   +INF  RISE       1
I__184/I                            Span12Mux_h                    0             10523   +INF  RISE       1
I__184/O                            Span12Mux_h                 1073             11596   +INF  RISE       1
I__185/I                            Sp12to4                        0             11596   +INF  RISE       1
I__185/O                            Sp12to4                      596             12192   +INF  RISE       1
I__186/I                            Span4Mux_s1_v                  0             12192   +INF  RISE       1
I__186/O                            Span4Mux_s1_v                344             12537   +INF  RISE       1
I__187/I                            LocalMux                       0             12537   +INF  RISE       1
I__187/O                            LocalMux                    1099             13636   +INF  RISE       1
I__188/I                            IoInMux                        0             13636   +INF  RISE       1
I__188/O                            IoInMux                      662             14298   +INF  RISE       1
test_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             14298   +INF  RISE       1
test_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             15066   +INF  FALL       1
test_led_obuf_iopad/DIN             IO_PAD                         0             15066   +INF  FALL       1
test_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             17419   +INF  FALL       1
test_led                            ppm_encoder                    0             17419   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : PPM_STATE_0_LC_12_22_0/in3
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout  LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__974/I                      LocalMux                       0              7490   2662  FALL       1
I__974/O                      LocalMux                     768              8259   2662  FALL       1
I__985/I                      InMux                          0              8259   2662  FALL       1
I__985/O                      InMux                        503              8762   2662  FALL       1
PPM_STATE_0_LC_12_22_0/in3    LogicCell40_SEQ_MODE_1001      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/in3
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_3_LC_12_20_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__749/I                                LocalMux                       0              7490   2662  FALL       1
I__749/O                                LocalMux                     768              8259   2662  FALL       1
I__754/I                                InMux                          0              8259   2662  FALL       1
I__754/O                                InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/in3
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__739/I                                LocalMux                       0              7490   2662  FALL       1
I__739/O                                LocalMux                     768              8259   2662  FALL       1
I__744/I                                InMux                          0              8259   2662  FALL       1
I__744/O                                InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_0_LC_12_20_1/lcout
Path End         : CHOOSE_CHANNEL_fast_0_LC_12_20_1/in3
Capture Clock    : CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_0_LC_12_20_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__759/I                                LocalMux                       0              7490   2662  FALL       1
I__759/O                                LocalMux                     768              8259   2662  FALL       1
I__764/I                                InMux                          0              8259   2662  FALL       1
I__764/O                                InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_18_LC_11_28_2/lcout
Path End         : counter_18_LC_11_28_2/in1
Capture Clock    : counter_18_LC_11_28_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_18_LC_11_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_18_LC_11_28_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1123/I                    LocalMux                       0              7490   2662  FALL       1
I__1123/O                    LocalMux                     768              8259   2662  FALL       1
I__1126/I                    InMux                          0              8259   2662  FALL       1
I__1126/O                    InMux                        503              8762   2662  FALL       1
counter_18_LC_11_28_2/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_18_LC_11_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_11_28_1/lcout
Path End         : counter_17_LC_11_28_1/in1
Capture Clock    : counter_17_LC_11_28_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_11_28_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__600/I                     LocalMux                       0              7490   2662  FALL       1
I__600/O                     LocalMux                     768              8259   2662  FALL       1
I__603/I                     InMux                          0              8259   2662  FALL       1
I__603/O                     InMux                        503              8762   2662  FALL       1
counter_17_LC_11_28_1/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_16_LC_11_28_0/lcout
Path End         : counter_16_LC_11_28_0/in1
Capture Clock    : counter_16_LC_11_28_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_16_LC_11_28_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1014/I                    LocalMux                       0              7490   2662  FALL       1
I__1014/O                    LocalMux                     768              8259   2662  FALL       1
I__1017/I                    InMux                          0              8259   2662  FALL       1
I__1017/O                    InMux                        503              8762   2662  FALL       1
counter_16_LC_11_28_0/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_15_LC_11_27_7/lcout
Path End         : counter_15_LC_11_27_7/in1
Capture Clock    : counter_15_LC_11_27_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_15_LC_11_27_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__892/I                     LocalMux                       0              7490   2662  FALL       1
I__892/O                     LocalMux                     768              8259   2662  FALL       1
I__895/I                     InMux                          0              8259   2662  FALL       1
I__895/O                     InMux                        503              8762   2662  FALL       1
counter_15_LC_11_27_7/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_14_LC_11_27_6/lcout
Path End         : counter_14_LC_11_27_6/in1
Capture Clock    : counter_14_LC_11_27_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_14_LC_11_27_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__592/I                     LocalMux                       0              7490   2662  FALL       1
I__592/O                     LocalMux                     768              8259   2662  FALL       1
I__595/I                     InMux                          0              8259   2662  FALL       1
I__595/O                     InMux                        503              8762   2662  FALL       1
counter_14_LC_11_27_6/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_11_27_5/lcout
Path End         : counter_13_LC_11_27_5/in1
Capture Clock    : counter_13_LC_11_27_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_11_27_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1174/I                    LocalMux                       0              7490   2662  FALL       1
I__1174/O                    LocalMux                     768              8259   2662  FALL       1
I__1177/I                    InMux                          0              8259   2662  FALL       1
I__1177/O                    InMux                        503              8762   2662  FALL       1
counter_13_LC_11_27_5/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_11_27_4/lcout
Path End         : counter_12_LC_11_27_4/in1
Capture Clock    : counter_12_LC_11_27_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_11_27_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1182/I                    LocalMux                       0              7490   2662  FALL       1
I__1182/O                    LocalMux                     768              8259   2662  FALL       1
I__1185/I                    InMux                          0              8259   2662  FALL       1
I__1185/O                    InMux                        503              8762   2662  FALL       1
counter_12_LC_11_27_4/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_11_27_3/lcout
Path End         : counter_11_LC_11_27_3/in1
Capture Clock    : counter_11_LC_11_27_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_11_27_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__906/I                     LocalMux                       0              7490   2662  FALL       1
I__906/O                     LocalMux                     768              8259   2662  FALL       1
I__909/I                     InMux                          0              8259   2662  FALL       1
I__909/O                     InMux                        503              8762   2662  FALL       1
counter_11_LC_11_27_3/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_11_27_2/lcout
Path End         : counter_10_LC_11_27_2/in1
Capture Clock    : counter_10_LC_11_27_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_11_27_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1028/I                    LocalMux                       0              7490   2662  FALL       1
I__1028/O                    LocalMux                     768              8259   2662  FALL       1
I__1031/I                    InMux                          0              8259   2662  FALL       1
I__1031/O                    InMux                        503              8762   2662  FALL       1
counter_10_LC_11_27_2/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_11_27_1/lcout
Path End         : counter_9_LC_11_27_1/in1
Capture Clock    : counter_9_LC_11_27_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_11_27_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1157/I                   LocalMux                       0              7490   2662  FALL       1
I__1157/O                   LocalMux                     768              8259   2662  FALL       1
I__1160/I                   InMux                          0              8259   2662  FALL       1
I__1160/O                   InMux                        503              8762   2662  FALL       1
counter_9_LC_11_27_1/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_11_27_0/lcout
Path End         : counter_8_LC_11_27_0/in1
Capture Clock    : counter_8_LC_11_27_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_11_27_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1165/I                   LocalMux                       0              7490   2662  FALL       1
I__1165/O                   LocalMux                     768              8259   2662  FALL       1
I__1168/I                   InMux                          0              8259   2662  FALL       1
I__1168/O                   InMux                        503              8762   2662  FALL       1
counter_8_LC_11_27_0/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_7_LC_11_26_7/in1
Capture Clock    : counter_7_LC_11_26_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__899/I                    LocalMux                       0              7490   2662  FALL       1
I__899/O                    LocalMux                     768              8259   2662  FALL       1
I__902/I                    InMux                          0              8259   2662  FALL       1
I__902/O                    InMux                        503              8762   2662  FALL       1
counter_7_LC_11_26_7/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_11_26_6/lcout
Path End         : counter_6_LC_11_26_6/in1
Capture Clock    : counter_6_LC_11_26_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_11_26_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__919/I                    LocalMux                       0              7490   2662  FALL       1
I__919/O                    LocalMux                     768              8259   2662  FALL       1
I__922/I                    InMux                          0              8259   2662  FALL       1
I__922/O                    InMux                        503              8762   2662  FALL       1
counter_6_LC_11_26_6/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_11_26_5/lcout
Path End         : counter_5_LC_11_26_5/in1
Capture Clock    : counter_5_LC_11_26_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_11_26_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__879/I                    LocalMux                       0              7490   2662  FALL       1
I__879/O                    LocalMux                     768              8259   2662  FALL       1
I__882/I                    InMux                          0              8259   2662  FALL       1
I__882/O                    InMux                        503              8762   2662  FALL       1
counter_5_LC_11_26_5/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_11_26_4/lcout
Path End         : counter_4_LC_11_26_4/in1
Capture Clock    : counter_4_LC_11_26_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_11_26_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__870/I                    LocalMux                       0              7490   2662  FALL       1
I__870/O                    LocalMux                     768              8259   2662  FALL       1
I__873/I                    InMux                          0              8259   2662  FALL       1
I__873/O                    InMux                        503              8762   2662  FALL       1
counter_4_LC_11_26_4/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_11_26_3/lcout
Path End         : counter_3_LC_11_26_3/in1
Capture Clock    : counter_3_LC_11_26_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_11_26_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1036/I                   LocalMux                       0              7490   2662  FALL       1
I__1036/O                   LocalMux                     768              8259   2662  FALL       1
I__1039/I                   InMux                          0              8259   2662  FALL       1
I__1039/O                   InMux                        503              8762   2662  FALL       1
counter_3_LC_11_26_3/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_11_26_2/lcout
Path End         : counter_2_LC_11_26_2/in1
Capture Clock    : counter_2_LC_11_26_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_11_26_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1022/I                   LocalMux                       0              7490   2662  FALL       1
I__1022/O                   LocalMux                     768              8259   2662  FALL       1
I__1025/I                   InMux                          0              8259   2662  FALL       1
I__1025/O                   InMux                        503              8762   2662  FALL       1
counter_2_LC_11_26_2/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_11_26_1/lcout
Path End         : counter_1_LC_11_26_1/in1
Capture Clock    : counter_1_LC_11_26_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_11_26_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__585/I                    LocalMux                       0              7490   2662  FALL       1
I__585/O                    LocalMux                     768              8259   2662  FALL       1
I__588/I                    InMux                          0              8259   2662  FALL       1
I__588/O                    InMux                        503              8762   2662  FALL       1
counter_1_LC_11_26_1/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_11_26_0/lcout
Path End         : counter_0_LC_11_26_0/in1
Capture Clock    : counter_0_LC_11_26_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_11_26_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__913/I                    LocalMux                       0              7490   2662  FALL       1
I__913/O                    LocalMux                     768              8259   2662  FALL       1
I__916/I                    InMux                          0              8259   2662  FALL       1
I__916/O                    InMux                        503              8762   2662  FALL       1
counter_0_LC_11_26_0/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : PPM_STATE_1_LC_11_22_4/in3
Capture Clock    : PPM_STATE_1_LC_11_22_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                      LocalMux                       0              7490   2662  FALL       1
I__991/O                      LocalMux                     768              8259   2662  FALL       1
I__1001/I                     InMux                          0              8259   2662  FALL       1
I__1001/O                     InMux                        503              8762   2662  FALL       1
PPM_STATE_1_LC_11_22_4/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout
Path End         : CHOOSE_CHANNEL_fast_1_LC_11_20_2/in3
Capture Clock    : CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_1_LC_11_20_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__768/I                                LocalMux                       0              7490   2662  FALL       1
I__768/O                                LocalMux                     768              8259   2662  FALL       1
I__773/I                                InMux                          0              8259   2662  FALL       1
I__773/O                                InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ppm_output_reg_LC_10_26_6/lcout
Path End         : ppm_output_reg_LC_10_26_6/in2
Capture Clock    : ppm_output_reg_LC_10_26_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ppm_output_reg_LC_10_26_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__452/I                         LocalMux                       0              7490   2662  FALL       1
I__452/O                         LocalMux                     768              8259   2662  FALL       1
I__454/I                         InMux                          0              8259   2662  FALL       1
I__454/O                         InMux                        503              8762   2662  FALL       1
I__456/I                         CascadeMux                     0              8762   2662  FALL       1
I__456/O                         CascadeMux                     0              8762   2662  FALL       1
ppm_output_reg_LC_10_26_6/in2    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_17_LC_10_23_6/lcout
Path End         : pulses2count_17_LC_10_24_3/in3
Capture Clock    : pulses2count_17_LC_10_24_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_17_LC_10_23_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__413/I                         LocalMux                       0              7490   2662  FALL       1
I__413/O                         LocalMux                     768              8259   2662  FALL       1
I__415/I                         InMux                          0              8259   2662  FALL       1
I__415/O                         InMux                        503              8762   2662  FALL       1
pulses2count_17_LC_10_24_3/in3   LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_17_LC_10_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_10_LC_10_23_4/lcout
Path End         : pulses2count_10_LC_10_24_1/in3
Capture Clock    : pulses2count_10_LC_10_24_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_10_LC_10_23_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__423/I                         LocalMux                       0              7490   2662  FALL       1
I__423/O                         LocalMux                     768              8259   2662  FALL       1
I__425/I                         InMux                          0              8259   2662  FALL       1
I__425/O                         InMux                        503              8762   2662  FALL       1
pulses2count_10_LC_10_24_1/in3   LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_10_LC_10_24_1/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_0_LC_9_20_4/in0
Capture Clock    : CHOOSE_CHANNEL_0_LC_9_20_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      10
I__649/I                           LocalMux                       0              7490   2662  FALL       1
I__649/O                           LocalMux                     768              8259   2662  FALL       1
I__657/I                           InMux                          0              8259   2662  FALL       1
I__657/O                           InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_0_LC_9_20_4/in0     LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_0_LC_9_20_4/in1
Capture Clock    : CHOOSE_CHANNEL_0_LC_9_20_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      11
I__707/I                           LocalMux                       0              7490   2662  FALL       1
I__707/O                           LocalMux                     768              8259   2662  FALL       1
I__715/I                           InMux                          0              8259   2662  FALL       1
I__715/O                           InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_0_LC_9_20_4/in1     LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_9_26_4/lcout
Path End         : count_13_LC_9_26_4/in1
Capture Clock    : count_13_LC_9_26_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_13_LC_9_26_4/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_9_26_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__281/I                  LocalMux                       0              7490   2662  FALL       1
I__281/O                  LocalMux                     768              8259   2662  FALL       1
I__284/I                  InMux                          0              8259   2662  FALL       1
I__284/O                  InMux                        503              8762   2662  FALL       1
count_13_LC_9_26_4/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_13_LC_9_26_4/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_12_LC_9_26_3/in1
Capture Clock    : count_12_LC_9_26_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__217/I                  LocalMux                       0              7490   2662  FALL       1
I__217/O                  LocalMux                     768              8259   2662  FALL       1
I__220/I                  InMux                          0              8259   2662  FALL       1
I__220/O                  InMux                        503              8762   2662  FALL       1
count_12_LC_9_26_3/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_9_26_2/lcout
Path End         : count_11_LC_9_26_2/in1
Capture Clock    : count_11_LC_9_26_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_9_26_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__223/I                  LocalMux                       0              7490   2662  FALL       1
I__223/O                  LocalMux                     768              8259   2662  FALL       1
I__225/I                  InMux                          0              8259   2662  FALL       1
I__225/O                  InMux                        503              8762   2662  FALL       1
count_11_LC_9_26_2/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_9_26_1/lcout
Path End         : count_10_LC_9_26_1/in1
Capture Clock    : count_10_LC_9_26_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_9_26_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__228/I                  LocalMux                       0              7490   2662  FALL       1
I__228/O                  LocalMux                     768              8259   2662  FALL       1
I__230/I                  InMux                          0              8259   2662  FALL       1
I__230/O                  InMux                        503              8762   2662  FALL       1
count_10_LC_9_26_1/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_9_26_0/lcout
Path End         : count_9_LC_9_26_0/in1
Capture Clock    : count_9_LC_9_26_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_9_26_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__233/I                 LocalMux                       0              7490   2662  FALL       1
I__233/O                 LocalMux                     768              8259   2662  FALL       1
I__235/I                 InMux                          0              8259   2662  FALL       1
I__235/O                 InMux                        503              8762   2662  FALL       1
count_9_LC_9_26_0/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_9_25_7/lcout
Path End         : count_8_LC_9_25_7/in1
Capture Clock    : count_8_LC_9_25_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_9_25_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__238/I                 LocalMux                       0              7490   2662  FALL       1
I__238/O                 LocalMux                     768              8259   2662  FALL       1
I__240/I                 InMux                          0              8259   2662  FALL       1
I__240/O                 InMux                        503              8762   2662  FALL       1
count_8_LC_9_25_7/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_7_LC_9_25_6/in1
Capture Clock    : count_7_LC_9_25_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__244/I                 LocalMux                       0              7490   2662  FALL       1
I__244/O                 LocalMux                     768              8259   2662  FALL       1
I__246/I                 InMux                          0              8259   2662  FALL       1
I__246/O                 InMux                        503              8762   2662  FALL       1
count_7_LC_9_25_6/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_9_25_5/lcout
Path End         : count_6_LC_9_25_5/in1
Capture Clock    : count_6_LC_9_25_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_9_25_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__249/I                 LocalMux                       0              7490   2662  FALL       1
I__249/O                 LocalMux                     768              8259   2662  FALL       1
I__251/I                 InMux                          0              8259   2662  FALL       1
I__251/O                 InMux                        503              8762   2662  FALL       1
count_6_LC_9_25_5/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_9_25_4/lcout
Path End         : count_5_LC_9_25_4/in1
Capture Clock    : count_5_LC_9_25_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_9_25_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__254/I                 LocalMux                       0              7490   2662  FALL       1
I__254/O                 LocalMux                     768              8259   2662  FALL       1
I__256/I                 InMux                          0              8259   2662  FALL       1
I__256/O                 InMux                        503              8762   2662  FALL       1
count_5_LC_9_25_4/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_9_25_3/lcout
Path End         : count_4_LC_9_25_3/in1
Capture Clock    : count_4_LC_9_25_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_9_25_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__258/I                 LocalMux                       0              7490   2662  FALL       1
I__258/O                 LocalMux                     768              8259   2662  FALL       1
I__259/I                 InMux                          0              8259   2662  FALL       1
I__259/O                 InMux                        503              8762   2662  FALL       1
count_4_LC_9_25_3/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_9_25_2/lcout
Path End         : count_3_LC_9_25_2/in1
Capture Clock    : count_3_LC_9_25_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_9_25_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__198/I                 LocalMux                       0              7490   2662  FALL       1
I__198/O                 LocalMux                     768              8259   2662  FALL       1
I__199/I                 InMux                          0              8259   2662  FALL       1
I__199/O                 InMux                        503              8762   2662  FALL       1
count_3_LC_9_25_2/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_9_25_1/lcout
Path End         : count_2_LC_9_25_1/in1
Capture Clock    : count_2_LC_9_25_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_2_LC_9_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_9_25_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__201/I                 LocalMux                       0              7490   2662  FALL       1
I__201/O                 LocalMux                     768              8259   2662  FALL       1
I__202/I                 InMux                          0              8259   2662  FALL       1
I__202/O                 InMux                        503              8762   2662  FALL       1
count_2_LC_9_25_1/in1    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_2_LC_9_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_15_LC_9_23_1/lcout
Path End         : pulses2count_15_LC_10_24_0/in1
Capture Clock    : pulses2count_15_LC_10_24_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_15_LC_9_23_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__428/I                        LocalMux                       0              7490   2662  FALL       1
I__428/O                        LocalMux                     768              8259   2662  FALL       1
I__430/I                        InMux                          0              8259   2662  FALL       1
I__430/O                        InMux                        503              8762   2662  FALL       1
pulses2count_15_LC_10_24_0/in1  LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_15_LC_10_24_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_0_LC_9_20_4/in3
Capture Clock    : CHOOSE_CHANNEL_0_LC_9_20_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__620/I                          LocalMux                       0              7490   2662  FALL       1
I__620/O                          LocalMux                     768              8259   2662  FALL       1
I__628/I                          InMux                          0              8259   2662  FALL       1
I__628/O                          InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_0_LC_9_20_4/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_1_LC_9_20_0/in3
Capture Clock    : CHOOSE_CHANNEL_1_LC_9_20_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__620/I                          LocalMux                       0              7490   2662  FALL       1
I__620/O                          LocalMux                     768              8259   2662  FALL       1
I__629/I                          InMux                          0              8259   2662  FALL       1
I__629/O                          InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_1_LC_9_20_0/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : test_ledZ0_LC_8_26_7/lcout
Path End         : test_ledZ0_LC_8_26_7/in3
Capture Clock    : test_ledZ0_LC_8_26_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1066/I                                         ClkMux                         0              5212  RISE       1
I__1066/O                                         ClkMux                       887              6100  RISE       1
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
test_ledZ0_LC_8_26_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__179/I                    LocalMux                       0              7490   2662  FALL       1
I__179/O                    LocalMux                     768              8259   2662  FALL       1
I__181/I                    InMux                          0              8259   2662  FALL       1
I__181/O                    InMux                        503              8762   2662  FALL       1
test_ledZ0_LC_8_26_7/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1066/I                                         ClkMux                         0              5212  RISE       1
I__1066/O                                         ClkMux                       887              6100  RISE       1
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_8_25_2/lcout
Path End         : count_1_LC_8_25_2/in3
Capture Clock    : count_1_LC_8_25_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_8_25_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__210/I                 LocalMux                       0              7490   2662  FALL       1
I__210/O                 LocalMux                     768              8259   2662  FALL       1
I__212/I                 InMux                          0              8259   2662  FALL       1
I__212/O                 InMux                        503              8762   2662  FALL       1
count_1_LC_8_25_2/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_25_1/lcout
Path End         : count_0_LC_8_25_1/in3
Capture Clock    : count_0_LC_8_25_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_25_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__204/I                 LocalMux                       0              7490   2662  FALL       1
I__204/O                 LocalMux                     768              8259   2662  FALL       1
I__206/I                 InMux                          0              8259   2662  FALL       1
I__206/O                 InMux                        503              8762   2662  FALL       1
count_0_LC_8_25_1/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_25_1/lcout
Path End         : count_1_LC_8_25_2/in0
Capture Clock    : count_1_LC_8_25_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_25_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__204/I                 LocalMux                       0              7490   2662  FALL       1
I__204/O                 LocalMux                     768              8259   2662  FALL       1
I__207/I                 InMux                          0              8259   2662  FALL       1
I__207/O                 InMux                        503              8762   2662  FALL       1
count_1_LC_8_25_2/in0    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/in3
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__621/I                          LocalMux                       0              7490   2662  FALL       1
I__621/O                          LocalMux                     768              8259   2662  FALL       1
I__630/I                          InMux                          0              8259   2662  FALL       1
I__630/O                          InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_2_LC_10_20_0/in3   LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/in0
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__621/I                          LocalMux                       0              7490   2662  FALL       1
I__621/O                          LocalMux                     768              8259   2662  FALL       1
I__631/I                          InMux                          0              8259   2662  FALL       1
I__631/O                          InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_3_LC_10_20_7/in0   LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/in2
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      10
I__650/I                           LocalMux                       0              7490   2662  FALL       1
I__650/O                           LocalMux                     768              8259   2662  FALL       1
I__658/I                           InMux                          0              8259   2662  FALL       1
I__658/O                           InMux                        503              8762   2662  FALL       1
I__667/I                           CascadeMux                     0              8762   2662  FALL       1
I__667/O                           CascadeMux                     0              8762   2662  FALL       1
CHOOSE_CHANNEL_2_LC_10_20_0/in2    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/in3
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1272
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     8762
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      10
I__650/I                           LocalMux                       0              7490   2662  FALL       1
I__650/O                           LocalMux                     768              8259   2662  FALL       1
I__659/I                           InMux                          0              8259   2662  FALL       1
I__659/O                           InMux                        503              8762   2662  FALL       1
CHOOSE_CHANNEL_3_LC_10_20_7/in3    LogicCell40_SEQ_MODE_1000      0              8762   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_1_LC_9_21_3/in2
Capture Clock    : init_pulses_1_LC_9_21_3/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1855
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9345
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/ltout  LogicCell40_SEQ_MODE_0000    583              9345   3245  RISE       1
I__196/I                                  CascadeMux                     0              9345   3245  RISE       1
I__196/O                                  CascadeMux                     0              9345   3245  RISE       1
init_pulses_1_LC_9_21_3/in2               LogicCell40_SEQ_MODE_1000      0              9345   3245  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_0_LC_9_22_7/lcout
Path End         : pulses2count_0_LC_10_24_2/in1
Capture Clock    : pulses2count_0_LC_10_24_2/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_0_LC_9_22_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL       2
I__416/I                       Odrv4                          0              7490   3311  FALL       1
I__416/O                       Odrv4                        649              8139   3311  FALL       1
I__418/I                       LocalMux                       0              8139   3311  FALL       1
I__418/O                       LocalMux                     768              8908   3311  FALL       1
I__420/I                       InMux                          0              8908   3311  FALL       1
I__420/O                       InMux                        503              9411   3311  FALL       1
pulses2count_0_LC_10_24_2/in1  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_0_LC_10_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_11_LC_9_22_3/lcout
Path End         : pulses2count_11_LC_10_24_6/in0
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_11_LC_9_22_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL       2
I__397/I                        Odrv4                          0              7490   3311  FALL       1
I__397/O                        Odrv4                        649              8139   3311  FALL       1
I__399/I                        LocalMux                       0              8139   3311  FALL       1
I__399/O                        LocalMux                     768              8908   3311  FALL       1
I__400/I                        InMux                          0              8908   3311  FALL       1
I__400/O                        InMux                        503              9411   3311  FALL       1
pulses2count_11_LC_10_24_6/in0  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_13_LC_9_22_1/lcout
Path End         : pulses2count_13_LC_10_24_4/in1
Capture Clock    : pulses2count_13_LC_10_24_4/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_13_LC_9_22_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL       2
I__408/I                        Odrv4                          0              7490   3311  FALL       1
I__408/O                        Odrv4                        649              8139   3311  FALL       1
I__410/I                        LocalMux                       0              8139   3311  FALL       1
I__410/O                        LocalMux                     768              8908   3311  FALL       1
I__411/I                        InMux                          0              8908   3311  FALL       1
I__411/O                        InMux                        503              9411   3311  FALL       1
pulses2count_13_LC_10_24_4/in1  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_13_LC_10_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_6_LC_9_21_6/lcout
Path End         : pulses2count_6_LC_10_24_5/in1
Capture Clock    : pulses2count_6_LC_10_24_5/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_6_LC_9_21_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL       2
I__402/I                       Odrv4                          0              7490   3311  FALL       1
I__402/O                       Odrv4                        649              8139   3311  FALL       1
I__404/I                       LocalMux                       0              8139   3311  FALL       1
I__404/O                       LocalMux                     768              8908   3311  FALL       1
I__406/I                       InMux                          0              8908   3311  FALL       1
I__406/O                       InMux                        503              9411   3311  FALL       1
pulses2count_6_LC_10_24_5/in1  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_6_LC_10_24_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_1_LC_9_20_0/in1
Capture Clock    : CHOOSE_CHANNEL_1_LC_9_20_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL      11
I__679/I                          Odrv4                          0              7490   3311  FALL       1
I__679/O                          Odrv4                        649              8139   3311  FALL       1
I__685/I                          LocalMux                       0              8139   3311  FALL       1
I__685/O                          LocalMux                     768              8908   3311  FALL       1
I__693/I                          InMux                          0              8908   3311  FALL       1
I__693/O                          InMux                        503              9411   3311  FALL       1
CHOOSE_CHANNEL_1_LC_9_20_0/in1    LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_fast_1_LC_11_20_2/in1
Capture Clock    : CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__622/I                              Odrv4                          0              7490   3311  FALL       1
I__622/O                              Odrv4                        649              8139   3311  FALL       1
I__632/I                              LocalMux                       0              8139   3311  FALL       1
I__632/O                              LocalMux                     768              8908   3311  FALL       1
I__639/I                              InMux                          0              8908   3311  FALL       1
I__639/O                              InMux                        503              9411   3311  FALL       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/in1  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/in1
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__622/I                              Odrv4                          0              7490   3311  FALL       1
I__622/O                              Odrv4                        649              8139   3311  FALL       1
I__633/I                              LocalMux                       0              8139   3311  FALL       1
I__633/O                              LocalMux                     768              8908   3311  FALL       1
I__640/I                              InMux                          0              8908   3311  FALL       1
I__640/O                              InMux                        503              9411   3311  FALL       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/in1  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/in0
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__622/I                              Odrv4                          0              7490   3311  FALL       1
I__622/O                              Odrv4                        649              8139   3311  FALL       1
I__633/I                              LocalMux                       0              8139   3311  FALL       1
I__633/O                              LocalMux                     768              8908   3311  FALL       1
I__641/I                              InMux                          0              8908   3311  FALL       1
I__641/O                              InMux                        503              9411   3311  FALL       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/in0  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/in1
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL      11
I__679/I                          Odrv4                          0              7490   3311  FALL       1
I__679/O                          Odrv4                        649              8139   3311  FALL       1
I__686/I                          LocalMux                       0              8139   3311  FALL       1
I__686/O                          LocalMux                     768              8908   3311  FALL       1
I__694/I                          InMux                          0              8908   3311  FALL       1
I__694/O                          InMux                        503              9411   3311  FALL       1
CHOOSE_CHANNEL_2_LC_10_20_0/in1   LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/in2
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL      11
I__679/I                          Odrv4                          0              7490   3311  FALL       1
I__679/O                          Odrv4                        649              8139   3311  FALL       1
I__686/I                          LocalMux                       0              8139   3311  FALL       1
I__686/O                          LocalMux                     768              8908   3311  FALL       1
I__695/I                          InMux                          0              8908   3311  FALL       1
I__695/O                          InMux                        503              9411   3311  FALL       1
I__700/I                          CascadeMux                     0              9411   3311  FALL       1
I__700/O                          CascadeMux                     0              9411   3311  FALL       1
CHOOSE_CHANNEL_3_LC_10_20_7/in2   LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_fast_0_LC_12_20_1/in1
Capture Clock    : CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      11
I__706/I                              Odrv4                          0              7490   3311  FALL       1
I__706/O                              Odrv4                        649              8139   3311  FALL       1
I__713/I                              LocalMux                       0              8139   3311  FALL       1
I__713/O                              LocalMux                     768              8908   3311  FALL       1
I__722/I                              InMux                          0              8908   3311  FALL       1
I__722/O                              InMux                        503              9411   3311  FALL       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/in1  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/in0
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      11
I__706/I                           Odrv4                          0              7490   3311  FALL       1
I__706/O                           Odrv4                        649              8139   3311  FALL       1
I__714/I                           LocalMux                       0              8139   3311  FALL       1
I__714/O                           LocalMux                     768              8908   3311  FALL       1
I__724/I                           InMux                          0              8908   3311  FALL       1
I__724/O                           InMux                        503              9411   3311  FALL       1
CHOOSE_CHANNEL_2_LC_10_20_0/in0    LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/in2
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      11
I__706/I                              Odrv4                          0              7490   3311  FALL       1
I__706/O                              Odrv4                        649              8139   3311  FALL       1
I__713/I                              LocalMux                       0              8139   3311  FALL       1
I__713/O                              LocalMux                     768              8908   3311  FALL       1
I__723/I                              InMux                          0              8908   3311  FALL       1
I__723/O                              InMux                        503              9411   3311  FALL       1
I__729/I                              CascadeMux                     0              9411   3311  FALL       1
I__729/O                              CascadeMux                     0              9411   3311  FALL       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/in2  LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/in1
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1921
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9411
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      11
I__706/I                           Odrv4                          0              7490   3311  FALL       1
I__706/O                           Odrv4                        649              8139   3311  FALL       1
I__714/I                           LocalMux                       0              8139   3311  FALL       1
I__714/O                           LocalMux                     768              8908   3311  FALL       1
I__725/I                           InMux                          0              8908   3311  FALL       1
I__725/O                           InMux                        503              9411   3311  FALL       1
CHOOSE_CHANNEL_3_LC_10_20_7/in1    LogicCell40_SEQ_MODE_1000      0              9411   3311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : PPM_STATE_1_LC_11_22_4/in2
Capture Clock    : PPM_STATE_1_LC_11_22_4/clk
Hold Constraint  : 0p
Path slack       : 3364p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 1974
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9464
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                            LocalMux                       0              7490   2662  FALL       1
I__991/O                            LocalMux                     768              8259   2662  FALL       1
I__1000/I                           InMux                          0              8259   3364  FALL       1
I__1000/O                           InMux                        503              8762   3364  FALL       1
I__1009/I                           CascadeMux                     0              8762   3364  FALL       1
I__1009/O                           CascadeMux                     0              8762   3364  FALL       1
PPM_STATE_RNO_0_1_LC_11_22_3/in2    LogicCell40_SEQ_MODE_0000      0              8762   3364  FALL       1
PPM_STATE_RNO_0_1_LC_11_22_3/ltout  LogicCell40_SEQ_MODE_0000    702              9464   3364  RISE       1
I__516/I                            CascadeMux                     0              9464   3364  RISE       1
I__516/O                            CascadeMux                     0              9464   3364  RISE       1
PPM_STATE_1_LC_11_22_4/in2          LogicCell40_SEQ_MODE_1000      0              9464   3364  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : test_ledZ0_LC_8_26_7/in2
Capture Clock    : test_ledZ0_LC_8_26_7/clk
Hold Constraint  : 0p
Path slack       : 3404p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2014
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9504
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                        LocalMux                       0              7490   3404  FALL       1
I__216/O                        LocalMux                     768              8259   3404  FALL       1
I__218/I                        InMux                          0              8259   3404  FALL       1
I__218/O                        InMux                        503              8762   3404  FALL       1
test_led_RNO_0_LC_8_26_6/in1    LogicCell40_SEQ_MODE_0000      0              8762   3404  FALL       1
test_led_RNO_0_LC_8_26_6/ltout  LogicCell40_SEQ_MODE_0000    742              9504   3404  RISE       1
I__189/I                        CascadeMux                     0              9504   3404  RISE       1
I__189/O                        CascadeMux                     0              9504   3404  RISE       1
test_ledZ0_LC_8_26_7/in2        LogicCell40_SEQ_MODE_1000      0              9504   3404  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1066/I                                         ClkMux                         0              5212  RISE       1
I__1066/O                                         ClkMux                       887              6100  RISE       1
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_18_LC_10_23_3/lcout
Path End         : init_pulses_18_LC_10_23_3/in2
Capture Clock    : init_pulses_18_LC_10_23_3/clk
Hold Constraint  : 0p
Path slack       : 3510p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2120
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9610
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_18_LC_10_23_3/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   3510  FALL       2
I__1129/I                              LocalMux                       0              7490   3510  FALL       1
I__1129/O                              LocalMux                     768              8259   3510  FALL       1
I__1131/I                              InMux                          0              8259   3510  FALL       1
I__1131/O                              InMux                        503              8762   3510  FALL       1
init_pulses_RNO_0_18_LC_10_23_2/in0    LogicCell40_SEQ_MODE_0000      0              8762   3510  FALL       1
init_pulses_RNO_0_18_LC_10_23_2/ltout  LogicCell40_SEQ_MODE_0000    848              9610   3510  RISE       1
I__346/I                               CascadeMux                     0              9610   3510  RISE       1
I__346/O                               CascadeMux                     0              9610   3510  RISE       1
init_pulses_18_LC_10_23_3/in2          LogicCell40_SEQ_MODE_1000      0              9610   3510  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_25_1/lcout
Path End         : count_2_LC_9_25_1/in3
Capture Clock    : count_2_LC_9_25_1/clk
Hold Constraint  : 0p
Path slack       : 3523p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2133
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9623
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_25_1/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__203/I                            LocalMux                       0              7490   3523  FALL       1
I__203/O                            LocalMux                     768              8259   3523  FALL       1
I__205/I                            InMux                          0              8259   3523  FALL       1
I__205/O                            InMux                        503              8762   3523  FALL       1
I__208/I                            CascadeMux                     0              8762   3523  FALL       1
I__208/O                            CascadeMux                     0              8762   3523  FALL       1
count_1_cry_1_c_LC_9_25_0/in2       LogicCell40_SEQ_MODE_0000      0              8762   3523  FALL       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    358              9119   3523  FALL       2
I__200/I                            InMux                          0              9119   3523  FALL       1
I__200/O                            InMux                        503              9623   3523  FALL       1
count_2_LC_9_25_1/in3               LogicCell40_SEQ_MODE_1000      0              9623   3523  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_2_LC_9_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_8_25_1/lcout
Path End         : count_3_LC_9_25_2/in3
Capture Clock    : count_3_LC_9_25_2/clk
Hold Constraint  : 0p
Path slack       : 3801p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2411
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_8_25_1/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__203/I                            LocalMux                       0              7490   3523  FALL       1
I__203/O                            LocalMux                     768              8259   3523  FALL       1
I__205/I                            InMux                          0              8259   3523  FALL       1
I__205/O                            InMux                        503              8762   3523  FALL       1
I__208/I                            CascadeMux                     0              8762   3523  FALL       1
I__208/O                            CascadeMux                     0              8762   3523  FALL       1
count_1_cry_1_c_LC_9_25_0/in2       LogicCell40_SEQ_MODE_0000      0              8762   3523  FALL       1
count_1_cry_1_c_LC_9_25_0/carryout  LogicCell40_SEQ_MODE_0000    358              9119   3523  FALL       2
count_2_LC_9_25_1/carryin           LogicCell40_SEQ_MODE_1000      0              9119   3801  FALL       1
count_2_LC_9_25_1/carryout          LogicCell40_SEQ_MODE_1000    278              9398   3801  FALL       2
I__197/I                            InMux                          0              9398   3801  FALL       1
I__197/O                            InMux                        503              9901   3801  FALL       1
count_3_LC_9_25_2/in3               LogicCell40_SEQ_MODE_1000      0              9901   3801  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17_LC_11_28_1/lcout
Path End         : counter_18_LC_11_28_2/in3
Capture Clock    : counter_18_LC_11_28_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_17_LC_11_28_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__600/I                        LocalMux                       0              7490   2662  FALL       1
I__600/O                        LocalMux                     768              8259   2662  FALL       1
I__603/I                        InMux                          0              8259   2662  FALL       1
I__603/O                        InMux                        503              8762   2662  FALL       1
counter_17_LC_11_28_1/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_17_LC_11_28_1/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       1
I__611/I                        InMux                          0              9424   3828  FALL       1
I__611/O                        InMux                        503              9927   3828  FALL       1
counter_18_LC_11_28_2/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_18_LC_11_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_16_LC_11_28_0/lcout
Path End         : counter_17_LC_11_28_1/in3
Capture Clock    : counter_17_LC_11_28_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_16_LC_11_28_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1014/I                       LocalMux                       0              7490   2662  FALL       1
I__1014/O                       LocalMux                     768              8259   2662  FALL       1
I__1017/I                       InMux                          0              8259   2662  FALL       1
I__1017/O                       InMux                        503              8762   2662  FALL       1
counter_16_LC_11_28_0/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_16_LC_11_28_0/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__612/I                        InMux                          0              9424   3828  FALL       1
I__612/O                        InMux                        503              9927   3828  FALL       1
counter_17_LC_11_28_1/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_14_LC_11_27_6/lcout
Path End         : counter_15_LC_11_27_7/in3
Capture Clock    : counter_15_LC_11_27_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_14_LC_11_27_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__592/I                        LocalMux                       0              7490   2662  FALL       1
I__592/O                        LocalMux                     768              8259   2662  FALL       1
I__595/I                        InMux                          0              8259   2662  FALL       1
I__595/O                        InMux                        503              8762   2662  FALL       1
counter_14_LC_11_27_6/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_14_LC_11_27_6/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__614/I                        InMux                          0              9424   3828  FALL       1
I__614/O                        InMux                        503              9927   3828  FALL       1
counter_15_LC_11_27_7/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_13_LC_11_27_5/lcout
Path End         : counter_14_LC_11_27_6/in3
Capture Clock    : counter_14_LC_11_27_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_13_LC_11_27_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1174/I                       LocalMux                       0              7490   2662  FALL       1
I__1174/O                       LocalMux                     768              8259   2662  FALL       1
I__1177/I                       InMux                          0              8259   2662  FALL       1
I__1177/O                       InMux                        503              8762   2662  FALL       1
counter_13_LC_11_27_5/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_13_LC_11_27_5/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__615/I                        InMux                          0              9424   3828  FALL       1
I__615/O                        InMux                        503              9927   3828  FALL       1
counter_14_LC_11_27_6/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_12_LC_11_27_4/lcout
Path End         : counter_13_LC_11_27_5/in3
Capture Clock    : counter_13_LC_11_27_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_12_LC_11_27_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1182/I                       LocalMux                       0              7490   2662  FALL       1
I__1182/O                       LocalMux                     768              8259   2662  FALL       1
I__1185/I                       InMux                          0              8259   2662  FALL       1
I__1185/O                       InMux                        503              8762   2662  FALL       1
counter_12_LC_11_27_4/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_12_LC_11_27_4/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__616/I                        InMux                          0              9424   3828  FALL       1
I__616/O                        InMux                        503              9927   3828  FALL       1
counter_13_LC_11_27_5/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_11_LC_11_27_3/lcout
Path End         : counter_12_LC_11_27_4/in3
Capture Clock    : counter_12_LC_11_27_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_11_LC_11_27_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__906/I                        LocalMux                       0              7490   2662  FALL       1
I__906/O                        LocalMux                     768              8259   2662  FALL       1
I__909/I                        InMux                          0              8259   2662  FALL       1
I__909/O                        InMux                        503              8762   2662  FALL       1
counter_11_LC_11_27_3/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_11_LC_11_27_3/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__617/I                        InMux                          0              9424   3828  FALL       1
I__617/O                        InMux                        503              9927   3828  FALL       1
counter_12_LC_11_27_4/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_10_LC_11_27_2/lcout
Path End         : counter_11_LC_11_27_3/in3
Capture Clock    : counter_11_LC_11_27_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_10_LC_11_27_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1028/I                       LocalMux                       0              7490   2662  FALL       1
I__1028/O                       LocalMux                     768              8259   2662  FALL       1
I__1031/I                       InMux                          0              8259   2662  FALL       1
I__1031/O                       InMux                        503              8762   2662  FALL       1
counter_10_LC_11_27_2/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_10_LC_11_27_2/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__573/I                        InMux                          0              9424   3828  FALL       1
I__573/O                        InMux                        503              9927   3828  FALL       1
counter_11_LC_11_27_3/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_9_LC_11_27_1/lcout
Path End         : counter_10_LC_11_27_2/in3
Capture Clock    : counter_10_LC_11_27_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_9_LC_11_27_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1157/I                      LocalMux                       0              7490   2662  FALL       1
I__1157/O                      LocalMux                     768              8259   2662  FALL       1
I__1160/I                      InMux                          0              8259   2662  FALL       1
I__1160/O                      InMux                        503              8762   2662  FALL       1
counter_9_LC_11_27_1/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_9_LC_11_27_1/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__574/I                       InMux                          0              9424   3828  FALL       1
I__574/O                       InMux                        503              9927   3828  FALL       1
counter_10_LC_11_27_2/in3      LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_8_LC_11_27_0/lcout
Path End         : counter_9_LC_11_27_1/in3
Capture Clock    : counter_9_LC_11_27_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_8_LC_11_27_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1165/I                      LocalMux                       0              7490   2662  FALL       1
I__1165/O                      LocalMux                     768              8259   2662  FALL       1
I__1168/I                      InMux                          0              8259   2662  FALL       1
I__1168/O                      InMux                        503              8762   2662  FALL       1
counter_8_LC_11_27_0/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_8_LC_11_27_0/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__575/I                       InMux                          0              9424   3828  FALL       1
I__575/O                       InMux                        503              9927   3828  FALL       1
counter_9_LC_11_27_1/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_6_LC_11_26_6/lcout
Path End         : counter_7_LC_11_26_7/in3
Capture Clock    : counter_7_LC_11_26_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_6_LC_11_26_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__919/I                       LocalMux                       0              7490   2662  FALL       1
I__919/O                       LocalMux                     768              8259   2662  FALL       1
I__922/I                       InMux                          0              8259   2662  FALL       1
I__922/O                       InMux                        503              8762   2662  FALL       1
counter_6_LC_11_26_6/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_6_LC_11_26_6/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__577/I                       InMux                          0              9424   3828  FALL       1
I__577/O                       InMux                        503              9927   3828  FALL       1
counter_7_LC_11_26_7/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_5_LC_11_26_5/lcout
Path End         : counter_6_LC_11_26_6/in3
Capture Clock    : counter_6_LC_11_26_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_5_LC_11_26_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__879/I                       LocalMux                       0              7490   2662  FALL       1
I__879/O                       LocalMux                     768              8259   2662  FALL       1
I__882/I                       InMux                          0              8259   2662  FALL       1
I__882/O                       InMux                        503              8762   2662  FALL       1
counter_5_LC_11_26_5/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_5_LC_11_26_5/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__578/I                       InMux                          0              9424   3828  FALL       1
I__578/O                       InMux                        503              9927   3828  FALL       1
counter_6_LC_11_26_6/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_4_LC_11_26_4/lcout
Path End         : counter_5_LC_11_26_5/in3
Capture Clock    : counter_5_LC_11_26_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_4_LC_11_26_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__870/I                       LocalMux                       0              7490   2662  FALL       1
I__870/O                       LocalMux                     768              8259   2662  FALL       1
I__873/I                       InMux                          0              8259   2662  FALL       1
I__873/O                       InMux                        503              8762   2662  FALL       1
counter_4_LC_11_26_4/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_4_LC_11_26_4/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__579/I                       InMux                          0              9424   3828  FALL       1
I__579/O                       InMux                        503              9927   3828  FALL       1
counter_5_LC_11_26_5/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_11_26_3/lcout
Path End         : counter_4_LC_11_26_4/in3
Capture Clock    : counter_4_LC_11_26_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_11_26_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1036/I                      LocalMux                       0              7490   2662  FALL       1
I__1036/O                      LocalMux                     768              8259   2662  FALL       1
I__1039/I                      InMux                          0              8259   2662  FALL       1
I__1039/O                      InMux                        503              8762   2662  FALL       1
counter_3_LC_11_26_3/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_3_LC_11_26_3/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__580/I                       InMux                          0              9424   3828  FALL       1
I__580/O                       InMux                        503              9927   3828  FALL       1
counter_4_LC_11_26_4/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_11_26_2/lcout
Path End         : counter_3_LC_11_26_3/in3
Capture Clock    : counter_3_LC_11_26_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_11_26_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1022/I                      LocalMux                       0              7490   2662  FALL       1
I__1022/O                      LocalMux                     768              8259   2662  FALL       1
I__1025/I                      InMux                          0              8259   2662  FALL       1
I__1025/O                      InMux                        503              8762   2662  FALL       1
counter_2_LC_11_26_2/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_2_LC_11_26_2/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__581/I                       InMux                          0              9424   3828  FALL       1
I__581/O                       InMux                        503              9927   3828  FALL       1
counter_3_LC_11_26_3/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_11_26_1/lcout
Path End         : counter_2_LC_11_26_2/in3
Capture Clock    : counter_2_LC_11_26_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_11_26_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__585/I                       LocalMux                       0              7490   2662  FALL       1
I__585/O                       LocalMux                     768              8259   2662  FALL       1
I__588/I                       InMux                          0              8259   2662  FALL       1
I__588/O                       InMux                        503              8762   2662  FALL       1
counter_1_LC_11_26_1/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_1_LC_11_26_1/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__582/I                       InMux                          0              9424   3828  FALL       1
I__582/O                       InMux                        503              9927   3828  FALL       1
counter_2_LC_11_26_2/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_11_26_0/lcout
Path End         : counter_1_LC_11_26_1/in3
Capture Clock    : counter_1_LC_11_26_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_11_26_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__913/I                       LocalMux                       0              7490   2662  FALL       1
I__913/O                       LocalMux                     768              8259   2662  FALL       1
I__916/I                       InMux                          0              8259   2662  FALL       1
I__916/O                       InMux                        503              8762   2662  FALL       1
counter_0_LC_11_26_0/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
counter_0_LC_11_26_0/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__539/I                       InMux                          0              9424   3828  FALL       1
I__539/O                       InMux                        503              9927   3828  FALL       1
counter_1_LC_11_26_1/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_13_LC_9_26_4/in3
Capture Clock    : count_13_LC_9_26_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__217/I                     LocalMux                       0              7490   2662  FALL       1
I__217/O                     LocalMux                     768              8259   2662  FALL       1
I__220/I                     InMux                          0              8259   2662  FALL       1
I__220/O                     InMux                        503              8762   2662  FALL       1
count_12_LC_9_26_3/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_12_LC_9_26_3/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       1
I__285/I                     InMux                          0              9424   3828  FALL       1
I__285/O                     InMux                        503              9927   3828  FALL       1
count_13_LC_9_26_4/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_13_LC_9_26_4/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_9_26_2/lcout
Path End         : count_12_LC_9_26_3/in3
Capture Clock    : count_12_LC_9_26_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_9_26_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__223/I                     LocalMux                       0              7490   2662  FALL       1
I__223/O                     LocalMux                     768              8259   2662  FALL       1
I__225/I                     InMux                          0              8259   2662  FALL       1
I__225/O                     InMux                        503              8762   2662  FALL       1
count_11_LC_9_26_2/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_11_LC_9_26_2/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__215/I                     InMux                          0              9424   3828  FALL       1
I__215/O                     InMux                        503              9927   3828  FALL       1
count_12_LC_9_26_3/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_9_26_1/lcout
Path End         : count_11_LC_9_26_2/in3
Capture Clock    : count_11_LC_9_26_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_9_26_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__228/I                     LocalMux                       0              7490   2662  FALL       1
I__228/O                     LocalMux                     768              8259   2662  FALL       1
I__230/I                     InMux                          0              8259   2662  FALL       1
I__230/O                     InMux                        503              8762   2662  FALL       1
count_10_LC_9_26_1/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_10_LC_9_26_1/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__221/I                     InMux                          0              9424   3828  FALL       1
I__221/O                     InMux                        503              9927   3828  FALL       1
count_11_LC_9_26_2/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_9_26_0/lcout
Path End         : count_10_LC_9_26_1/in3
Capture Clock    : count_10_LC_9_26_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_9_26_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__233/I                    LocalMux                       0              7490   2662  FALL       1
I__233/O                    LocalMux                     768              8259   2662  FALL       1
I__235/I                    InMux                          0              8259   2662  FALL       1
I__235/O                    InMux                        503              8762   2662  FALL       1
count_9_LC_9_26_0/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_9_LC_9_26_0/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__226/I                    InMux                          0              9424   3828  FALL       1
I__226/O                    InMux                        503              9927   3828  FALL       1
count_10_LC_9_26_1/in3      LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_9_25_6/lcout
Path End         : count_8_LC_9_25_7/in3
Capture Clock    : count_8_LC_9_25_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_9_25_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__244/I                    LocalMux                       0              7490   2662  FALL       1
I__244/O                    LocalMux                     768              8259   2662  FALL       1
I__246/I                    InMux                          0              8259   2662  FALL       1
I__246/O                    InMux                        503              8762   2662  FALL       1
count_7_LC_9_25_6/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_7_LC_9_25_6/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__236/I                    InMux                          0              9424   3828  FALL       1
I__236/O                    InMux                        503              9927   3828  FALL       1
count_8_LC_9_25_7/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_9_25_5/lcout
Path End         : count_7_LC_9_25_6/in3
Capture Clock    : count_7_LC_9_25_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_9_25_5/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__249/I                    LocalMux                       0              7490   2662  FALL       1
I__249/O                    LocalMux                     768              8259   2662  FALL       1
I__251/I                    InMux                          0              8259   2662  FALL       1
I__251/O                    InMux                        503              8762   2662  FALL       1
count_6_LC_9_25_5/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_6_LC_9_25_5/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__242/I                    InMux                          0              9424   3828  FALL       1
I__242/O                    InMux                        503              9927   3828  FALL       1
count_7_LC_9_25_6/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_9_25_4/lcout
Path End         : count_6_LC_9_25_5/in3
Capture Clock    : count_6_LC_9_25_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_9_25_4/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__254/I                    LocalMux                       0              7490   2662  FALL       1
I__254/O                    LocalMux                     768              8259   2662  FALL       1
I__256/I                    InMux                          0              8259   2662  FALL       1
I__256/O                    InMux                        503              8762   2662  FALL       1
count_5_LC_9_25_4/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_5_LC_9_25_4/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__247/I                    InMux                          0              9424   3828  FALL       1
I__247/O                    InMux                        503              9927   3828  FALL       1
count_6_LC_9_25_5/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_9_25_3/lcout
Path End         : count_5_LC_9_25_4/in3
Capture Clock    : count_5_LC_9_25_4/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_9_25_3/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__258/I                    LocalMux                       0              7490   2662  FALL       1
I__258/O                    LocalMux                     768              8259   2662  FALL       1
I__259/I                    InMux                          0              8259   2662  FALL       1
I__259/O                    InMux                        503              8762   2662  FALL       1
count_4_LC_9_25_3/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_4_LC_9_25_3/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__252/I                    InMux                          0              9424   3828  FALL       1
I__252/O                    InMux                        503              9927   3828  FALL       1
count_5_LC_9_25_4/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_9_25_2/lcout
Path End         : count_4_LC_9_25_3/in3
Capture Clock    : count_4_LC_9_25_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2437
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_9_25_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       1
I__198/I                    LocalMux                       0              7490   2662  FALL       1
I__198/O                    LocalMux                     768              8259   2662  FALL       1
I__199/I                    InMux                          0              8259   2662  FALL       1
I__199/O                    InMux                        503              8762   2662  FALL       1
count_3_LC_9_25_2/in1       LogicCell40_SEQ_MODE_1000      0              8762   3828  FALL       1
count_3_LC_9_25_2/carryout  LogicCell40_SEQ_MODE_1000    662              9424   3828  FALL       2
I__257/I                    InMux                          0              9424   3828  FALL       1
I__257/O                    InMux                        503              9927   3828  FALL       1
count_4_LC_9_25_3/in3       LogicCell40_SEQ_MODE_1000      0              9927   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_12_LC_9_22_0/lcout
Path End         : pulses2count_12_LC_12_24_3/in3
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2464
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9954
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_12_LC_9_22_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__829/I                        Odrv4                          0              7490   3854  FALL       1
I__829/O                        Odrv4                        649              8139   3854  FALL       1
I__831/I                        Span4Mux_h                     0              8139   3854  FALL       1
I__831/O                        Span4Mux_h                   543              8682   3854  FALL       1
I__832/I                        LocalMux                       0              8682   3854  FALL       1
I__832/O                        LocalMux                     768              9451   3854  FALL       1
I__833/I                        InMux                          0              9451   3854  FALL       1
I__833/O                        InMux                        503              9954   3854  FALL       1
pulses2count_12_LC_12_24_3/in3  LogicCell40_SEQ_MODE_1000      0              9954   3854  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_2_LC_9_21_7/lcout
Path End         : pulses2count_2_LC_12_24_7/in3
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2464
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9954
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_2_LC_9_21_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__796/I                       Odrv4                          0              7490   3854  FALL       1
I__796/O                       Odrv4                        649              8139   3854  FALL       1
I__798/I                       Span4Mux_h                     0              8139   3854  FALL       1
I__798/O                       Span4Mux_h                   543              8682   3854  FALL       1
I__799/I                       LocalMux                       0              8682   3854  FALL       1
I__799/O                       LocalMux                     768              9451   3854  FALL       1
I__800/I                       InMux                          0              9451   3854  FALL       1
I__800/O                       InMux                        503              9954   3854  FALL       1
pulses2count_2_LC_12_24_7/in3  LogicCell40_SEQ_MODE_1000      0              9954   3854  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_7_LC_9_21_5/lcout
Path End         : pulses2count_7_LC_11_23_2/in1
Capture Clock    : pulses2count_7_LC_11_23_2/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2464
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9954
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_7_LC_9_21_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__469/I                       Odrv4                          0              7490   3854  FALL       1
I__469/O                       Odrv4                        649              8139   3854  FALL       1
I__471/I                       Span4Mux_h                     0              8139   3854  FALL       1
I__471/O                       Span4Mux_h                   543              8682   3854  FALL       1
I__472/I                       LocalMux                       0              8682   3854  FALL       1
I__472/O                       LocalMux                     768              9451   3854  FALL       1
I__473/I                       InMux                          0              9451   3854  FALL       1
I__473/O                       InMux                        503              9954   3854  FALL       1
pulses2count_7_LC_11_23_2/in1  LogicCell40_SEQ_MODE_1000      0              9954   3854  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1065/I                                         ClkMux                         0              5212  RISE       1
I__1065/O                                         ClkMux                       887              6100  RISE       1
pulses2count_7_LC_11_23_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_3_LC_9_21_4/lcout
Path End         : pulses2count_3_LC_12_24_1/in3
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2464
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9954
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_3_LC_9_21_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__844/I                       Odrv4                          0              7490   3854  FALL       1
I__844/O                       Odrv4                        649              8139   3854  FALL       1
I__846/I                       Span4Mux_h                     0              8139   3854  FALL       1
I__846/O                       Span4Mux_h                   543              8682   3854  FALL       1
I__847/I                       LocalMux                       0              8682   3854  FALL       1
I__847/O                       LocalMux                     768              9451   3854  FALL       1
I__848/I                       InMux                          0              9451   3854  FALL       1
I__848/O                       InMux                        503              9954   3854  FALL       1
pulses2count_3_LC_12_24_1/in3  LogicCell40_SEQ_MODE_1000      0              9954   3854  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_1_LC_9_21_3/lcout
Path End         : pulses2count_1_LC_12_24_2/in2
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2464
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9954
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_1_LC_9_21_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__837/I                       Odrv4                          0              7490   3854  FALL       1
I__837/O                       Odrv4                        649              8139   3854  FALL       1
I__839/I                       Span4Mux_h                     0              8139   3854  FALL       1
I__839/O                       Span4Mux_h                   543              8682   3854  FALL       1
I__840/I                       LocalMux                       0              8682   3854  FALL       1
I__840/O                       LocalMux                     768              9451   3854  FALL       1
I__841/I                       InMux                          0              9451   3854  FALL       1
I__841/O                       InMux                        503              9954   3854  FALL       1
I__842/I                       CascadeMux                     0              9954   3854  FALL       1
I__842/O                       CascadeMux                     0              9954   3854  FALL       1
pulses2count_1_LC_12_24_2/in2  LogicCell40_SEQ_MODE_1000      0              9954   3854  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/in0
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2464
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9954
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL      11
I__679/I                              Odrv4                          0              7490   3311  FALL       1
I__679/O                              Odrv4                        649              8139   3311  FALL       1
I__687/I                              Span4Mux_h                     0              8139   3854  FALL       1
I__687/O                              Span4Mux_h                   543              8682   3854  FALL       1
I__696/I                              LocalMux                       0              8682   3854  FALL       1
I__696/O                              LocalMux                     768              9451   3854  FALL       1
I__701/I                              InMux                          0              9451   3854  FALL       1
I__701/O                              InMux                        503              9954   3854  FALL       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/in0  LogicCell40_SEQ_MODE_1000      0              9954   3854  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/in1
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Hold Constraint  : 0p
Path slack       : 3854p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2464
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9954
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout      LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL      11
I__679/I                              Odrv4                          0              7490   3311  FALL       1
I__679/O                              Odrv4                        649              8139   3311  FALL       1
I__687/I                              Span4Mux_h                     0              8139   3854  FALL       1
I__687/O                              Span4Mux_h                   543              8682   3854  FALL       1
I__696/I                              LocalMux                       0              8682   3854  FALL       1
I__696/O                              LocalMux                     768              9451   3854  FALL       1
I__702/I                              InMux                          0              9451   3854  FALL       1
I__702/O                              InMux                        503              9954   3854  FALL       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/in1  LogicCell40_SEQ_MODE_1000      0              9954   3854  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_fast_0_LC_12_20_1/in0
Capture Clock    : CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2504
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9994
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      10
I__648/I                              Odrv12                         0              7490   3894  FALL       1
I__648/O                              Odrv12                      1232              8722   3894  FALL       1
I__656/I                              LocalMux                       0              8722   3894  FALL       1
I__656/O                              LocalMux                     768              9490   3894  FALL       1
I__665/I                              InMux                          0              9490   3894  FALL       1
I__665/O                              InMux                        503              9994   3894  FALL       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/in0  LogicCell40_SEQ_MODE_1000      0              9994   3894  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/in2
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         6100
+ Clock To Q                                      1391
+ Data Path Delay                                 2504
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     9994
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      10
I__648/I                              Odrv12                         0              7490   3894  FALL       1
I__648/O                              Odrv12                      1232              8722   3894  FALL       1
I__656/I                              LocalMux                       0              8722   3894  FALL       1
I__656/O                              LocalMux                     768              9490   3894  FALL       1
I__666/I                              InMux                          0              9490   3894  FALL       1
I__666/O                              InMux                        503              9994   3894  FALL       1
I__672/I                              CascadeMux                     0              9994   3894  FALL       1
I__672/O                              CascadeMux                     0              9994   3894  FALL       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/in2  LogicCell40_SEQ_MODE_1000      0              9994   3894  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_16_LC_10_23_5/lcout
Path End         : pulses2count_16_LC_12_24_4/in1
Capture Clock    : pulses2count_16_LC_12_24_4/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_16_LC_10_23_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__820/I                         Odrv4                          0              7490   3960  FALL       1
I__820/O                         Odrv4                        649              8139   3960  FALL       1
I__822/I                         Span4Mux_v                     0              8139   3960  FALL       1
I__822/O                         Span4Mux_v                   649              8788   3960  FALL       1
I__823/I                         LocalMux                       0              8788   3960  FALL       1
I__823/O                         LocalMux                     768              9557   3960  FALL       1
I__824/I                         InMux                          0              9557   3960  FALL       1
I__824/O                         InMux                        503             10060   3960  FALL       1
pulses2count_16_LC_12_24_4/in1   LogicCell40_SEQ_MODE_1000      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_16_LC_12_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_9_LC_9_23_3/lcout
Path End         : pulses2count_9_LC_12_27_2/in1
Capture Clock    : pulses2count_9_LC_12_27_2/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_9_LC_9_23_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__1138/I                      Odrv4                          0              7490   3960  FALL       1
I__1138/O                      Odrv4                        649              8139   3960  FALL       1
I__1140/I                      Span4Mux_v                     0              8139   3960  FALL       1
I__1140/O                      Span4Mux_v                   649              8788   3960  FALL       1
I__1141/I                      LocalMux                       0              8788   3960  FALL       1
I__1141/O                      LocalMux                     768              9557   3960  FALL       1
I__1142/I                      InMux                          0              9557   3960  FALL       1
I__1142/O                      InMux                        503             10060   3960  FALL       1
pulses2count_9_LC_12_27_2/in1  LogicCell40_SEQ_MODE_1000      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_9_LC_12_27_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_14_LC_9_22_2/lcout
Path End         : pulses2count_14_LC_10_24_7/in3
Capture Clock    : pulses2count_14_LC_10_24_7/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_14_LC_9_22_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__357/I                        Odrv4                          0              7490   3960  FALL       1
I__357/O                        Odrv4                        649              8139   3960  FALL       1
I__359/I                        Span4Mux_v                     0              8139   3960  FALL       1
I__359/O                        Span4Mux_v                   649              8788   3960  FALL       1
I__360/I                        LocalMux                       0              8788   3960  FALL       1
I__360/O                        LocalMux                     768              9557   3960  FALL       1
I__361/I                        InMux                          0              9557   3960  FALL       1
I__361/O                        InMux                        503             10060   3960  FALL       1
pulses2count_14_LC_10_24_7/in3  LogicCell40_SEQ_MODE_1000      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_14_LC_10_24_7/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_5_LC_9_21_1/lcout
Path End         : pulses2count_5_LC_12_25_3/in1
Capture Clock    : pulses2count_5_LC_12_25_3/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_5_LC_9_21_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__782/I                       Odrv4                          0              7490   3960  FALL       1
I__782/O                       Odrv4                        649              8139   3960  FALL       1
I__784/I                       Span4Mux_v                     0              8139   3960  FALL       1
I__784/O                       Span4Mux_v                   649              8788   3960  FALL       1
I__785/I                       LocalMux                       0              8788   3960  FALL       1
I__785/O                       LocalMux                     768              9557   3960  FALL       1
I__786/I                       InMux                          0              9557   3960  FALL       1
I__786/O                       InMux                        503             10060   3960  FALL       1
pulses2count_5_LC_12_25_3/in1  LogicCell40_SEQ_MODE_1000      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1057/I                                         ClkMux                         0              5212  RISE       1
I__1057/O                                         ClkMux                       887              6100  RISE       1
pulses2count_5_LC_12_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_4_LC_9_21_0/lcout
Path End         : pulses2count_4_LC_13_25_3/in1
Capture Clock    : pulses2count_4_LC_13_25_3/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_4_LC_9_21_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__1111/I                      Odrv4                          0              7490   3960  FALL       1
I__1111/O                      Odrv4                        649              8139   3960  FALL       1
I__1113/I                      Span4Mux_v                     0              8139   3960  FALL       1
I__1113/O                      Span4Mux_v                   649              8788   3960  FALL       1
I__1114/I                      LocalMux                       0              8788   3960  FALL       1
I__1114/O                      LocalMux                     768              9557   3960  FALL       1
I__1115/I                      InMux                          0              9557   3960  FALL       1
I__1115/O                      InMux                        503             10060   3960  FALL       1
pulses2count_4_LC_13_25_3/in1  LogicCell40_SEQ_MODE_1000      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1061/I                                         ClkMux                         0              5212  RISE       1
I__1061/O                                         ClkMux                       887              6100  RISE       1
pulses2count_4_LC_13_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : PPM_STATE_0_LC_12_22_0/in0
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__622/I                          Odrv4                          0              7490   3311  FALL       1
I__622/O                          Odrv4                        649              8139   3311  FALL       1
I__634/I                          Span4Mux_v                     0              8139   3960  FALL       1
I__634/O                          Span4Mux_v                   649              8788   3960  FALL       1
I__642/I                          LocalMux                       0              8788   3960  FALL       1
I__642/O                          LocalMux                     768              9557   3960  FALL       1
I__644/I                          InMux                          0              9557   3960  FALL       1
I__644/O                          InMux                        503             10060   3960  FALL       1
PPM_STATE_0_LC_12_22_0/in0        LogicCell40_SEQ_MODE_1001      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_1_LC_9_20_0/lcout
Path End         : PPM_STATE_1_LC_11_22_4/in0
Capture Clock    : PPM_STATE_1_LC_11_22_4/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_1_LC_9_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL      11
I__679/I                          Odrv4                          0              7490   3311  FALL       1
I__679/O                          Odrv4                        649              8139   3311  FALL       1
I__684/I                          Span4Mux_v                     0              8139   3960  FALL       1
I__684/O                          Span4Mux_v                   649              8788   3960  FALL       1
I__692/I                          LocalMux                       0              8788   3960  FALL       1
I__692/O                          LocalMux                     768              9557   3960  FALL       1
I__699/I                          InMux                          0              9557   3960  FALL       1
I__699/O                          InMux                        503             10060   3960  FALL       1
PPM_STATE_1_LC_11_22_4/in0        LogicCell40_SEQ_MODE_1000      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_2_LC_10_20_0/lcout
Path End         : pulses2count_11_LC_10_24_6/in3
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_2_LC_10_20_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      11
I__703/I                           Odrv4                          0              7490   3960  FALL       1
I__703/O                           Odrv4                        649              8139   3960  FALL       1
I__709/I                           Span4Mux_v                     0              8139   3960  FALL       1
I__709/O                           Span4Mux_v                   649              8788   3960  FALL       1
I__718/I                           LocalMux                       0              8788   3960  FALL       1
I__718/O                           LocalMux                     768              9557   3960  FALL       1
I__727/I                           InMux                          0              9557   3960  FALL       1
I__727/O                           InMux                        503             10060   3960  FALL       1
pulses2count_11_LC_10_24_6/in3     LogicCell40_SEQ_MODE_1000      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_18_LC_10_23_3/lcout
Path End         : pulses2count_18_LC_12_27_6/in1
Capture Clock    : pulses2count_18_LC_12_27_6/clk
Hold Constraint  : 0p
Path slack       : 3960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_18_LC_10_23_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   3510  FALL       2
I__1130/I                        Odrv4                          0              7490   3960  FALL       1
I__1130/O                        Odrv4                        649              8139   3960  FALL       1
I__1132/I                        Span4Mux_v                     0              8139   3960  FALL       1
I__1132/O                        Span4Mux_v                   649              8788   3960  FALL       1
I__1133/I                        LocalMux                       0              8788   3960  FALL       1
I__1133/O                        LocalMux                     768              9557   3960  FALL       1
I__1134/I                        InMux                          0              9557   3960  FALL       1
I__1134/O                        InMux                        503             10060   3960  FALL       1
pulses2count_18_LC_12_27_6/in1   LogicCell40_SEQ_MODE_1000      0             10060   3960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_18_LC_12_27_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_15_LC_11_27_7/lcout
Path End         : counter_16_LC_11_28_0/in3
Capture Clock    : counter_16_LC_11_28_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2888
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_15_LC_11_27_7/lcout       LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__892/I                          LocalMux                       0              7490   2662  FALL       1
I__892/O                          LocalMux                     768              8259   2662  FALL       1
I__895/I                          InMux                          0              8259   2662  FALL       1
I__895/O                          InMux                        503              8762   2662  FALL       1
counter_15_LC_11_27_7/in1         LogicCell40_SEQ_MODE_1000      0              8762   4278  FALL       1
counter_15_LC_11_27_7/carryout    LogicCell40_SEQ_MODE_1000    662              9424   4278  FALL       1
IN_MUX_bfv_11_28_0_/carryinitin   ICE_CARRY_IN_MUX               0              9424   4278  FALL       1
IN_MUX_bfv_11_28_0_/carryinitout  ICE_CARRY_IN_MUX             450              9874   4278  FALL       2
I__613/I                          InMux                          0              9874   4278  FALL       1
I__613/O                          InMux                        503             10378   4278  FALL       1
counter_16_LC_11_28_0/in3         LogicCell40_SEQ_MODE_1000      0             10378   4278  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_7_LC_11_26_7/lcout
Path End         : counter_8_LC_11_27_0/in3
Capture Clock    : counter_8_LC_11_27_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2888
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_7_LC_11_26_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__899/I                          LocalMux                       0              7490   2662  FALL       1
I__899/O                          LocalMux                     768              8259   2662  FALL       1
I__902/I                          InMux                          0              8259   2662  FALL       1
I__902/O                          InMux                        503              8762   2662  FALL       1
counter_7_LC_11_26_7/in1          LogicCell40_SEQ_MODE_1000      0              8762   4278  FALL       1
counter_7_LC_11_26_7/carryout     LogicCell40_SEQ_MODE_1000    662              9424   4278  FALL       1
IN_MUX_bfv_11_27_0_/carryinitin   ICE_CARRY_IN_MUX               0              9424   4278  FALL       1
IN_MUX_bfv_11_27_0_/carryinitout  ICE_CARRY_IN_MUX             450              9874   4278  FALL       2
I__576/I                          InMux                          0              9874   4278  FALL       1
I__576/O                          InMux                        503             10378   4278  FALL       1
counter_8_LC_11_27_0/in3          LogicCell40_SEQ_MODE_1000      0             10378   4278  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_9_25_7/lcout
Path End         : count_9_LC_9_26_0/in3
Capture Clock    : count_9_LC_9_26_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  2888
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10378
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_9_25_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__238/I                         LocalMux                       0              7490   2662  FALL       1
I__238/O                         LocalMux                     768              8259   2662  FALL       1
I__240/I                         InMux                          0              8259   2662  FALL       1
I__240/O                         InMux                        503              8762   2662  FALL       1
count_8_LC_9_25_7/in1            LogicCell40_SEQ_MODE_1000      0              8762   4278  FALL       1
count_8_LC_9_25_7/carryout       LogicCell40_SEQ_MODE_1000    662              9424   4278  FALL       1
IN_MUX_bfv_9_26_0_/carryinitin   ICE_CARRY_IN_MUX               0              9424   4278  FALL       1
IN_MUX_bfv_9_26_0_/carryinitout  ICE_CARRY_IN_MUX             450              9874   4278  FALL       2
I__231/I                         InMux                          0              9874   4278  FALL       1
I__231/O                         InMux                        503             10378   4278  FALL       1
count_9_LC_9_26_0/in3            LogicCell40_SEQ_MODE_1000      0             10378   4278  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_8_LC_9_22_4/lcout
Path End         : pulses2count_8_LC_12_27_1/in3
Capture Clock    : pulses2count_8_LC_12_27_1/clk
Hold Constraint  : 0p
Path slack       : 4503p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3113
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10603
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_8_LC_9_22_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7490   4503  FALL       2
I__1146/I                      Odrv4                          0              7490   4503  FALL       1
I__1146/O                      Odrv4                        649              8139   4503  FALL       1
I__1148/I                      Span4Mux_h                     0              8139   4503  FALL       1
I__1148/O                      Span4Mux_h                   543              8682   4503  FALL       1
I__1149/I                      Span4Mux_v                     0              8682   4503  FALL       1
I__1149/O                      Span4Mux_v                   649              9331   4503  FALL       1
I__1150/I                      LocalMux                       0              9331   4503  FALL       1
I__1150/O                      LocalMux                     768             10100   4503  FALL       1
I__1151/I                      InMux                          0             10100   4503  FALL       1
I__1151/O                      InMux                        503             10603   4503  FALL       1
pulses2count_8_LC_12_27_1/in3  LogicCell40_SEQ_MODE_1000      0             10603   4503  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_8_LC_12_27_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_0_LC_9_22_7/in2
Capture Clock    : init_pulses_0_LC_9_22_7/clk
Hold Constraint  : 0p
Path slack       : 4596p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3206
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10696
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/ltout  LogicCell40_SEQ_MODE_0000    702             10696   4596  RISE       1
I__213/I                                     CascadeMux                     0             10696   4596  RISE       1
I__213/O                                     CascadeMux                     0             10696   4596  RISE       1
init_pulses_0_LC_9_22_7/in2                  LogicCell40_SEQ_MODE_1000      0             10696   4596  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_2_LC_9_21_7/in0
Capture Clock    : init_pulses_2_LC_9_21_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__370/I                                  LocalMux                       0              9636   4808  FALL       1
I__370/O                                  LocalMux                     768             10404   4808  FALL       1
I__377/I                                  InMux                          0             10404   4808  FALL       1
I__377/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_2_LC_9_21_7/in0               LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_11_LC_9_22_3/in0
Capture Clock    : init_pulses_11_LC_9_22_3/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__371/I                                  LocalMux                       0              9636   4808  FALL       1
I__371/O                                  LocalMux                     768             10404   4808  FALL       1
I__380/I                                  InMux                          0             10404   4808  FALL       1
I__380/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_11_LC_9_22_3/in0              LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_3_LC_9_21_4/in0
Capture Clock    : init_pulses_3_LC_9_21_4/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__372/I                                  LocalMux                       0              9636   4808  FALL       1
I__372/O                                  LocalMux                     768             10404   4808  FALL       1
I__385/I                                  InMux                          0             10404   4808  FALL       1
I__385/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_3_LC_9_21_4/in0               LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_0_LC_9_22_7/in3
Capture Clock    : init_pulses_0_LC_9_22_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__373/I                                  LocalMux                       0              9636   4808  FALL       1
I__373/O                                  LocalMux                     768             10404   4808  FALL       1
I__388/I                                  InMux                          0             10404   4808  FALL       1
I__388/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_0_LC_9_22_7/in3               LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_5_LC_9_21_1/in0
Capture Clock    : init_pulses_5_LC_9_21_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__370/I                                  LocalMux                       0              9636   4808  FALL       1
I__370/O                                  LocalMux                     768             10404   4808  FALL       1
I__378/I                                  InMux                          0             10404   4808  FALL       1
I__378/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_5_LC_9_21_1/in0               LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_7_LC_9_21_5/in0
Capture Clock    : init_pulses_7_LC_9_21_5/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__370/I                                  LocalMux                       0              9636   4808  FALL       1
I__370/O                                  LocalMux                     768             10404   4808  FALL       1
I__379/I                                  InMux                          0             10404   4808  FALL       1
I__379/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_7_LC_9_21_5/in0               LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_13_LC_9_22_1/in0
Capture Clock    : init_pulses_13_LC_9_22_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__371/I                                  LocalMux                       0              9636   4808  FALL       1
I__371/O                                  LocalMux                     768             10404   4808  FALL       1
I__381/I                                  InMux                          0             10404   4808  FALL       1
I__381/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_13_LC_9_22_1/in0              LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_12_LC_9_22_0/in1
Capture Clock    : init_pulses_12_LC_9_22_0/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__371/I                                  LocalMux                       0              9636   4808  FALL       1
I__371/O                                  LocalMux                     768             10404   4808  FALL       1
I__382/I                                  InMux                          0             10404   4808  FALL       1
I__382/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_12_LC_9_22_0/in1              LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_14_LC_9_22_2/in1
Capture Clock    : init_pulses_14_LC_9_22_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__371/I                                  LocalMux                       0              9636   4808  FALL       1
I__371/O                                  LocalMux                     768             10404   4808  FALL       1
I__383/I                                  InMux                          0             10404   4808  FALL       1
I__383/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_14_LC_9_22_2/in1              LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_8_LC_9_22_4/in1
Capture Clock    : init_pulses_8_LC_9_22_4/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__371/I                                  LocalMux                       0              9636   4808  FALL       1
I__371/O                                  LocalMux                     768             10404   4808  FALL       1
I__384/I                                  InMux                          0             10404   4808  FALL       1
I__384/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_8_LC_9_22_4/in1               LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_4_LC_9_21_0/in0
Capture Clock    : init_pulses_4_LC_9_21_0/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__372/I                                  LocalMux                       0              9636   4808  FALL       1
I__372/O                                  LocalMux                     768             10404   4808  FALL       1
I__386/I                                  InMux                          0             10404   4808  FALL       1
I__386/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_4_LC_9_21_0/in0               LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_6_LC_9_21_6/in0
Capture Clock    : init_pulses_6_LC_9_21_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__372/I                                  LocalMux                       0              9636   4808  FALL       1
I__372/O                                  LocalMux                     768             10404   4808  FALL       1
I__387/I                                  InMux                          0             10404   4808  FALL       1
I__387/O                                  InMux                        503             10907   4808  FALL       1
init_pulses_6_LC_9_21_6/in0               LogicCell40_SEQ_MODE_1000      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : PPM_STATE_0_LC_12_22_0/in2
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3417
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     10907
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__993/I                            LocalMux                       0              7490   4808  FALL       1
I__993/O                            LocalMux                     768              8259   4808  FALL       1
I__1004/I                           InMux                          0              8259   4808  FALL       1
I__1004/O                           InMux                        503              8762   4808  FALL       1
PPM_STATE_RNO_1_0_LC_12_23_0/in3    LogicCell40_SEQ_MODE_0000      0              8762   4808  FALL       1
PPM_STATE_RNO_1_0_LC_12_23_0/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL       1
I__730/I                            LocalMux                       0              9636   4808  FALL       1
I__730/O                            LocalMux                     768             10404   4808  FALL       1
I__731/I                            InMux                          0             10404   4808  FALL       1
I__731/O                            InMux                        503             10907   4808  FALL       1
I__732/I                            CascadeMux                     0             10907   4808  FALL       1
I__732/O                            CascadeMux                     0             10907   4808  FALL       1
PPM_STATE_0_LC_12_22_0/in2          LogicCell40_SEQ_MODE_1001      0             10907   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_6_LC_9_21_6/lcout
Path End         : init_pulses_6_LC_9_21_6/in3
Capture Clock    : init_pulses_6_LC_9_21_6/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3749
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_6_LC_9_21_6/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL       2
I__401/I                              LocalMux                       0              7490   5139  FALL       1
I__401/O                              LocalMux                     768              8259   5139  FALL       1
I__403/I                              InMux                          0              8259   5139  FALL       1
I__403/O                              InMux                        503              8762   5139  FALL       1
I__405/I                              CascadeMux                     0              8762   5139  FALL       1
I__405/O                              CascadeMux                     0              8762   5139  FALL       1
init_pulses_RNO_0_6_LC_10_21_6/in2    LogicCell40_SEQ_MODE_0000      0              8762   5139  FALL       1
init_pulses_RNO_0_6_LC_10_21_6/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5139  FALL       1
I__306/I                              LocalMux                       0              9967   5139  FALL       1
I__306/O                              LocalMux                     768             10735   5139  FALL       1
I__307/I                              InMux                          0             10735   5139  FALL       1
I__307/O                              InMux                        503             11239   5139  FALL       1
init_pulses_6_LC_9_21_6/in3           LogicCell40_SEQ_MODE_1000      0             11239   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_14_LC_9_22_2/lcout
Path End         : init_pulses_14_LC_9_22_2/in3
Capture Clock    : init_pulses_14_LC_9_22_2/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_14_LC_9_22_2/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__356/I                               LocalMux                       0              7490   5165  FALL       1
I__356/O                               LocalMux                     768              8259   5165  FALL       1
I__358/I                               InMux                          0              8259   5165  FALL       1
I__358/O                               InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_14_LC_10_22_6/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_14_LC_10_22_6/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__354/I                               LocalMux                       0              9994   5165  FALL       1
I__354/O                               LocalMux                     768             10762   5165  FALL       1
I__355/I                               InMux                          0             10762   5165  FALL       1
I__355/O                               InMux                        503             11265   5165  FALL       1
init_pulses_14_LC_9_22_2/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_11_LC_9_22_3/lcout
Path End         : init_pulses_11_LC_9_22_3/in3
Capture Clock    : init_pulses_11_LC_9_22_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_11_LC_9_22_3/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL       2
I__396/I                               LocalMux                       0              7490   5165  FALL       1
I__396/O                               LocalMux                     768              8259   5165  FALL       1
I__398/I                               InMux                          0              8259   5165  FALL       1
I__398/O                               InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_11_LC_10_22_3/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_11_LC_10_22_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__293/I                               LocalMux                       0              9994   5165  FALL       1
I__293/O                               LocalMux                     768             10762   5165  FALL       1
I__294/I                               InMux                          0             10762   5165  FALL       1
I__294/O                               InMux                        503             11265   5165  FALL       1
init_pulses_11_LC_9_22_3/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_13_LC_9_22_1/lcout
Path End         : init_pulses_13_LC_9_22_1/in3
Capture Clock    : init_pulses_13_LC_9_22_1/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_13_LC_9_22_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL       2
I__407/I                               LocalMux                       0              7490   5165  FALL       1
I__407/O                               LocalMux                     768              8259   5165  FALL       1
I__409/I                               InMux                          0              8259   5165  FALL       1
I__409/O                               InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_13_LC_10_22_5/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_13_LC_10_22_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__287/I                               LocalMux                       0              9994   5165  FALL       1
I__287/O                               LocalMux                     768             10762   5165  FALL       1
I__288/I                               InMux                          0             10762   5165  FALL       1
I__288/O                               InMux                        503             11265   5165  FALL       1
init_pulses_13_LC_9_22_1/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_17_LC_10_23_6/lcout
Path End         : init_pulses_17_LC_10_23_6/in3
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_17_LC_10_23_6/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__412/I                               LocalMux                       0              7490   4410  FALL       1
I__412/O                               LocalMux                     768              8259   4410  FALL       1
I__414/I                               InMux                          0              8259   4410  FALL       1
I__414/O                               InMux                        503              8762   4410  FALL       1
init_pulses_RNO_0_17_LC_10_23_1/in1    LogicCell40_SEQ_MODE_0000      0              8762   4410  FALL       1
init_pulses_RNO_0_17_LC_10_23_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__311/I                               LocalMux                       0              9994   5165  FALL       1
I__311/O                               LocalMux                     768             10762   5165  FALL       1
I__312/I                               InMux                          0             10762   5165  FALL       1
I__312/O                               InMux                        503             11265   5165  FALL       1
init_pulses_17_LC_10_23_6/in3          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_15_LC_9_23_1/lcout
Path End         : init_pulses_15_LC_9_23_1/in3
Capture Clock    : init_pulses_15_LC_9_23_1/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_15_LC_9_23_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__427/I                               LocalMux                       0              7490   5165  FALL       1
I__427/O                               LocalMux                     768              8259   5165  FALL       1
I__429/I                               InMux                          0              8259   5165  FALL       1
I__429/O                               InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_15_LC_10_22_7/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_15_LC_10_22_7/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__351/I                               LocalMux                       0              9994   5165  FALL       1
I__351/O                               LocalMux                     768             10762   5165  FALL       1
I__352/I                               InMux                          0             10762   5165  FALL       1
I__352/O                               InMux                        503             11265   5165  FALL       1
init_pulses_15_LC_9_23_1/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_7_LC_9_21_5/lcout
Path End         : init_pulses_7_LC_9_21_5/in3
Capture Clock    : init_pulses_7_LC_9_21_5/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_7_LC_9_21_5/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__468/I                              LocalMux                       0              7490   5165  FALL       1
I__468/O                              LocalMux                     768              8259   5165  FALL       1
I__470/I                              InMux                          0              8259   5165  FALL       1
I__470/O                              InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_7_LC_10_21_7/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_7_LC_10_21_7/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__303/I                              LocalMux                       0              9994   5165  FALL       1
I__303/O                              LocalMux                     768             10762   5165  FALL       1
I__304/I                              InMux                          0             10762   5165  FALL       1
I__304/O                              InMux                        503             11265   5165  FALL       1
init_pulses_7_LC_9_21_5/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_5_LC_9_21_1/lcout
Path End         : init_pulses_5_LC_9_21_1/in3
Capture Clock    : init_pulses_5_LC_9_21_1/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_5_LC_9_21_1/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__781/I                              LocalMux                       0              7490   5165  FALL       1
I__781/O                              LocalMux                     768              8259   5165  FALL       1
I__783/I                              InMux                          0              8259   5165  FALL       1
I__783/O                              InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_5_LC_10_21_5/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_5_LC_10_21_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__309/I                              LocalMux                       0              9994   5165  FALL       1
I__309/O                              LocalMux                     768             10762   5165  FALL       1
I__310/I                              InMux                          0             10762   5165  FALL       1
I__310/O                              InMux                        503             11265   5165  FALL       1
init_pulses_5_LC_9_21_1/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_2_LC_9_21_7/lcout
Path End         : init_pulses_2_LC_9_21_7/in3
Capture Clock    : init_pulses_2_LC_9_21_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_2_LC_9_21_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__795/I                              LocalMux                       0              7490   5165  FALL       1
I__795/O                              LocalMux                     768              8259   5165  FALL       1
I__797/I                              InMux                          0              8259   5165  FALL       1
I__797/O                              InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_2_LC_10_21_2/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_2_LC_10_21_2/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__267/I                              LocalMux                       0              9994   5165  FALL       1
I__267/O                              LocalMux                     768             10762   5165  FALL       1
I__268/I                              InMux                          0             10762   5165  FALL       1
I__268/O                              InMux                        503             11265   5165  FALL       1
init_pulses_2_LC_9_21_7/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_16_LC_10_23_5/lcout
Path End         : init_pulses_16_LC_10_23_5/in3
Capture Clock    : init_pulses_16_LC_10_23_5/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_16_LC_10_23_5/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__819/I                               LocalMux                       0              7490   4689  FALL       1
I__819/O                               LocalMux                     768              8259   4689  FALL       1
I__821/I                               InMux                          0              8259   4689  FALL       1
I__821/O                               InMux                        503              8762   4689  FALL       1
init_pulses_RNO_0_16_LC_10_23_0/in1    LogicCell40_SEQ_MODE_0000      0              8762   4689  FALL       1
init_pulses_RNO_0_16_LC_10_23_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__342/I                               LocalMux                       0              9994   5165  FALL       1
I__342/O                               LocalMux                     768             10762   5165  FALL       1
I__343/I                               InMux                          0             10762   5165  FALL       1
I__343/O                               InMux                        503             11265   5165  FALL       1
init_pulses_16_LC_10_23_5/in3          LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_12_LC_9_22_0/lcout
Path End         : init_pulses_12_LC_9_22_0/in3
Capture Clock    : init_pulses_12_LC_9_22_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_12_LC_9_22_0/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__828/I                               LocalMux                       0              7490   5165  FALL       1
I__828/O                               LocalMux                     768              8259   5165  FALL       1
I__830/I                               InMux                          0              8259   5165  FALL       1
I__830/O                               InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_12_LC_10_22_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_12_LC_10_22_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__290/I                               LocalMux                       0              9994   5165  FALL       1
I__290/O                               LocalMux                     768             10762   5165  FALL       1
I__291/I                               InMux                          0             10762   5165  FALL       1
I__291/O                               InMux                        503             11265   5165  FALL       1
init_pulses_12_LC_9_22_0/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_1_LC_9_21_3/lcout
Path End         : init_pulses_1_LC_9_21_3/in1
Capture Clock    : init_pulses_1_LC_9_21_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_1_LC_9_21_3/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__836/I                              LocalMux                       0              7490   5165  FALL       1
I__836/O                              LocalMux                     768              8259   5165  FALL       1
I__838/I                              InMux                          0              8259   5165  FALL       1
I__838/O                              InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_1_LC_10_21_1/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_1_LC_10_21_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__270/I                              LocalMux                       0              9994   5165  FALL       1
I__270/O                              LocalMux                     768             10762   5165  FALL       1
I__271/I                              InMux                          0             10762   5165  FALL       1
I__271/O                              InMux                        503             11265   5165  FALL       1
init_pulses_1_LC_9_21_3/in1           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_3_LC_9_21_4/lcout
Path End         : init_pulses_3_LC_9_21_4/in3
Capture Clock    : init_pulses_3_LC_9_21_4/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_3_LC_9_21_4/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3854  FALL       2
I__843/I                              LocalMux                       0              7490   5165  FALL       1
I__843/O                              LocalMux                     768              8259   5165  FALL       1
I__845/I                              InMux                          0              8259   5165  FALL       1
I__845/O                              InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_3_LC_10_21_3/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_3_LC_10_21_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__264/I                              LocalMux                       0              9994   5165  FALL       1
I__264/O                              LocalMux                     768             10762   5165  FALL       1
I__265/I                              InMux                          0             10762   5165  FALL       1
I__265/O                              InMux                        503             11265   5165  FALL       1
init_pulses_3_LC_9_21_4/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_4_LC_9_21_0/lcout
Path End         : init_pulses_4_LC_9_21_0/in3
Capture Clock    : init_pulses_4_LC_9_21_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_4_LC_9_21_0/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__1110/I                             LocalMux                       0              7490   5165  FALL       1
I__1110/O                             LocalMux                     768              8259   5165  FALL       1
I__1112/I                             InMux                          0              8259   5165  FALL       1
I__1112/O                             InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_4_LC_10_21_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_4_LC_10_21_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__261/I                              LocalMux                       0              9994   5165  FALL       1
I__261/O                              LocalMux                     768             10762   5165  FALL       1
I__262/I                              InMux                          0             10762   5165  FALL       1
I__262/O                              InMux                        503             11265   5165  FALL       1
init_pulses_4_LC_9_21_0/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_9_LC_9_23_3/lcout
Path End         : init_pulses_9_LC_9_23_3/in3
Capture Clock    : init_pulses_9_LC_9_23_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_9_LC_9_23_3/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3960  FALL       2
I__1137/I                             LocalMux                       0              7490   5165  FALL       1
I__1137/O                             LocalMux                     768              8259   5165  FALL       1
I__1139/I                             InMux                          0              8259   5165  FALL       1
I__1139/O                             InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_9_LC_10_22_1/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_9_LC_10_22_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__297/I                              LocalMux                       0              9994   5165  FALL       1
I__297/O                              LocalMux                     768             10762   5165  FALL       1
I__298/I                              InMux                          0             10762   5165  FALL       1
I__298/O                              InMux                        503             11265   5165  FALL       1
init_pulses_9_LC_9_23_3/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_8_LC_9_22_4/lcout
Path End         : init_pulses_8_LC_9_22_4/in3
Capture Clock    : init_pulses_8_LC_9_22_4/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_8_LC_9_22_4/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   4503  FALL       2
I__1145/I                             LocalMux                       0              7490   5165  FALL       1
I__1145/O                             LocalMux                     768              8259   5165  FALL       1
I__1147/I                             InMux                          0              8259   5165  FALL       1
I__1147/O                             InMux                        503              8762   5165  FALL       1
init_pulses_RNO_0_8_LC_10_22_0/in1    LogicCell40_SEQ_MODE_0000      0              8762   5165  FALL       1
init_pulses_RNO_0_8_LC_10_22_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5165  FALL       1
I__300/I                              LocalMux                       0              9994   5165  FALL       1
I__300/O                              LocalMux                     768             10762   5165  FALL       1
I__301/I                              InMux                          0             10762   5165  FALL       1
I__301/O                              InMux                        503             11265   5165  FALL       1
init_pulses_8_LC_9_22_4/in3           LogicCell40_SEQ_MODE_1000      0             11265   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_15_LC_9_23_1/in0
Capture Clock    : init_pulses_15_LC_9_23_1/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__369/I                                  Odrv4                          0              9636   5457  FALL       1
I__369/O                                  Odrv4                        649             10285   5457  FALL       1
I__374/I                                  LocalMux                       0             10285   5457  FALL       1
I__374/O                                  LocalMux                     768             11053   5457  FALL       1
I__389/I                                  InMux                          0             11053   5457  FALL       1
I__389/O                                  InMux                        503             11556   5457  FALL       1
init_pulses_15_LC_9_23_1/in0              LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_10_LC_10_23_4/in0
Capture Clock    : init_pulses_10_LC_10_23_4/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__369/I                                  Odrv4                          0              9636   5457  FALL       1
I__369/O                                  Odrv4                        649             10285   5457  FALL       1
I__375/I                                  LocalMux                       0             10285   5457  FALL       1
I__375/O                                  LocalMux                     768             11053   5457  FALL       1
I__391/I                                  InMux                          0             11053   5457  FALL       1
I__391/O                                  InMux                        503             11556   5457  FALL       1
init_pulses_10_LC_10_23_4/in0             LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_11_LC_10_24_6/in1
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__369/I                                  Odrv4                          0              9636   5457  FALL       1
I__369/O                                  Odrv4                        649             10285   5457  FALL       1
I__376/I                                  LocalMux                       0             10285   5457  FALL       1
I__376/O                                  LocalMux                     768             11053   5457  FALL       1
I__395/I                                  InMux                          0             11053   5457  FALL       1
I__395/O                                  InMux                        503             11556   5457  FALL       1
pulses2count_11_LC_10_24_6/in1            LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_9_LC_9_23_3/in0
Capture Clock    : init_pulses_9_LC_9_23_3/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__369/I                                  Odrv4                          0              9636   5457  FALL       1
I__369/O                                  Odrv4                        649             10285   5457  FALL       1
I__374/I                                  LocalMux                       0             10285   5457  FALL       1
I__374/O                                  LocalMux                     768             11053   5457  FALL       1
I__390/I                                  InMux                          0             11053   5457  FALL       1
I__390/O                                  InMux                        503             11556   5457  FALL       1
init_pulses_9_LC_9_23_3/in0               LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_17_LC_10_23_6/in0
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__369/I                                  Odrv4                          0              9636   5457  FALL       1
I__369/O                                  Odrv4                        649             10285   5457  FALL       1
I__375/I                                  LocalMux                       0             10285   5457  FALL       1
I__375/O                                  LocalMux                     768             11053   5457  FALL       1
I__392/I                                  InMux                          0             11053   5457  FALL       1
I__392/O                                  InMux                        503             11556   5457  FALL       1
init_pulses_17_LC_10_23_6/in0             LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_16_LC_10_23_5/in1
Capture Clock    : init_pulses_16_LC_10_23_5/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__369/I                                  Odrv4                          0              9636   5457  FALL       1
I__369/O                                  Odrv4                        649             10285   5457  FALL       1
I__375/I                                  LocalMux                       0             10285   5457  FALL       1
I__375/O                                  LocalMux                     768             11053   5457  FALL       1
I__393/I                                  InMux                          0             11053   5457  FALL       1
I__393/O                                  InMux                        503             11556   5457  FALL       1
init_pulses_16_LC_10_23_5/in1             LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_18_LC_10_23_3/in3
Capture Clock    : init_pulses_18_LC_10_23_3/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__619/I                                  LocalMux                       0              7490   3245  FALL       1
I__619/O                                  LocalMux                     768              8259   3245  FALL       1
I__627/I                                  InMux                          0              8259   3245  FALL       1
I__627/O                                  InMux                        503              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/in3    LogicCell40_SEQ_MODE_0000      0              8762   3245  FALL       1
CHOOSE_CHANNEL_RNI31VH_1_LC_9_21_2/lcout  LogicCell40_SEQ_MODE_0000    874              9636   4808  FALL      19
I__369/I                                  Odrv4                          0              9636   5457  FALL       1
I__369/O                                  Odrv4                        649             10285   5457  FALL       1
I__375/I                                  LocalMux                       0             10285   5457  FALL       1
I__375/O                                  LocalMux                     768             11053   5457  FALL       1
I__394/I                                  InMux                          0             11053   5457  FALL       1
I__394/O                                  InMux                        503             11556   5457  FALL       1
init_pulses_18_LC_10_23_3/in3             LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_12_LC_12_24_3/in0
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1087/I                                          LocalMux                       0             10285   5457  FALL       1
I__1087/O                                          LocalMux                     768             11053   5457  FALL       1
I__1093/I                                          InMux                          0             11053   5457  FALL       1
I__1093/O                                          InMux                        503             11556   5457  FALL       1
pulses2count_12_LC_12_24_3/in0                     LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_7_LC_11_23_2/in3
Capture Clock    : pulses2count_7_LC_11_23_2/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1088/I                                          LocalMux                       0             10285   5457  FALL       1
I__1088/O                                          LocalMux                     768             11053   5457  FALL       1
I__1098/I                                          InMux                          0             11053   5457  FALL       1
I__1098/O                                          InMux                        503             11556   5457  FALL       1
pulses2count_7_LC_11_23_2/in3                      LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1065/I                                         ClkMux                         0              5212  RISE       1
I__1065/O                                         ClkMux                       887              6100  RISE       1
pulses2count_7_LC_11_23_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_2_LC_12_24_7/in0
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1087/I                                          LocalMux                       0             10285   5457  FALL       1
I__1087/O                                          LocalMux                     768             11053   5457  FALL       1
I__1094/I                                          InMux                          0             11053   5457  FALL       1
I__1094/O                                          InMux                        503             11556   5457  FALL       1
pulses2count_2_LC_12_24_7/in0                      LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_3_LC_12_24_1/in0
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1087/I                                          LocalMux                       0             10285   5457  FALL       1
I__1087/O                                          LocalMux                     768             11053   5457  FALL       1
I__1095/I                                          InMux                          0             11053   5457  FALL       1
I__1095/O                                          InMux                        503             11556   5457  FALL       1
pulses2count_3_LC_12_24_1/in0                      LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_16_LC_12_24_4/in3
Capture Clock    : pulses2count_16_LC_12_24_4/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1087/I                                          LocalMux                       0             10285   5457  FALL       1
I__1087/O                                          LocalMux                     768             11053   5457  FALL       1
I__1096/I                                          InMux                          0             11053   5457  FALL       1
I__1096/O                                          InMux                        503             11556   5457  FALL       1
pulses2count_16_LC_12_24_4/in3                     LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_16_LC_12_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_1_LC_12_24_2/in3
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4066
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11556
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1087/I                                          LocalMux                       0             10285   5457  FALL       1
I__1087/O                                          LocalMux                     768             11053   5457  FALL       1
I__1097/I                                          InMux                          0             11053   5457  FALL       1
I__1097/O                                          InMux                        503             11556   5457  FALL       1
pulses2count_1_LC_12_24_2/in3                      LogicCell40_SEQ_MODE_1000      0             11556   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_1_LC_8_25_2/sr
Capture Clock    : count_1_LC_8_25_2/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__274/I                           LocalMux                       0              9994   5708  FALL       1
I__274/O                           LocalMux                     768             10762   5708  FALL       1
I__277/I                           SRMux                          0             10762   5708  FALL       1
I__277/O                           SRMux                        530             11292   5708  FALL       1
count_1_LC_8_25_2/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_1_LC_8_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_13_LC_9_26_4/sr
Capture Clock    : count_13_LC_9_26_4/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__275/I                           LocalMux                       0              9994   5708  FALL       1
I__275/O                           LocalMux                     768             10762   5708  FALL       1
I__278/I                           SRMux                          0             10762   5708  FALL       1
I__278/O                           SRMux                        530             11292   5708  FALL       1
count_13_LC_9_26_4/sr              LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_13_LC_9_26_4/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_8_LC_9_25_7/sr
Capture Clock    : count_8_LC_9_25_7/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__276/I                           LocalMux                       0              9994   5708  FALL       1
I__276/O                           LocalMux                     768             10762   5708  FALL       1
I__279/I                           SRMux                          0             10762   5708  FALL       1
I__279/O                           SRMux                        530             11292   5708  FALL       1
count_8_LC_9_25_7/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_8_LC_9_25_7/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_12_LC_9_26_3/sr
Capture Clock    : count_12_LC_9_26_3/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__275/I                           LocalMux                       0              9994   5708  FALL       1
I__275/O                           LocalMux                     768             10762   5708  FALL       1
I__278/I                           SRMux                          0             10762   5708  FALL       1
I__278/O                           SRMux                        530             11292   5708  FALL       1
count_12_LC_9_26_3/sr              LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_11_LC_9_26_2/sr
Capture Clock    : count_11_LC_9_26_2/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__275/I                           LocalMux                       0              9994   5708  FALL       1
I__275/O                           LocalMux                     768             10762   5708  FALL       1
I__278/I                           SRMux                          0             10762   5708  FALL       1
I__278/O                           SRMux                        530             11292   5708  FALL       1
count_11_LC_9_26_2/sr              LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_11_LC_9_26_2/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_10_LC_9_26_1/sr
Capture Clock    : count_10_LC_9_26_1/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__275/I                           LocalMux                       0              9994   5708  FALL       1
I__275/O                           LocalMux                     768             10762   5708  FALL       1
I__278/I                           SRMux                          0             10762   5708  FALL       1
I__278/O                           SRMux                        530             11292   5708  FALL       1
count_10_LC_9_26_1/sr              LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_10_LC_9_26_1/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_9_LC_9_26_0/sr
Capture Clock    : count_9_LC_9_26_0/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__275/I                           LocalMux                       0              9994   5708  FALL       1
I__275/O                           LocalMux                     768             10762   5708  FALL       1
I__278/I                           SRMux                          0             10762   5708  FALL       1
I__278/O                           SRMux                        530             11292   5708  FALL       1
count_9_LC_9_26_0/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_9_LC_9_26_0/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_7_LC_9_25_6/sr
Capture Clock    : count_7_LC_9_25_6/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__276/I                           LocalMux                       0              9994   5708  FALL       1
I__276/O                           LocalMux                     768             10762   5708  FALL       1
I__279/I                           SRMux                          0             10762   5708  FALL       1
I__279/O                           SRMux                        530             11292   5708  FALL       1
count_7_LC_9_25_6/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_7_LC_9_25_6/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_6_LC_9_25_5/sr
Capture Clock    : count_6_LC_9_25_5/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__276/I                           LocalMux                       0              9994   5708  FALL       1
I__276/O                           LocalMux                     768             10762   5708  FALL       1
I__279/I                           SRMux                          0             10762   5708  FALL       1
I__279/O                           SRMux                        530             11292   5708  FALL       1
count_6_LC_9_25_5/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_6_LC_9_25_5/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_5_LC_9_25_4/sr
Capture Clock    : count_5_LC_9_25_4/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__276/I                           LocalMux                       0              9994   5708  FALL       1
I__276/O                           LocalMux                     768             10762   5708  FALL       1
I__279/I                           SRMux                          0             10762   5708  FALL       1
I__279/O                           SRMux                        530             11292   5708  FALL       1
count_5_LC_9_25_4/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_5_LC_9_25_4/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_4_LC_9_25_3/sr
Capture Clock    : count_4_LC_9_25_3/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__276/I                           LocalMux                       0              9994   5708  FALL       1
I__276/O                           LocalMux                     768             10762   5708  FALL       1
I__279/I                           SRMux                          0             10762   5708  FALL       1
I__279/O                           SRMux                        530             11292   5708  FALL       1
count_4_LC_9_25_3/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_4_LC_9_25_3/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_3_LC_9_25_2/sr
Capture Clock    : count_3_LC_9_25_2/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__276/I                           LocalMux                       0              9994   5708  FALL       1
I__276/O                           LocalMux                     768             10762   5708  FALL       1
I__279/I                           SRMux                          0             10762   5708  FALL       1
I__279/O                           SRMux                        530             11292   5708  FALL       1
count_3_LC_9_25_2/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_3_LC_9_25_2/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_2_LC_9_25_1/sr
Capture Clock    : count_2_LC_9_25_1/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__276/I                           LocalMux                       0              9994   5708  FALL       1
I__276/O                           LocalMux                     768             10762   5708  FALL       1
I__279/I                           SRMux                          0             10762   5708  FALL       1
I__279/O                           SRMux                        530             11292   5708  FALL       1
count_2_LC_9_25_1/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1067/I                                         ClkMux                         0              5212  RISE       1
I__1067/O                                         ClkMux                       887              6100  RISE       1
count_2_LC_9_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_9_26_3/lcout
Path End         : count_0_LC_8_25_1/sr
Capture Clock    : count_0_LC_8_25_1/clk
Hold Constraint  : 0p
Path slack       : 5709p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  3802
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11292
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1062/I                                         ClkMux                         0              5212  RISE       1
I__1062/O                                         ClkMux                       887              6100  RISE       1
count_12_LC_9_26_3/clk                            LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_9_26_3/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__216/I                           LocalMux                       0              7490   3404  FALL       1
I__216/O                           LocalMux                     768              8259   3404  FALL       1
I__219/I                           InMux                          0              8259   5708  FALL       1
I__219/O                           InMux                        503              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/in1    LogicCell40_SEQ_MODE_0000      0              8762   5708  FALL       1
count_RNI67NP1_13_LC_8_26_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9994   5708  FALL      14
I__274/I                           LocalMux                       0              9994   5708  FALL       1
I__274/O                           LocalMux                     768             10762   5708  FALL       1
I__277/I                           SRMux                          0             10762   5708  FALL       1
I__277/O                           SRMux                        530             11292   5708  FALL       1
count_0_LC_8_25_1/sr               LogicCell40_SEQ_MODE_1000      0             11292   5708  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1070/I                                         ClkMux                         0              5212  RISE       1
I__1070/O                                         ClkMux                       887              6100  RISE       1
count_0_LC_8_25_1/clk                             LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_0_LC_9_22_7/lcout
Path End         : init_pulses_0_LC_9_22_7/in1
Capture Clock    : init_pulses_0_LC_9_22_7/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4398
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_0_LC_9_22_7/lcout         LogicCell40_SEQ_MODE_1000   1391              7490   3311  FALL       2
I__416/I                              Odrv4                          0              7490   3311  FALL       1
I__416/O                              Odrv4                        649              8139   3311  FALL       1
I__417/I                              LocalMux                       0              8139   5788  FALL       1
I__417/O                              LocalMux                     768              8908   5788  FALL       1
I__419/I                              InMux                          0              8908   5788  FALL       1
I__419/O                              InMux                        503              9411   5788  FALL       1
I__421/I                              CascadeMux                     0              9411   5788  FALL       1
I__421/O                              CascadeMux                     0              9411   5788  FALL       1
init_pulses_RNO_0_0_LC_10_21_0/in2    LogicCell40_SEQ_MODE_0000      0              9411   5788  FALL       1
init_pulses_RNO_0_0_LC_10_21_0/lcout  LogicCell40_SEQ_MODE_0000   1205             10616   5788  FALL       1
I__272/I                              LocalMux                       0             10616   5788  FALL       1
I__272/O                              LocalMux                     768             11384   5788  FALL       1
I__273/I                              InMux                          0             11384   5788  FALL       1
I__273/O                              InMux                        503             11888   5788  FALL       1
init_pulses_0_LC_9_22_7/in1           LogicCell40_SEQ_MODE_1000      0             11888   5788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : pulses2count_13_LC_10_24_4/in0
Capture Clock    : pulses2count_13_LC_10_24_4/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4398
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      10
I__647/I                                     Odrv4                          0              7490   5788  FALL       1
I__647/O                                     Odrv4                        649              8139   5788  FALL       1
I__653/I                                     LocalMux                       0              8139   5788  FALL       1
I__653/O                                     LocalMux                     768              8908   5788  FALL       1
I__662/I                                     InMux                          0              8908   5788  FALL       1
I__662/O                                     InMux                        503              9411   5788  FALL       1
I__669/I                                     CascadeMux                     0              9411   5788  FALL       1
I__669/O                                     CascadeMux                     0              9411   5788  FALL       1
CHOOSE_CHANNEL_RNIA6U31_0_3_LC_9_23_5/in2    LogicCell40_SEQ_MODE_0000      0              9411   5788  FALL       1
CHOOSE_CHANNEL_RNIA6U31_0_3_LC_9_23_5/lcout  LogicCell40_SEQ_MODE_0000   1205             10616   5788  FALL       2
I__362/I                                     LocalMux                       0             10616   5788  FALL       1
I__362/O                                     LocalMux                     768             11384   5788  FALL       1
I__363/I                                     InMux                          0             11384   5788  FALL       1
I__363/O                                     InMux                        503             11888   5788  FALL       1
pulses2count_13_LC_10_24_4/in0               LogicCell40_SEQ_MODE_1000      0             11888   5788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_13_LC_10_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_3_LC_10_20_7/lcout
Path End         : pulses2count_14_LC_10_24_7/in1
Capture Clock    : pulses2count_14_LC_10_24_7/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4398
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_3_LC_10_20_7/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      10
I__647/I                                     Odrv4                          0              7490   5788  FALL       1
I__647/O                                     Odrv4                        649              8139   5788  FALL       1
I__653/I                                     LocalMux                       0              8139   5788  FALL       1
I__653/O                                     LocalMux                     768              8908   5788  FALL       1
I__662/I                                     InMux                          0              8908   5788  FALL       1
I__662/O                                     InMux                        503              9411   5788  FALL       1
I__669/I                                     CascadeMux                     0              9411   5788  FALL       1
I__669/O                                     CascadeMux                     0              9411   5788  FALL       1
CHOOSE_CHANNEL_RNIA6U31_0_3_LC_9_23_5/in2    LogicCell40_SEQ_MODE_0000      0              9411   5788  FALL       1
CHOOSE_CHANNEL_RNIA6U31_0_3_LC_9_23_5/lcout  LogicCell40_SEQ_MODE_0000   1205             10616   5788  FALL       2
I__362/I                                     LocalMux                       0             10616   5788  FALL       1
I__362/O                                     LocalMux                     768             11384   5788  FALL       1
I__364/I                                     InMux                          0             11384   5788  FALL       1
I__364/O                                     InMux                        503             11888   5788  FALL       1
pulses2count_14_LC_10_24_7/in1               LogicCell40_SEQ_MODE_1000      0             11888   5788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_14_LC_10_24_7/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_16_LC_10_23_5/in0
Capture Clock    : init_pulses_16_LC_10_23_5/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4398
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__481/I                                    LocalMux                       0             10616   5788  FALL       1
I__481/O                                    LocalMux                     768             11384   5788  FALL       1
I__487/I                                    InMux                          0             11384   5788  FALL       1
I__487/O                                    InMux                        503             11888   5788  FALL       1
init_pulses_16_LC_10_23_5/in0               LogicCell40_SEQ_MODE_1000      0             11888   5788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_18_LC_10_23_3/in1
Capture Clock    : init_pulses_18_LC_10_23_3/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4398
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__482/I                                    LocalMux                       0             10616   5788  FALL       1
I__482/O                                    LocalMux                     768             11384   5788  FALL       1
I__488/I                                    InMux                          0             11384   5788  FALL       1
I__488/O                                    InMux                        503             11888   5788  FALL       1
init_pulses_18_LC_10_23_3/in1               LogicCell40_SEQ_MODE_1000      0             11888   5788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_10_LC_10_23_4/in2
Capture Clock    : init_pulses_10_LC_10_23_4/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4398
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__482/I                                    LocalMux                       0             10616   5788  FALL       1
I__482/O                                    LocalMux                     768             11384   5788  FALL       1
I__489/I                                    InMux                          0             11384   5788  FALL       1
I__489/O                                    InMux                        503             11888   5788  FALL       1
I__505/I                                    CascadeMux                     0             11888   5788  FALL       1
I__505/O                                    CascadeMux                     0             11888   5788  FALL       1
init_pulses_10_LC_10_23_4/in2               LogicCell40_SEQ_MODE_1000      0             11888   5788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_17_LC_10_23_6/in2
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Hold Constraint  : 0p
Path slack       : 5788p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4398
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__482/I                                    LocalMux                       0             10616   5788  FALL       1
I__482/O                                    LocalMux                     768             11384   5788  FALL       1
I__490/I                                    InMux                          0             11384   5788  FALL       1
I__490/O                                    InMux                        503             11888   5788  FALL       1
I__506/I                                    CascadeMux                     0             11888   5788  FALL       1
I__506/O                                    CascadeMux                     0             11888   5788  FALL       1
init_pulses_17_LC_10_23_6/in2               LogicCell40_SEQ_MODE_1000      0             11888   5788  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : init_pulses_10_LC_10_23_4/lcout
Path End         : init_pulses_10_LC_10_23_4/in3
Capture Clock    : init_pulses_10_LC_10_23_4/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4424
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     11914
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
init_pulses_10_LC_10_23_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       2
I__422/I                               Odrv4                          0              7490   5814  FALL       1
I__422/O                               Odrv4                        649              8139   5814  FALL       1
I__424/I                               LocalMux                       0              8139   5814  FALL       1
I__424/O                               LocalMux                     768              8908   5814  FALL       1
I__426/I                               InMux                          0              8908   5814  FALL       1
I__426/O                               InMux                        503              9411   5814  FALL       1
init_pulses_RNO_0_10_LC_10_22_2/in1    LogicCell40_SEQ_MODE_0000      0              9411   5814  FALL       1
init_pulses_RNO_0_10_LC_10_22_2/lcout  LogicCell40_SEQ_MODE_0000   1232             10643   5814  FALL       1
I__344/I                               LocalMux                       0             10643   5814  FALL       1
I__344/O                               LocalMux                     768             11411   5814  FALL       1
I__345/I                               InMux                          0             11411   5814  FALL       1
I__345/O                               InMux                        503             11914   5814  FALL       1
init_pulses_10_LC_10_23_4/in3          LogicCell40_SEQ_MODE_1000      0             11914   5814  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_10_LC_10_24_1/in1
Capture Clock    : pulses2count_10_LC_10_24_1/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1085/I                                          Span4Mux_h                     0             10285   6000  FALL       1
I__1085/O                                          Span4Mux_h                   543             10828   6000  FALL       1
I__1091/I                                          LocalMux                       0             10828   6000  FALL       1
I__1091/O                                          LocalMux                     768             11596   6000  FALL       1
I__1103/I                                          InMux                          0             11596   6000  FALL       1
I__1103/O                                          InMux                        503             12100   6000  FALL       1
pulses2count_10_LC_10_24_1/in1                     LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_10_LC_10_24_1/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_17_LC_10_24_3/in1
Capture Clock    : pulses2count_17_LC_10_24_3/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1085/I                                          Span4Mux_h                     0             10285   6000  FALL       1
I__1085/O                                          Span4Mux_h                   543             10828   6000  FALL       1
I__1091/I                                          LocalMux                       0             10828   6000  FALL       1
I__1091/O                                          LocalMux                     768             11596   6000  FALL       1
I__1104/I                                          InMux                          0             11596   6000  FALL       1
I__1104/O                                          InMux                        503             12100   6000  FALL       1
pulses2count_17_LC_10_24_3/in1                     LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_17_LC_10_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_6_LC_10_24_5/in3
Capture Clock    : pulses2count_6_LC_10_24_5/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1085/I                                          Span4Mux_h                     0             10285   6000  FALL       1
I__1085/O                                          Span4Mux_h                   543             10828   6000  FALL       1
I__1091/I                                          LocalMux                       0             10828   6000  FALL       1
I__1091/O                                          LocalMux                     768             11596   6000  FALL       1
I__1105/I                                          InMux                          0             11596   6000  FALL       1
I__1105/O                                          InMux                        503             12100   6000  FALL       1
pulses2count_6_LC_10_24_5/in3                      LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_6_LC_10_24_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_0_LC_10_24_2/in0
Capture Clock    : pulses2count_0_LC_10_24_2/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1085/I                                          Span4Mux_h                     0             10285   6000  FALL       1
I__1085/O                                          Span4Mux_h                   543             10828   6000  FALL       1
I__1091/I                                          LocalMux                       0             10828   6000  FALL       1
I__1091/O                                          LocalMux                     768             11596   6000  FALL       1
I__1106/I                                          InMux                          0             11596   6000  FALL       1
I__1106/O                                          InMux                        503             12100   6000  FALL       1
pulses2count_0_LC_10_24_2/in0                      LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_0_LC_10_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_15_LC_10_24_0/in0
Capture Clock    : pulses2count_15_LC_10_24_0/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1085/I                                          Span4Mux_h                     0             10285   6000  FALL       1
I__1085/O                                          Span4Mux_h                   543             10828   6000  FALL       1
I__1091/I                                          LocalMux                       0             10828   6000  FALL       1
I__1091/O                                          LocalMux                     768             11596   6000  FALL       1
I__1107/I                                          InMux                          0             11596   6000  FALL       1
I__1107/O                                          InMux                        503             12100   6000  FALL       1
pulses2count_15_LC_10_24_0/in0                     LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_15_LC_10_24_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_12_LC_12_24_3/in2
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                    Odrv4                          0              7490   4596  FALL       1
I__618/O                                    Odrv4                        649              8139   4596  FALL       1
I__626/I                                    Span4Mux_h                     0              8139   6000  FALL       1
I__626/O                                    Span4Mux_h                   543              8682   6000  FALL       1
I__638/I                                    LocalMux                       0              8682   6000  FALL       1
I__638/O                                    LocalMux                     768              9451   6000  FALL       1
I__643/I                                    InMux                          0              9451   6000  FALL       1
I__643/O                                    InMux                        503              9954   6000  FALL       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/in3    LogicCell40_SEQ_MODE_0000      0              9954   6000  FALL       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/lcout  LogicCell40_SEQ_MODE_0000    874             10828   6000  FALL       4
I__801/I                                    LocalMux                       0             10828   6000  FALL       1
I__801/O                                    LocalMux                     768             11596   6000  FALL       1
I__802/I                                    InMux                          0             11596   6000  FALL       1
I__802/O                                    InMux                        503             12100   6000  FALL       1
I__806/I                                    CascadeMux                     0             12100   6000  FALL       1
I__806/O                                    CascadeMux                     0             12100   6000  FALL       1
pulses2count_12_LC_12_24_3/in2              LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_1_LC_12_24_2/in1
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                    Odrv4                          0              7490   4596  FALL       1
I__618/O                                    Odrv4                        649              8139   4596  FALL       1
I__626/I                                    Span4Mux_h                     0              8139   6000  FALL       1
I__626/O                                    Span4Mux_h                   543              8682   6000  FALL       1
I__638/I                                    LocalMux                       0              8682   6000  FALL       1
I__638/O                                    LocalMux                     768              9451   6000  FALL       1
I__643/I                                    InMux                          0              9451   6000  FALL       1
I__643/O                                    InMux                        503              9954   6000  FALL       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/in3    LogicCell40_SEQ_MODE_0000      0              9954   6000  FALL       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/lcout  LogicCell40_SEQ_MODE_0000    874             10828   6000  FALL       4
I__801/I                                    LocalMux                       0             10828   6000  FALL       1
I__801/O                                    LocalMux                     768             11596   6000  FALL       1
I__803/I                                    InMux                          0             11596   6000  FALL       1
I__803/O                                    InMux                        503             12100   6000  FALL       1
pulses2count_1_LC_12_24_2/in1               LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_2_LC_12_24_7/in2
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                    Odrv4                          0              7490   4596  FALL       1
I__618/O                                    Odrv4                        649              8139   4596  FALL       1
I__626/I                                    Span4Mux_h                     0              8139   6000  FALL       1
I__626/O                                    Span4Mux_h                   543              8682   6000  FALL       1
I__638/I                                    LocalMux                       0              8682   6000  FALL       1
I__638/O                                    LocalMux                     768              9451   6000  FALL       1
I__643/I                                    InMux                          0              9451   6000  FALL       1
I__643/O                                    InMux                        503              9954   6000  FALL       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/in3    LogicCell40_SEQ_MODE_0000      0              9954   6000  FALL       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/lcout  LogicCell40_SEQ_MODE_0000    874             10828   6000  FALL       4
I__801/I                                    LocalMux                       0             10828   6000  FALL       1
I__801/O                                    LocalMux                     768             11596   6000  FALL       1
I__804/I                                    InMux                          0             11596   6000  FALL       1
I__804/O                                    InMux                        503             12100   6000  FALL       1
I__807/I                                    CascadeMux                     0             12100   6000  FALL       1
I__807/O                                    CascadeMux                     0             12100   6000  FALL       1
pulses2count_2_LC_12_24_7/in2               LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_3_LC_12_24_1/in2
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout            LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                    Odrv4                          0              7490   4596  FALL       1
I__618/O                                    Odrv4                        649              8139   4596  FALL       1
I__626/I                                    Span4Mux_h                     0              8139   6000  FALL       1
I__626/O                                    Span4Mux_h                   543              8682   6000  FALL       1
I__638/I                                    LocalMux                       0              8682   6000  FALL       1
I__638/O                                    LocalMux                     768              9451   6000  FALL       1
I__643/I                                    InMux                          0              9451   6000  FALL       1
I__643/O                                    InMux                        503              9954   6000  FALL       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/in3    LogicCell40_SEQ_MODE_0000      0              9954   6000  FALL       1
CHOOSE_CHANNEL_RNIA6U31_3_LC_12_23_3/lcout  LogicCell40_SEQ_MODE_0000    874             10828   6000  FALL       4
I__801/I                                    LocalMux                       0             10828   6000  FALL       1
I__801/O                                    LocalMux                     768             11596   6000  FALL       1
I__805/I                                    InMux                          0             11596   6000  FALL       1
I__805/O                                    InMux                        503             12100   6000  FALL       1
I__808/I                                    CascadeMux                     0             12100   6000  FALL       1
I__808/O                                    CascadeMux                     0             12100   6000  FALL       1
pulses2count_3_LC_12_24_1/in2               LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : ppm_output_reg_LC_10_26_6/in0
Capture Clock    : ppm_output_reg_LC_10_26_6/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4610
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12100
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                InMux                          0              8259   6000  FALL       1
I__982/O                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                Odrv4                        649             10285   6000  FALL       1
I__945/I                                Span4Mux_h                     0             10285   6000  FALL       1
I__945/O                                Span4Mux_h                   543             10828   6000  FALL       1
I__948/I                                LocalMux                       0             10828   6000  FALL       1
I__948/O                                LocalMux                     768             11596   6000  FALL       1
I__950/I                                InMux                          0             11596   6000  FALL       1
I__950/O                                InMux                        503             12100   6000  FALL       1
ppm_output_reg_LC_10_26_6/in0           LogicCell40_SEQ_MODE_1000      0             12100   6000  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_0_LC_11_26_0/in2
Capture Clock    : counter_0_LC_11_26_0/clk
Hold Constraint  : 0p
Path slack       : 6039p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4649
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12139
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout          LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__970/I                              LocalMux                       0              7490   3510  FALL       1
I__970/O                              LocalMux                     768              8259   3510  FALL       1
I__978/I                              InMux                          0              8259   6040  FALL       1
I__978/O                              InMux                        503              8762   6040  FALL       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in3    LogicCell40_SEQ_MODE_0000      0              8762   6040  FALL       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000    874              9636   6040  FALL       2
I__540/I                              Odrv12                         0              9636   6040  FALL       1
I__540/O                              Odrv12                      1232             10868   6040  FALL       1
I__542/I                              LocalMux                       0             10868   6040  FALL       1
I__542/O                              LocalMux                     768             11636   6040  FALL       1
I__544/I                              InMux                          0             11636   6040  FALL       1
I__544/O                              InMux                        503             12139   6040  FALL       1
I__546/I                              CascadeMux                     0             12139   6040  FALL       1
I__546/O                              CascadeMux                     0             12139   6040  FALL       1
counter_0_LC_11_26_0/in2              LogicCell40_SEQ_MODE_1000      0             12139   6040  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_8_LC_12_27_1/in1
Capture Clock    : pulses2count_8_LC_12_27_1/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1084/I                                          Span4Mux_v                     0             10285   6106  FALL       1
I__1084/O                                          Span4Mux_v                   649             10934   6106  FALL       1
I__1090/I                                          LocalMux                       0             10934   6106  FALL       1
I__1090/O                                          LocalMux                     768             11702   6106  FALL       1
I__1100/I                                          InMux                          0             11702   6106  FALL       1
I__1100/O                                          InMux                        503             12205   6106  FALL       1
pulses2count_8_LC_12_27_1/in1                      LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_8_LC_12_27_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_18_LC_12_27_6/in0
Capture Clock    : pulses2count_18_LC_12_27_6/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1084/I                                          Span4Mux_v                     0             10285   6106  FALL       1
I__1084/O                                          Span4Mux_v                   649             10934   6106  FALL       1
I__1090/I                                          LocalMux                       0             10934   6106  FALL       1
I__1090/O                                          LocalMux                     768             11702   6106  FALL       1
I__1101/I                                          InMux                          0             11702   6106  FALL       1
I__1101/O                                          InMux                        503             12205   6106  FALL       1
pulses2count_18_LC_12_27_6/in0                     LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_18_LC_12_27_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_9_LC_12_27_2/in0
Capture Clock    : pulses2count_9_LC_12_27_2/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1084/I                                          Span4Mux_v                     0             10285   6106  FALL       1
I__1084/O                                          Span4Mux_v                   649             10934   6106  FALL       1
I__1090/I                                          LocalMux                       0             10934   6106  FALL       1
I__1090/O                                          LocalMux                     768             11702   6106  FALL       1
I__1102/I                                          InMux                          0             11702   6106  FALL       1
I__1102/O                                          InMux                        503             12205   6106  FALL       1
pulses2count_9_LC_12_27_2/in0                      LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_9_LC_12_27_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_5_LC_12_25_3/in3
Capture Clock    : pulses2count_5_LC_12_25_3/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1081/I                                          Odrv4                          0              9636   5457  FALL       1
I__1081/O                                          Odrv4                        649             10285   5457  FALL       1
I__1086/I                                          Span4Mux_v                     0             10285   6106  FALL       1
I__1086/O                                          Span4Mux_v                   649             10934   6106  FALL       1
I__1092/I                                          LocalMux                       0             10934   6106  FALL       1
I__1092/O                                          LocalMux                     768             11702   6106  FALL       1
I__1108/I                                          InMux                          0             11702   6106  FALL       1
I__1108/O                                          InMux                        503             12205   6106  FALL       1
pulses2count_5_LC_12_25_3/in3                      LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1057/I                                         ClkMux                         0              5212  RISE       1
I__1057/O                                         ClkMux                       887              6100  RISE       1
pulses2count_5_LC_12_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_0_LC_11_26_0/in3
Capture Clock    : counter_0_LC_11_26_0/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout          LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__970/I                              LocalMux                       0              7490   3510  FALL       1
I__970/O                              LocalMux                     768              8259   3510  FALL       1
I__978/I                              InMux                          0              8259   6040  FALL       1
I__978/O                              InMux                        503              8762   6040  FALL       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/in3    LogicCell40_SEQ_MODE_0000      0              8762   6040  FALL       1
PPM_STATE_RNIB4CG_0_LC_11_22_6/lcout  LogicCell40_SEQ_MODE_0000    874              9636   6040  FALL       2
I__541/I                              Odrv4                          0              9636   6106  FALL       1
I__541/O                              Odrv4                        649             10285   6106  FALL       1
I__543/I                              Span4Mux_v                     0             10285   6106  FALL       1
I__543/O                              Span4Mux_v                   649             10934   6106  FALL       1
I__545/I                              LocalMux                       0             10934   6106  FALL       1
I__545/O                              LocalMux                     768             11702   6106  FALL       1
I__547/I                              InMux                          0             11702   6106  FALL       1
I__547/O                              InMux                        503             12205   6106  FALL       1
counter_0_LC_11_26_0/in3              LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_11_LC_10_24_6/in2
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                Odrv4                          0              7490   4596  FALL       1
I__618/O                                Odrv4                        649              8139   4596  FALL       1
I__625/I                                LocalMux                       0              8139   6106  FALL       1
I__625/O                                LocalMux                     768              8908   6106  FALL       1
I__637/I                                InMux                          0              8908   6106  FALL       1
I__637/O                                InMux                        503              9411   6106  FALL       1
pulses2count_RNO_0_11_LC_10_23_7/in3    LogicCell40_SEQ_MODE_0000      0              9411   6106  FALL       1
pulses2count_RNO_0_11_LC_10_23_7/lcout  LogicCell40_SEQ_MODE_0000    874             10285   6106  FALL       1
I__365/I                                Odrv4                          0             10285   6106  FALL       1
I__365/O                                Odrv4                        649             10934   6106  FALL       1
I__366/I                                LocalMux                       0             10934   6106  FALL       1
I__366/O                                LocalMux                     768             11702   6106  FALL       1
I__367/I                                InMux                          0             11702   6106  FALL       1
I__367/O                                InMux                        503             12205   6106  FALL       1
I__368/I                                CascadeMux                     0             12205   6106  FALL       1
I__368/O                                CascadeMux                     0             12205   6106  FALL       1
pulses2count_11_LC_10_24_6/in2          LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_0_LC_12_20_1/lcout
Path End         : pulses2count_14_LC_10_24_7/in0
Capture Clock    : pulses2count_14_LC_10_24_7/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_0_LC_12_20_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__757/I                                         LocalMux                       0              7490   6106  FALL       1
I__757/O                                         LocalMux                     768              8259   6106  FALL       1
I__760/I                                         InMux                          0              8259   6106  FALL       1
I__760/O                                         InMux                        503              8762   6106  FALL       1
CHOOSE_CHANNEL_fast_RNIEQVB1_0_LC_11_21_1/in3    LogicCell40_SEQ_MODE_0000      0              8762   6106  FALL       1
CHOOSE_CHANNEL_fast_RNIEQVB1_0_LC_11_21_1/lcout  LogicCell40_SEQ_MODE_0000    874              9636   6106  FALL       3
I__443/I                                         Odrv4                          0              9636   6106  FALL       1
I__443/O                                         Odrv4                        649             10285   6106  FALL       1
I__445/I                                         Span4Mux_v                     0             10285   6106  FALL       1
I__445/O                                         Span4Mux_v                   649             10934   6106  FALL       1
I__446/I                                         LocalMux                       0             10934   6106  FALL       1
I__446/O                                         LocalMux                     768             11702   6106  FALL       1
I__447/I                                         InMux                          0             11702   6106  FALL       1
I__447/O                                         InMux                        503             12205   6106  FALL       1
pulses2count_14_LC_10_24_7/in0                   LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_14_LC_10_24_7/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_0_LC_12_20_1/lcout
Path End         : pulses2count_13_LC_10_24_4/in3
Capture Clock    : pulses2count_13_LC_10_24_4/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_0_LC_12_20_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__757/I                                         LocalMux                       0              7490   6106  FALL       1
I__757/O                                         LocalMux                     768              8259   6106  FALL       1
I__760/I                                         InMux                          0              8259   6106  FALL       1
I__760/O                                         InMux                        503              8762   6106  FALL       1
CHOOSE_CHANNEL_fast_RNIEQVB1_0_LC_11_21_1/in3    LogicCell40_SEQ_MODE_0000      0              8762   6106  FALL       1
CHOOSE_CHANNEL_fast_RNIEQVB1_0_LC_11_21_1/lcout  LogicCell40_SEQ_MODE_0000    874              9636   6106  FALL       3
I__443/I                                         Odrv4                          0              9636   6106  FALL       1
I__443/O                                         Odrv4                        649             10285   6106  FALL       1
I__445/I                                         Span4Mux_v                     0             10285   6106  FALL       1
I__445/O                                         Span4Mux_v                   649             10934   6106  FALL       1
I__446/I                                         LocalMux                       0             10934   6106  FALL       1
I__446/O                                         LocalMux                     768             11702   6106  FALL       1
I__448/I                                         InMux                          0             11702   6106  FALL       1
I__448/O                                         InMux                        503             12205   6106  FALL       1
pulses2count_13_LC_10_24_4/in3                   LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_13_LC_10_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout
Path End         : pulses2count_4_LC_13_25_3/in3
Capture Clock    : pulses2count_4_LC_13_25_3/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4715
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12205
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_fast_2_LC_12_20_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       5
I__738/I                                           LocalMux                       0              7490   5457  FALL       1
I__738/O                                           LocalMux                     768              8259   5457  FALL       1
I__743/I                                           InMux                          0              8259   5457  FALL       1
I__743/O                                           InMux                        503              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/in3    LogicCell40_SEQ_MODE_0000      0              8762   5457  FALL       1
CHOOSE_CHANNEL_fast_RNIU3LQ1_0_0_LC_12_21_5/lcout  LogicCell40_SEQ_MODE_0000    874              9636   5457  FALL      17
I__1082/I                                          Odrv4                          0              9636   6106  FALL       1
I__1082/O                                          Odrv4                        649             10285   6106  FALL       1
I__1089/I                                          Span4Mux_v                     0             10285   6106  FALL       1
I__1089/O                                          Span4Mux_v                   649             10934   6106  FALL       1
I__1099/I                                          LocalMux                       0             10934   6106  FALL       1
I__1099/O                                          LocalMux                     768             11702   6106  FALL       1
I__1109/I                                          InMux                          0             11702   6106  FALL       1
I__1109/O                                          InMux                        503             12205   6106  FALL       1
pulses2count_4_LC_13_25_3/in3                      LogicCell40_SEQ_MODE_1000      0             12205   6106  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1061/I                                         ClkMux                         0              5212  RISE       1
I__1061/O                                         ClkMux                       887              6100  RISE       1
pulses2count_4_LC_13_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_1_LC_9_21_3/in0
Capture Clock    : init_pulses_1_LC_9_21_3/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__480/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__480/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__486/I                                    LocalMux                       0             11159   6331  FALL       1
I__486/O                                    LocalMux                     768             11927   6331  FALL       1
I__498/I                                    InMux                          0             11927   6331  FALL       1
I__498/O                                    InMux                        503             12431   6331  FALL       1
init_pulses_1_LC_9_21_3/in0                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_3_LC_9_21_4/in1
Capture Clock    : init_pulses_3_LC_9_21_4/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__480/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__480/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__486/I                                    LocalMux                       0             11159   6331  FALL       1
I__486/O                                    LocalMux                     768             11927   6331  FALL       1
I__499/I                                    InMux                          0             11927   6331  FALL       1
I__499/O                                    InMux                        503             12431   6331  FALL       1
init_pulses_3_LC_9_21_4/in1                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_4_LC_9_21_0/in1
Capture Clock    : init_pulses_4_LC_9_21_0/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__480/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__480/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__486/I                                    LocalMux                       0             11159   6331  FALL       1
I__486/O                                    LocalMux                     768             11927   6331  FALL       1
I__500/I                                    InMux                          0             11927   6331  FALL       1
I__500/O                                    InMux                        503             12431   6331  FALL       1
init_pulses_4_LC_9_21_0/in1                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_6_LC_9_21_6/in1
Capture Clock    : init_pulses_6_LC_9_21_6/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__480/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__480/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__486/I                                    LocalMux                       0             11159   6331  FALL       1
I__486/O                                    LocalMux                     768             11927   6331  FALL       1
I__501/I                                    InMux                          0             11927   6331  FALL       1
I__501/O                                    InMux                        503             12431   6331  FALL       1
init_pulses_6_LC_9_21_6/in1                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_2_LC_9_21_7/in2
Capture Clock    : init_pulses_2_LC_9_21_7/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__480/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__480/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__486/I                                    LocalMux                       0             11159   6331  FALL       1
I__486/O                                    LocalMux                     768             11927   6331  FALL       1
I__502/I                                    InMux                          0             11927   6331  FALL       1
I__502/O                                    InMux                        503             12431   6331  FALL       1
I__511/I                                    CascadeMux                     0             12431   6331  FALL       1
I__511/O                                    CascadeMux                     0             12431   6331  FALL       1
init_pulses_2_LC_9_21_7/in2                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_5_LC_9_21_1/in2
Capture Clock    : init_pulses_5_LC_9_21_1/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__480/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__480/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__486/I                                    LocalMux                       0             11159   6331  FALL       1
I__486/O                                    LocalMux                     768             11927   6331  FALL       1
I__503/I                                    InMux                          0             11927   6331  FALL       1
I__503/O                                    InMux                        503             12431   6331  FALL       1
I__512/I                                    CascadeMux                     0             12431   6331  FALL       1
I__512/O                                    CascadeMux                     0             12431   6331  FALL       1
init_pulses_5_LC_9_21_1/in2                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_7_LC_9_21_5/in2
Capture Clock    : init_pulses_7_LC_9_21_5/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__477/I                                    Odrv4                          0              9967   5788  FALL       1
I__477/O                                    Odrv4                        649             10616   5788  FALL       1
I__480/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__480/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__486/I                                    LocalMux                       0             11159   6331  FALL       1
I__486/O                                    LocalMux                     768             11927   6331  FALL       1
I__504/I                                    InMux                          0             11927   6331  FALL       1
I__504/O                                    InMux                        503             12431   6331  FALL       1
I__513/I                                    CascadeMux                     0             12431   6331  FALL       1
I__513/O                                    CascadeMux                     0             12431   6331  FALL       1
init_pulses_7_LC_9_21_5/in2                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_0_LC_9_22_7/in0
Capture Clock    : init_pulses_0_LC_9_22_7/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__476/I                                    Odrv4                          0              9967   6331  FALL       1
I__476/O                                    Odrv4                        649             10616   6331  FALL       1
I__479/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__479/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__484/I                                    LocalMux                       0             11159   6331  FALL       1
I__484/O                                    LocalMux                     768             11927   6331  FALL       1
I__492/I                                    InMux                          0             11927   6331  FALL       1
I__492/O                                    InMux                        503             12431   6331  FALL       1
init_pulses_0_LC_9_22_7/in0                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_0_LC_9_22_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_12_LC_9_22_0/in0
Capture Clock    : init_pulses_12_LC_9_22_0/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__476/I                                    Odrv4                          0              9967   6331  FALL       1
I__476/O                                    Odrv4                        649             10616   6331  FALL       1
I__479/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__479/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__485/I                                    LocalMux                       0             11159   6331  FALL       1
I__485/O                                    LocalMux                     768             11927   6331  FALL       1
I__495/I                                    InMux                          0             11927   6331  FALL       1
I__495/O                                    InMux                        503             12431   6331  FALL       1
init_pulses_12_LC_9_22_0/in0                LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_11_LC_9_22_3/in2
Capture Clock    : init_pulses_11_LC_9_22_3/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__476/I                                    Odrv4                          0              9967   6331  FALL       1
I__476/O                                    Odrv4                        649             10616   6331  FALL       1
I__479/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__479/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__484/I                                    LocalMux                       0             11159   6331  FALL       1
I__484/O                                    LocalMux                     768             11927   6331  FALL       1
I__493/I                                    InMux                          0             11927   6331  FALL       1
I__493/O                                    InMux                        503             12431   6331  FALL       1
I__509/I                                    CascadeMux                     0             12431   6331  FALL       1
I__509/O                                    CascadeMux                     0             12431   6331  FALL       1
init_pulses_11_LC_9_22_3/in2                LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_13_LC_9_22_1/in2
Capture Clock    : init_pulses_13_LC_9_22_1/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__476/I                                    Odrv4                          0              9967   6331  FALL       1
I__476/O                                    Odrv4                        649             10616   6331  FALL       1
I__479/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__479/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__484/I                                    LocalMux                       0             11159   6331  FALL       1
I__484/O                                    LocalMux                     768             11927   6331  FALL       1
I__494/I                                    InMux                          0             11927   6331  FALL       1
I__494/O                                    InMux                        503             12431   6331  FALL       1
I__510/I                                    CascadeMux                     0             12431   6331  FALL       1
I__510/O                                    CascadeMux                     0             12431   6331  FALL       1
init_pulses_13_LC_9_22_1/in2                LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_14_LC_9_22_2/in0
Capture Clock    : init_pulses_14_LC_9_22_2/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__476/I                                    Odrv4                          0              9967   6331  FALL       1
I__476/O                                    Odrv4                        649             10616   6331  FALL       1
I__479/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__479/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__485/I                                    LocalMux                       0             11159   6331  FALL       1
I__485/O                                    LocalMux                     768             11927   6331  FALL       1
I__496/I                                    InMux                          0             11927   6331  FALL       1
I__496/O                                    InMux                        503             12431   6331  FALL       1
init_pulses_14_LC_9_22_2/in0                LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_8_LC_9_22_4/in0
Capture Clock    : init_pulses_8_LC_9_22_4/clk
Hold Constraint  : 0p
Path slack       : 6331p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4941
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12431
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__476/I                                    Odrv4                          0              9967   6331  FALL       1
I__476/O                                    Odrv4                        649             10616   6331  FALL       1
I__479/I                                    Span4Mux_h                     0             10616   6331  FALL       1
I__479/O                                    Span4Mux_h                   543             11159   6331  FALL       1
I__485/I                                    LocalMux                       0             11159   6331  FALL       1
I__485/O                                    LocalMux                     768             11927   6331  FALL       1
I__497/I                                    InMux                          0             11927   6331  FALL       1
I__497/O                                    InMux                        503             12431   6331  FALL       1
init_pulses_8_LC_9_22_4/in0                 LogicCell40_SEQ_MODE_1000      0             12431   6331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_11_LC_9_22_3/in1
Capture Clock    : init_pulses_11_LC_9_22_3/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__313/I                                     LocalMux                       0             11199   6371  FALL       1
I__313/O                                     LocalMux                     768             11967   6371  FALL       1
I__317/I                                     InMux                          0             11967   6371  FALL       1
I__317/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_11_LC_9_22_3/in1                 LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_11_LC_9_22_3/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_15_LC_9_23_1/in1
Capture Clock    : init_pulses_15_LC_9_23_1/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__314/I                                     LocalMux                       0             11199   6371  FALL       1
I__314/O                                     LocalMux                     768             11967   6371  FALL       1
I__322/I                                     InMux                          0             11967   6371  FALL       1
I__322/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_15_LC_9_23_1/in1                 LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_1_LC_9_21_3/in3
Capture Clock    : init_pulses_1_LC_9_21_3/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__315/I                                     LocalMux                       0             11199   6371  FALL       1
I__315/O                                     LocalMux                     768             11967   6371  FALL       1
I__324/I                                     InMux                          0             11967   6371  FALL       1
I__324/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_1_LC_9_21_3/in3                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_1_LC_9_21_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_10_LC_10_23_4/in1
Capture Clock    : init_pulses_10_LC_10_23_4/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__316/I                                     LocalMux                       0             11199   6371  FALL       1
I__316/O                                     LocalMux                     768             11967   6371  FALL       1
I__331/I                                     InMux                          0             11967   6371  FALL       1
I__331/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_10_LC_10_23_4/in1                LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_10_LC_10_23_4/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_12_LC_9_22_0/in2
Capture Clock    : init_pulses_12_LC_9_22_0/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__313/I                                     LocalMux                       0             11199   6371  FALL       1
I__313/O                                     LocalMux                     768             11967   6371  FALL       1
I__318/I                                     InMux                          0             11967   6371  FALL       1
I__318/O                                     InMux                        503             12470   6371  FALL       1
I__335/I                                     CascadeMux                     0             12470   6371  FALL       1
I__335/O                                     CascadeMux                     0             12470   6371  FALL       1
init_pulses_12_LC_9_22_0/in2                 LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_12_LC_9_22_0/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_13_LC_9_22_1/in1
Capture Clock    : init_pulses_13_LC_9_22_1/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__313/I                                     LocalMux                       0             11199   6371  FALL       1
I__313/O                                     LocalMux                     768             11967   6371  FALL       1
I__319/I                                     InMux                          0             11967   6371  FALL       1
I__319/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_13_LC_9_22_1/in1                 LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_13_LC_9_22_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_14_LC_9_22_2/in2
Capture Clock    : init_pulses_14_LC_9_22_2/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__313/I                                     LocalMux                       0             11199   6371  FALL       1
I__313/O                                     LocalMux                     768             11967   6371  FALL       1
I__320/I                                     InMux                          0             11967   6371  FALL       1
I__320/O                                     InMux                        503             12470   6371  FALL       1
I__336/I                                     CascadeMux                     0             12470   6371  FALL       1
I__336/O                                     CascadeMux                     0             12470   6371  FALL       1
init_pulses_14_LC_9_22_2/in2                 LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_14_LC_9_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_8_LC_9_22_4/in2
Capture Clock    : init_pulses_8_LC_9_22_4/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__313/I                                     LocalMux                       0             11199   6371  FALL       1
I__313/O                                     LocalMux                     768             11967   6371  FALL       1
I__321/I                                     InMux                          0             11967   6371  FALL       1
I__321/O                                     InMux                        503             12470   6371  FALL       1
I__337/I                                     CascadeMux                     0             12470   6371  FALL       1
I__337/O                                     CascadeMux                     0             12470   6371  FALL       1
init_pulses_8_LC_9_22_4/in2                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1074/I                                         ClkMux                         0              5212  RISE       1
I__1074/O                                         ClkMux                       887              6100  RISE       1
init_pulses_8_LC_9_22_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_9_LC_9_23_3/in1
Capture Clock    : init_pulses_9_LC_9_23_3/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__314/I                                     LocalMux                       0             11199   6371  FALL       1
I__314/O                                     LocalMux                     768             11967   6371  FALL       1
I__323/I                                     InMux                          0             11967   6371  FALL       1
I__323/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_9_LC_9_23_3/in1                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_2_LC_9_21_7/in1
Capture Clock    : init_pulses_2_LC_9_21_7/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__315/I                                     LocalMux                       0             11199   6371  FALL       1
I__315/O                                     LocalMux                     768             11967   6371  FALL       1
I__325/I                                     InMux                          0             11967   6371  FALL       1
I__325/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_2_LC_9_21_7/in1                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_2_LC_9_21_7/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_3_LC_9_21_4/in2
Capture Clock    : init_pulses_3_LC_9_21_4/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__315/I                                     LocalMux                       0             11199   6371  FALL       1
I__315/O                                     LocalMux                     768             11967   6371  FALL       1
I__326/I                                     InMux                          0             11967   6371  FALL       1
I__326/O                                     InMux                        503             12470   6371  FALL       1
I__338/I                                     CascadeMux                     0             12470   6371  FALL       1
I__338/O                                     CascadeMux                     0             12470   6371  FALL       1
init_pulses_3_LC_9_21_4/in2                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_3_LC_9_21_4/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_4_LC_9_21_0/in2
Capture Clock    : init_pulses_4_LC_9_21_0/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__315/I                                     LocalMux                       0             11199   6371  FALL       1
I__315/O                                     LocalMux                     768             11967   6371  FALL       1
I__327/I                                     InMux                          0             11967   6371  FALL       1
I__327/O                                     InMux                        503             12470   6371  FALL       1
I__339/I                                     CascadeMux                     0             12470   6371  FALL       1
I__339/O                                     CascadeMux                     0             12470   6371  FALL       1
init_pulses_4_LC_9_21_0/in2                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_4_LC_9_21_0/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_5_LC_9_21_1/in1
Capture Clock    : init_pulses_5_LC_9_21_1/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__315/I                                     LocalMux                       0             11199   6371  FALL       1
I__315/O                                     LocalMux                     768             11967   6371  FALL       1
I__328/I                                     InMux                          0             11967   6371  FALL       1
I__328/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_5_LC_9_21_1/in1                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_5_LC_9_21_1/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_6_LC_9_21_6/in2
Capture Clock    : init_pulses_6_LC_9_21_6/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__315/I                                     LocalMux                       0             11199   6371  FALL       1
I__315/O                                     LocalMux                     768             11967   6371  FALL       1
I__329/I                                     InMux                          0             11967   6371  FALL       1
I__329/O                                     InMux                        503             12470   6371  FALL       1
I__340/I                                     CascadeMux                     0             12470   6371  FALL       1
I__340/O                                     CascadeMux                     0             12470   6371  FALL       1
init_pulses_6_LC_9_21_6/in2                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_6_LC_9_21_6/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_7_LC_9_21_5/in1
Capture Clock    : init_pulses_7_LC_9_21_5/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__315/I                                     LocalMux                       0             11199   6371  FALL       1
I__315/O                                     LocalMux                     768             11967   6371  FALL       1
I__330/I                                     InMux                          0             11967   6371  FALL       1
I__330/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_7_LC_9_21_5/in1                  LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1076/I                                         ClkMux                         0              5212  RISE       1
I__1076/O                                         ClkMux                       887              6100  RISE       1
init_pulses_7_LC_9_21_5/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_16_LC_10_23_5/in2
Capture Clock    : init_pulses_16_LC_10_23_5/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__316/I                                     LocalMux                       0             11199   6371  FALL       1
I__316/O                                     LocalMux                     768             11967   6371  FALL       1
I__332/I                                     InMux                          0             11967   6371  FALL       1
I__332/O                                     InMux                        503             12470   6371  FALL       1
I__341/I                                     CascadeMux                     0             12470   6371  FALL       1
I__341/O                                     CascadeMux                     0             12470   6371  FALL       1
init_pulses_16_LC_10_23_5/in2                LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_16_LC_10_23_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_17_LC_10_23_6/in1
Capture Clock    : init_pulses_17_LC_10_23_6/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__316/I                                     LocalMux                       0             11199   6371  FALL       1
I__316/O                                     LocalMux                     768             11967   6371  FALL       1
I__333/I                                     InMux                          0             11967   6371  FALL       1
I__333/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_17_LC_10_23_6/in1                LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_17_LC_10_23_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : init_pulses_18_LC_10_23_3/in0
Capture Clock    : init_pulses_18_LC_10_23_3/clk
Hold Constraint  : 0p
Path slack       : 6370p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4980
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/ltout  LogicCell40_SEQ_MODE_0000    583              9994   4596  RISE       1
I__214/I                                     CascadeMux                     0              9994   4596  RISE       1
I__214/O                                     CascadeMux                     0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/in2    LogicCell40_SEQ_MODE_0000      0              9994   4596  RISE       1
counter11_0_I_57_c_RNIRTLL1_LC_9_22_6/lcout  LogicCell40_SEQ_MODE_0000   1205             11199   6371  FALL      18
I__316/I                                     LocalMux                       0             11199   6371  FALL       1
I__316/O                                     LocalMux                     768             11967   6371  FALL       1
I__334/I                                     InMux                          0             11967   6371  FALL       1
I__334/O                                     InMux                        503             12470   6371  FALL       1
init_pulses_18_LC_10_23_3/in0                LogicCell40_SEQ_MODE_1000      0             12470   6371  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1068/I                                         ClkMux                         0              5212  RISE       1
I__1068/O                                         ClkMux                       887              6100  RISE       1
init_pulses_18_LC_10_23_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_15_LC_9_23_1/in2
Capture Clock    : init_pulses_15_LC_9_23_1/clk
Hold Constraint  : 0p
Path slack       : 6437p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5047
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12537
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__478/I                                    Odrv4                          0              9967   6437  FALL       1
I__478/O                                    Odrv4                        649             10616   6437  FALL       1
I__483/I                                    Span4Mux_v                     0             10616   6437  FALL       1
I__483/O                                    Span4Mux_v                   649             11265   6437  FALL       1
I__491/I                                    LocalMux                       0             11265   6437  FALL       1
I__491/O                                    LocalMux                     768             12033   6437  FALL       1
I__507/I                                    InMux                          0             12033   6437  FALL       1
I__507/O                                    InMux                        503             12537   6437  FALL       1
I__514/I                                    CascadeMux                     0             12537   6437  FALL       1
I__514/O                                    CascadeMux                     0             12537   6437  FALL       1
init_pulses_15_LC_9_23_1/in2                LogicCell40_SEQ_MODE_1000      0             12537   6437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_15_LC_9_23_1/clk                      LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : init_pulses_9_LC_9_23_3/in2
Capture Clock    : init_pulses_9_LC_9_23_3/clk
Hold Constraint  : 0p
Path slack       : 6437p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5047
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12537
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__991/I                                    LocalMux                       0              7490   2662  FALL       1
I__991/O                                    LocalMux                     768              8259   2662  FALL       1
I__999/I                                    InMux                          0              8259   5788  FALL       1
I__999/O                                    InMux                        503              8762   5788  FALL       1
I__1008/I                                   CascadeMux                     0              8762   5788  FALL       1
I__1008/O                                   CascadeMux                     0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/in2    LogicCell40_SEQ_MODE_0000      0              8762   5788  FALL       1
CHOOSE_CHANNEL_RNII9B21_3_LC_11_22_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   5788  FALL      19
I__478/I                                    Odrv4                          0              9967   6437  FALL       1
I__478/O                                    Odrv4                        649             10616   6437  FALL       1
I__483/I                                    Span4Mux_v                     0             10616   6437  FALL       1
I__483/O                                    Span4Mux_v                   649             11265   6437  FALL       1
I__491/I                                    LocalMux                       0             11265   6437  FALL       1
I__491/O                                    LocalMux                     768             12033   6437  FALL       1
I__508/I                                    InMux                          0             12033   6437  FALL       1
I__508/O                                    InMux                        503             12537   6437  FALL       1
I__515/I                                    CascadeMux                     0             12537   6437  FALL       1
I__515/O                                    CascadeMux                     0             12537   6437  FALL       1
init_pulses_9_LC_9_23_3/in2                 LogicCell40_SEQ_MODE_1000      0             12537   6437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1072/I                                         ClkMux                         0              5212  RISE       1
I__1072/O                                         ClkMux                       887              6100  RISE       1
init_pulses_9_LC_9_23_3/clk                       LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_12_LC_12_24_3/in1
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Hold Constraint  : 0p
Path slack       : 6648p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5258
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12748
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000    874             10285   6649  FALL       4
I__809/I                                     Odrv4                          0             10285   6649  FALL       1
I__809/O                                     Odrv4                        649             10934   6649  FALL       1
I__810/I                                     Span4Mux_h                     0             10934   6649  FALL       1
I__810/O                                     Span4Mux_h                   543             11477   6649  FALL       1
I__811/I                                     LocalMux                       0             11477   6649  FALL       1
I__811/O                                     LocalMux                     768             12245   6649  FALL       1
I__812/I                                     InMux                          0             12245   6649  FALL       1
I__812/O                                     InMux                        503             12748   6649  FALL       1
pulses2count_12_LC_12_24_3/in1               LogicCell40_SEQ_MODE_1000      0             12748   6649  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_1_LC_12_24_2/in0
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Hold Constraint  : 0p
Path slack       : 6648p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5258
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12748
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000    874             10285   6649  FALL       4
I__809/I                                     Odrv4                          0             10285   6649  FALL       1
I__809/O                                     Odrv4                        649             10934   6649  FALL       1
I__810/I                                     Span4Mux_h                     0             10934   6649  FALL       1
I__810/O                                     Span4Mux_h                   543             11477   6649  FALL       1
I__811/I                                     LocalMux                       0             11477   6649  FALL       1
I__811/O                                     LocalMux                     768             12245   6649  FALL       1
I__813/I                                     InMux                          0             12245   6649  FALL       1
I__813/O                                     InMux                        503             12748   6649  FALL       1
pulses2count_1_LC_12_24_2/in0                LogicCell40_SEQ_MODE_1000      0             12748   6649  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_2_LC_12_24_7/in1
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Hold Constraint  : 0p
Path slack       : 6648p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5258
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12748
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000    874             10285   6649  FALL       4
I__809/I                                     Odrv4                          0             10285   6649  FALL       1
I__809/O                                     Odrv4                        649             10934   6649  FALL       1
I__810/I                                     Span4Mux_h                     0             10934   6649  FALL       1
I__810/O                                     Span4Mux_h                   543             11477   6649  FALL       1
I__811/I                                     LocalMux                       0             11477   6649  FALL       1
I__811/O                                     LocalMux                     768             12245   6649  FALL       1
I__814/I                                     InMux                          0             12245   6649  FALL       1
I__814/O                                     InMux                        503             12748   6649  FALL       1
pulses2count_2_LC_12_24_7/in1                LogicCell40_SEQ_MODE_1000      0             12748   6649  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : CHOOSE_CHANNEL_0_LC_9_20_4/lcout
Path End         : pulses2count_3_LC_12_24_1/in1
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Hold Constraint  : 0p
Path slack       : 6648p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  5258
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12748
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
CHOOSE_CHANNEL_0_LC_9_20_4/lcout             LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      13
I__618/I                                     Odrv4                          0              7490   4596  FALL       1
I__618/O                                     Odrv4                        649              8139   4596  FALL       1
I__623/I                                     LocalMux                       0              8139   4596  FALL       1
I__623/O                                     LocalMux                     768              8908   4596  FALL       1
I__635/I                                     InMux                          0              8908   4596  FALL       1
I__635/O                                     InMux                        503              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/in3    LogicCell40_SEQ_MODE_0000      0              9411   4596  FALL       1
CHOOSE_CHANNEL_RNIA6U31_1_3_LC_9_22_5/lcout  LogicCell40_SEQ_MODE_0000    874             10285   6649  FALL       4
I__809/I                                     Odrv4                          0             10285   6649  FALL       1
I__809/O                                     Odrv4                        649             10934   6649  FALL       1
I__810/I                                     Span4Mux_h                     0             10934   6649  FALL       1
I__810/O                                     Span4Mux_h                   543             11477   6649  FALL       1
I__811/I                                     LocalMux                       0             11477   6649  FALL       1
I__811/O                                     LocalMux                     768             12245   6649  FALL       1
I__815/I                                     InMux                          0             12245   6649  FALL       1
I__815/O                                     InMux                        503             12748   6649  FALL       1
pulses2count_3_LC_12_24_1/in1                LogicCell40_SEQ_MODE_1000      0             12748   6649  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : PPM_STATE_0_LC_12_22_0/sr
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Hold Constraint  : 0p
Path slack       : 6874p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  4967
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     12457
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                            LocalMux                       0              7490   6874  FALL       1
I__994/O                            LocalMux                     768              8259   6874  FALL       1
I__1006/I                           InMux                          0              8259   6874  FALL       1
I__1006/O                           InMux                        503              8762   6874  FALL       1
I__1011/I                           CascadeMux                     0              8762   6874  FALL       1
I__1011/O                           CascadeMux                     0              8762   6874  FALL       1
PPM_STATE_RNO_0_0_LC_12_21_2/in2    LogicCell40_SEQ_MODE_0000      0              8762   6874  FALL       1
PPM_STATE_RNO_0_0_LC_12_21_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9967   6874  FALL       1
I__733/I                            Odrv4                          0              9967   6874  FALL       1
I__733/O                            Odrv4                        649             10616   6874  FALL       1
I__734/I                            Span4Mux_h                     0             10616   6874  FALL       1
I__734/O                            Span4Mux_h                   543             11159   6874  FALL       1
I__735/I                            LocalMux                       0             11159   6874  FALL       1
I__735/O                            LocalMux                     768             11927   6874  FALL       1
I__736/I                            SRMux                          0             11927   6874  FALL       1
I__736/O                            SRMux                        530             12457   6874  FALL       1
PPM_STATE_0_LC_12_22_0/sr           LogicCell40_SEQ_MODE_1001      0             12457   6874  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_11_26_2/lcout
Path End         : ppm_output_reg_LC_10_26_6/in1
Capture Clock    : ppm_output_reg_LC_10_26_6/clk
Hold Constraint  : 0p
Path slack       : 7960p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6570
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14060
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_11_26_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1021/I                            LocalMux                       0              7490   7960  FALL       1
I__1021/O                            LocalMux                     768              8259   7960  FALL       1
I__1024/I                            InMux                          0              8259   7960  FALL       1
I__1024/O                            InMux                        503              8762   7960  FALL       1
counter_RNIV1JM_2_LC_12_25_4/in3     LogicCell40_SEQ_MODE_0000      0              8762   7960  FALL       1
counter_RNIV1JM_2_LC_12_25_4/lcout   LogicCell40_SEQ_MODE_0000    874              9636   7960  FALL       1
I__963/I                             LocalMux                       0              9636   7960  FALL       1
I__963/O                             LocalMux                     768             10404   7960  FALL       1
I__964/I                             InMux                          0             10404   7960  FALL       1
I__964/O                             InMux                        503             10907   7960  FALL       1
counter_RNID6M35_2_LC_12_26_0/in1    LogicCell40_SEQ_MODE_0000      0             10907   7960  FALL       1
counter_RNID6M35_2_LC_12_26_0/lcout  LogicCell40_SEQ_MODE_0000   1232             12139   7960  FALL       3
I__951/I                             Odrv4                          0             12139   7960  FALL       1
I__951/O                             Odrv4                        649             12788   7960  FALL       1
I__954/I                             LocalMux                       0             12788   7960  FALL       1
I__954/O                             LocalMux                     768             13556   7960  FALL       1
I__957/I                             InMux                          0             13556   7960  FALL       1
I__957/O                             InMux                        503             14060   7960  FALL       1
ppm_output_reg_LC_10_26_6/in1        LogicCell40_SEQ_MODE_1000      0             14060   7960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulses2count_17_LC_10_24_3/lcout
Path End         : ppm_output_reg_LC_10_26_6/in3
Capture Clock    : ppm_output_reg_LC_10_26_6/clk
Hold Constraint  : 0p
Path slack       : 8092p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6702
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14192
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_17_LC_10_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulses2count_17_LC_10_24_3/lcout              LogicCell40_SEQ_MODE_1000   1391              7490   8092  FALL       1
I__551/I                                      LocalMux                       0              7490   8092  FALL       1
I__551/O                                      LocalMux                     768              8259   8092  FALL       1
I__552/I                                      InMux                          0              8259   8092  FALL       1
I__552/O                                      InMux                        503              8762   8092  FALL       1
counter11_0_I_51_c_RNO_LC_11_25_6/in3         LogicCell40_SEQ_MODE_0000      0              8762   8092  FALL       1
counter11_0_I_51_c_RNO_LC_11_25_6/lcout       LogicCell40_SEQ_MODE_0000    874              9636   8092  FALL       1
I__548/I                                      LocalMux                       0              9636   8092  FALL       1
I__548/O                                      LocalMux                     768             10404   8092  FALL       1
I__549/I                                      InMux                          0             10404   8092  FALL       1
I__549/O                                      InMux                        503             10907   8092  FALL       1
I__550/I                                      CascadeMux                     0             10907   8092  FALL       1
I__550/O                                      CascadeMux                     0             10907   8092  FALL       1
counter11_0_I_51_c_LC_11_25_0/in2             LogicCell40_SEQ_MODE_0000      0             10907   8092  FALL       1
counter11_0_I_51_c_LC_11_25_0/carryout        LogicCell40_SEQ_MODE_0000    358             11265   8092  FALL       1
counter11_0_I_57_c_LC_11_25_1/carryin         LogicCell40_SEQ_MODE_0000      0             11265   8092  FALL       1
counter11_0_I_57_c_LC_11_25_1/carryout        LogicCell40_SEQ_MODE_0000    278             11543   8092  FALL       1
I__572/I                                      InMux                          0             11543   8092  FALL       1
I__572/O                                      InMux                        503             12047   8092  FALL       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/in3    LogicCell40_SEQ_MODE_0000      0             12047   8092  FALL       1
counter11_0_N_2_THRU_LUT4_0_LC_11_25_2/lcout  LogicCell40_SEQ_MODE_0000    874             12921   8092  FALL       5
I__931/I                                      LocalMux                       0             12921   8092  FALL       1
I__931/O                                      LocalMux                     768             13689   8092  FALL       1
I__936/I                                      InMux                          0             13689   8092  FALL       1
I__936/O                                      InMux                        503             14192   8092  FALL       1
ppm_output_reg_LC_10_26_6/in3                 LogicCell40_SEQ_MODE_1000      0             14192   8092  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : CHOOSE_CHANNEL_fast_3_LC_12_20_6/ce
Capture Clock    : CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1042/I                                        CEMux                          0             14046   8437  FALL       1
I__1042/O                                        CEMux                        490             14536   8437  FALL       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/ce              LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_3_LC_12_20_6/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : CHOOSE_CHANNEL_fast_2_LC_12_20_3/ce
Capture Clock    : CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1042/I                                        CEMux                          0             14046   8437  FALL       1
I__1042/O                                        CEMux                        490             14536   8437  FALL       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/ce              LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_2_LC_12_20_3/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : CHOOSE_CHANNEL_fast_0_LC_12_20_1/ce
Capture Clock    : CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1042/I                                        CEMux                          0             14046   8437  FALL       1
I__1042/O                                        CEMux                        490             14536   8437  FALL       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/ce              LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1071/I                                         ClkMux                         0              5212  RISE       1
I__1071/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_0_LC_12_20_1/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : CHOOSE_CHANNEL_fast_1_LC_11_20_2/ce
Capture Clock    : CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1043/I                                        CEMux                          0             14046   8437  FALL       1
I__1043/O                                        CEMux                        490             14536   8437  FALL       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/ce              LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1073/I                                         ClkMux                         0              5212  RISE       1
I__1073/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_fast_1_LC_11_20_2/clk              LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : CHOOSE_CHANNEL_3_LC_10_20_7/ce
Capture Clock    : CHOOSE_CHANNEL_3_LC_10_20_7/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1044/I                                        CEMux                          0             14046   8437  FALL       1
I__1044/O                                        CEMux                        490             14536   8437  FALL       1
CHOOSE_CHANNEL_3_LC_10_20_7/ce                   LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_3_LC_10_20_7/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : CHOOSE_CHANNEL_2_LC_10_20_0/ce
Capture Clock    : CHOOSE_CHANNEL_2_LC_10_20_0/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1044/I                                        CEMux                          0             14046   8437  FALL       1
I__1044/O                                        CEMux                        490             14536   8437  FALL       1
CHOOSE_CHANNEL_2_LC_10_20_0/ce                   LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1075/I                                         ClkMux                         0              5212  RISE       1
I__1075/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_2_LC_10_20_0/clk                   LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : CHOOSE_CHANNEL_0_LC_9_20_4/ce
Capture Clock    : CHOOSE_CHANNEL_0_LC_9_20_4/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1045/I                                        CEMux                          0             14046   8437  FALL       1
I__1045/O                                        CEMux                        490             14536   8437  FALL       1
CHOOSE_CHANNEL_0_LC_9_20_4/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_0_LC_9_20_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : CHOOSE_CHANNEL_1_LC_9_20_0/ce
Capture Clock    : CHOOSE_CHANNEL_1_LC_9_20_0/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1045/I                                        CEMux                          0             14046   8437  FALL       1
I__1045/O                                        CEMux                        490             14536   8437  FALL       1
CHOOSE_CHANNEL_1_LC_9_20_0/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1077/I                                         ClkMux                         0              5212  RISE       1
I__1077/O                                         ClkMux                       887              6100  RISE       1
CHOOSE_CHANNEL_1_LC_9_20_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_2_LC_12_24_7/ce
Capture Clock    : pulses2count_2_LC_12_24_7/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1046/I                                        CEMux                          0             14046   8437  FALL       1
I__1046/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_2_LC_12_24_7/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_2_LC_12_24_7/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_16_LC_12_24_4/ce
Capture Clock    : pulses2count_16_LC_12_24_4/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1046/I                                        CEMux                          0             14046   8437  FALL       1
I__1046/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_16_LC_12_24_4/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_16_LC_12_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_12_LC_12_24_3/ce
Capture Clock    : pulses2count_12_LC_12_24_3/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1046/I                                        CEMux                          0             14046   8437  FALL       1
I__1046/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_12_LC_12_24_3/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_12_LC_12_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_1_LC_12_24_2/ce
Capture Clock    : pulses2count_1_LC_12_24_2/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1046/I                                        CEMux                          0             14046   8437  FALL       1
I__1046/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_1_LC_12_24_2/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_1_LC_12_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_3_LC_12_24_1/ce
Capture Clock    : pulses2count_3_LC_12_24_1/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1046/I                                        CEMux                          0             14046   8437  FALL       1
I__1046/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_3_LC_12_24_1/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1059/I                                         ClkMux                         0              5212  RISE       1
I__1059/O                                         ClkMux                       887              6100  RISE       1
pulses2count_3_LC_12_24_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_7_LC_11_23_2/ce
Capture Clock    : pulses2count_7_LC_11_23_2/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1047/I                                        CEMux                          0             14046   8437  FALL       1
I__1047/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_7_LC_11_23_2/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1065/I                                         ClkMux                         0              5212  RISE       1
I__1065/O                                         ClkMux                       887              6100  RISE       1
pulses2count_7_LC_11_23_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_5_LC_12_25_3/ce
Capture Clock    : pulses2count_5_LC_12_25_3/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1048/I                                        CEMux                          0             14046   8437  FALL       1
I__1048/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_5_LC_12_25_3/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1057/I                                         ClkMux                         0              5212  RISE       1
I__1057/O                                         ClkMux                       887              6100  RISE       1
pulses2count_5_LC_12_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_14_LC_10_24_7/ce
Capture Clock    : pulses2count_14_LC_10_24_7/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1049/I                                        CEMux                          0             14046   8437  FALL       1
I__1049/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_14_LC_10_24_7/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_14_LC_10_24_7/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_11_LC_10_24_6/ce
Capture Clock    : pulses2count_11_LC_10_24_6/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1049/I                                        CEMux                          0             14046   8437  FALL       1
I__1049/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_11_LC_10_24_6/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_11_LC_10_24_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_6_LC_10_24_5/ce
Capture Clock    : pulses2count_6_LC_10_24_5/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1049/I                                        CEMux                          0             14046   8437  FALL       1
I__1049/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_6_LC_10_24_5/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_6_LC_10_24_5/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_13_LC_10_24_4/ce
Capture Clock    : pulses2count_13_LC_10_24_4/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1049/I                                        CEMux                          0             14046   8437  FALL       1
I__1049/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_13_LC_10_24_4/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_13_LC_10_24_4/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_17_LC_10_24_3/ce
Capture Clock    : pulses2count_17_LC_10_24_3/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1049/I                                        CEMux                          0             14046   8437  FALL       1
I__1049/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_17_LC_10_24_3/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_17_LC_10_24_3/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_0_LC_10_24_2/ce
Capture Clock    : pulses2count_0_LC_10_24_2/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1049/I                                        CEMux                          0             14046   8437  FALL       1
I__1049/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_0_LC_10_24_2/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_0_LC_10_24_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_10_LC_10_24_1/ce
Capture Clock    : pulses2count_10_LC_10_24_1/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1049/I                                        CEMux                          0             14046   8437  FALL       1
I__1049/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_10_LC_10_24_1/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_10_LC_10_24_1/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_15_LC_10_24_0/ce
Capture Clock    : pulses2count_15_LC_10_24_0/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1049/I                                        CEMux                          0             14046   8437  FALL       1
I__1049/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_15_LC_10_24_0/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1064/I                                         ClkMux                         0              5212  RISE       1
I__1064/O                                         ClkMux                       887              6100  RISE       1
pulses2count_15_LC_10_24_0/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_4_LC_13_25_3/ce
Capture Clock    : pulses2count_4_LC_13_25_3/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1050/I                                        CEMux                          0             14046   8437  FALL       1
I__1050/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_4_LC_13_25_3/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1061/I                                         ClkMux                         0              5212  RISE       1
I__1061/O                                         ClkMux                       887              6100  RISE       1
pulses2count_4_LC_13_25_3/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_18_LC_12_27_6/ce
Capture Clock    : pulses2count_18_LC_12_27_6/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1051/I                                        CEMux                          0             14046   8437  FALL       1
I__1051/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_18_LC_12_27_6/ce                    LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_18_LC_12_27_6/clk                    LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_9_LC_12_27_2/ce
Capture Clock    : pulses2count_9_LC_12_27_2/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1051/I                                        CEMux                          0             14046   8437  FALL       1
I__1051/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_9_LC_12_27_2/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_9_LC_12_27_2/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_1_LC_11_22_4/lcout
Path End         : pulses2count_8_LC_12_27_1/ce
Capture Clock    : pulses2count_8_LC_12_27_1/clk
Hold Constraint  : 0p
Path slack       : 8436p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7046
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14536
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_1_LC_11_22_4/lcout                     LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL      12
I__994/I                                         LocalMux                       0              7490   6874  FALL       1
I__994/O                                         LocalMux                     768              8259   6874  FALL       1
I__1005/I                                        InMux                          0              8259   8437  FALL       1
I__1005/O                                        InMux                        503              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/in3              LogicCell40_SEQ_MODE_0000      0              8762   8437  FALL       1
PPM_STATE_RNI981B2_0_LC_12_21_1/lcout            LogicCell40_SEQ_MODE_0000    874              9636   8437  FALL       1
I__775/I                                         Odrv12                         0              9636   8437  FALL       1
I__775/O                                         Odrv12                      1232             10868   8437  FALL       1
I__776/I                                         Span12Mux_s9_v                 0             10868   8437  FALL       1
I__776/O                                         Span12Mux_s9_v               834             11702   8437  FALL       1
I__777/I                                         LocalMux                       0             11702   8437  FALL       1
I__777/O                                         LocalMux                     768             12470   8437  FALL       1
I__778/I                                         IoInMux                        0             12470   8437  FALL       1
I__778/O                                         IoInMux                      503             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12974   8437  FALL       1
PPM_STATE_RNI981B2_0_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             13768   8437  FALL      27
I__1040/I                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1040/O                                        gio2CtrlBuf                    0             13768   8437  FALL       1
I__1041/I                                        GlobalMux                      0             13768   8437  FALL       1
I__1041/O                                        GlobalMux                    278             14046   8437  FALL       1
I__1051/I                                        CEMux                          0             14046   8437  FALL       1
I__1051/O                                        CEMux                        490             14536   8437  FALL       1
pulses2count_8_LC_12_27_1/ce                     LogicCell40_SEQ_MODE_1000      0             14536   8437  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1054/I                                         ClkMux                         0              5212  RISE       1
I__1054/O                                         ClkMux                       887              6100  RISE       1
pulses2count_8_LC_12_27_1/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_11_26_2/lcout
Path End         : PPM_STATE_1_LC_11_22_4/in1
Capture Clock    : PPM_STATE_1_LC_11_22_4/clk
Hold Constraint  : 0p
Path slack       : 8503p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7113
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14603
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_11_26_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1021/I                            LocalMux                       0              7490   7960  FALL       1
I__1021/O                            LocalMux                     768              8259   7960  FALL       1
I__1024/I                            InMux                          0              8259   7960  FALL       1
I__1024/O                            InMux                        503              8762   7960  FALL       1
counter_RNIV1JM_2_LC_12_25_4/in3     LogicCell40_SEQ_MODE_0000      0              8762   7960  FALL       1
counter_RNIV1JM_2_LC_12_25_4/lcout   LogicCell40_SEQ_MODE_0000    874              9636   7960  FALL       1
I__963/I                             LocalMux                       0              9636   7960  FALL       1
I__963/O                             LocalMux                     768             10404   7960  FALL       1
I__964/I                             InMux                          0             10404   7960  FALL       1
I__964/O                             InMux                        503             10907   7960  FALL       1
counter_RNID6M35_2_LC_12_26_0/in1    LogicCell40_SEQ_MODE_0000      0             10907   7960  FALL       1
counter_RNID6M35_2_LC_12_26_0/lcout  LogicCell40_SEQ_MODE_0000   1232             12139   7960  FALL       3
I__953/I                             Odrv4                          0             12139   8503  FALL       1
I__953/O                             Odrv4                        649             12788   8503  FALL       1
I__956/I                             Span4Mux_h                     0             12788   8503  FALL       1
I__956/O                             Span4Mux_h                   543             13331   8503  FALL       1
I__959/I                             LocalMux                       0             13331   8503  FALL       1
I__959/O                             LocalMux                     768             14099   8503  FALL       1
I__960/I                             InMux                          0             14099   8503  FALL       1
I__960/O                             InMux                        503             14603   8503  FALL       1
PPM_STATE_1_LC_11_22_4/in1           LogicCell40_SEQ_MODE_1000      0             14603   8503  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1069/I                                         ClkMux                         0              5212  RISE       1
I__1069/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_1_LC_11_22_4/clk                        LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_11_26_2/lcout
Path End         : PPM_STATE_0_LC_12_22_0/in1
Capture Clock    : PPM_STATE_0_LC_12_22_0/clk
Hold Constraint  : 0p
Path slack       : 8542p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     6100

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  7152
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     14642
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_11_26_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7490   2662  FALL       3
I__1021/I                            LocalMux                       0              7490   7960  FALL       1
I__1021/O                            LocalMux                     768              8259   7960  FALL       1
I__1024/I                            InMux                          0              8259   7960  FALL       1
I__1024/O                            InMux                        503              8762   7960  FALL       1
counter_RNIV1JM_2_LC_12_25_4/in3     LogicCell40_SEQ_MODE_0000      0              8762   7960  FALL       1
counter_RNIV1JM_2_LC_12_25_4/lcout   LogicCell40_SEQ_MODE_0000    874              9636   7960  FALL       1
I__963/I                             LocalMux                       0              9636   7960  FALL       1
I__963/O                             LocalMux                     768             10404   7960  FALL       1
I__964/I                             InMux                          0             10404   7960  FALL       1
I__964/O                             InMux                        503             10907   7960  FALL       1
counter_RNID6M35_2_LC_12_26_0/in1    LogicCell40_SEQ_MODE_0000      0             10907   7960  FALL       1
counter_RNID6M35_2_LC_12_26_0/lcout  LogicCell40_SEQ_MODE_0000   1232             12139   7960  FALL       3
I__952/I                             Odrv12                         0             12139   8543  FALL       1
I__952/O                             Odrv12                      1232             13371   8543  FALL       1
I__955/I                             LocalMux                       0             13371   8543  FALL       1
I__955/O                             LocalMux                     768             14139   8543  FALL       1
I__958/I                             InMux                          0             14139   8543  FALL       1
I__958/O                             InMux                        503             14642   8543  FALL       1
PPM_STATE_0_LC_12_22_0/in1           LogicCell40_SEQ_MODE_1001      0             14642   8543  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_18_LC_11_28_2/sr
Capture Clock    : counter_18_LC_11_28_2/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__608/I                                                SRMux                          0             16364  11311  FALL       1
I__608/O                                                SRMux                        530             16894  11311  FALL       1
counter_18_LC_11_28_2/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_18_LC_11_28_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_17_LC_11_28_1/sr
Capture Clock    : counter_17_LC_11_28_1/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__608/I                                                SRMux                          0             16364  11311  FALL       1
I__608/O                                                SRMux                        530             16894  11311  FALL       1
counter_17_LC_11_28_1/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_17_LC_11_28_1/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_16_LC_11_28_0/sr
Capture Clock    : counter_16_LC_11_28_0/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__608/I                                                SRMux                          0             16364  11311  FALL       1
I__608/O                                                SRMux                        530             16894  11311  FALL       1
counter_16_LC_11_28_0/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1055/I                                         ClkMux                         0              5212  RISE       1
I__1055/O                                         ClkMux                       887              6100  RISE       1
counter_16_LC_11_28_0/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_15_LC_11_27_7/sr
Capture Clock    : counter_15_LC_11_27_7/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__609/I                                                SRMux                          0             16364  11311  FALL       1
I__609/O                                                SRMux                        530             16894  11311  FALL       1
counter_15_LC_11_27_7/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_15_LC_11_27_7/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_14_LC_11_27_6/sr
Capture Clock    : counter_14_LC_11_27_6/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__609/I                                                SRMux                          0             16364  11311  FALL       1
I__609/O                                                SRMux                        530             16894  11311  FALL       1
counter_14_LC_11_27_6/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_14_LC_11_27_6/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_13_LC_11_27_5/sr
Capture Clock    : counter_13_LC_11_27_5/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__609/I                                                SRMux                          0             16364  11311  FALL       1
I__609/O                                                SRMux                        530             16894  11311  FALL       1
counter_13_LC_11_27_5/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_13_LC_11_27_5/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_12_LC_11_27_4/sr
Capture Clock    : counter_12_LC_11_27_4/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__609/I                                                SRMux                          0             16364  11311  FALL       1
I__609/O                                                SRMux                        530             16894  11311  FALL       1
counter_12_LC_11_27_4/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_12_LC_11_27_4/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_11_LC_11_27_3/sr
Capture Clock    : counter_11_LC_11_27_3/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__609/I                                                SRMux                          0             16364  11311  FALL       1
I__609/O                                                SRMux                        530             16894  11311  FALL       1
counter_11_LC_11_27_3/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_11_LC_11_27_3/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_10_LC_11_27_2/sr
Capture Clock    : counter_10_LC_11_27_2/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__609/I                                                SRMux                          0             16364  11311  FALL       1
I__609/O                                                SRMux                        530             16894  11311  FALL       1
counter_10_LC_11_27_2/sr                                LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_10_LC_11_27_2/clk                         LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_9_LC_11_27_1/sr
Capture Clock    : counter_9_LC_11_27_1/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__609/I                                                SRMux                          0             16364  11311  FALL       1
I__609/O                                                SRMux                        530             16894  11311  FALL       1
counter_9_LC_11_27_1/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_9_LC_11_27_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_8_LC_11_27_0/sr
Capture Clock    : counter_8_LC_11_27_0/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__609/I                                                SRMux                          0             16364  11311  FALL       1
I__609/O                                                SRMux                        530             16894  11311  FALL       1
counter_8_LC_11_27_0/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1056/I                                         ClkMux                         0              5212  RISE       1
I__1056/O                                         ClkMux                       887              6100  RISE       1
counter_8_LC_11_27_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_7_LC_11_26_7/sr
Capture Clock    : counter_7_LC_11_26_7/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__610/I                                                SRMux                          0             16364  11311  FALL       1
I__610/O                                                SRMux                        530             16894  11311  FALL       1
counter_7_LC_11_26_7/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_7_LC_11_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_6_LC_11_26_6/sr
Capture Clock    : counter_6_LC_11_26_6/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__610/I                                                SRMux                          0             16364  11311  FALL       1
I__610/O                                                SRMux                        530             16894  11311  FALL       1
counter_6_LC_11_26_6/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_6_LC_11_26_6/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_5_LC_11_26_5/sr
Capture Clock    : counter_5_LC_11_26_5/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__610/I                                                SRMux                          0             16364  11311  FALL       1
I__610/O                                                SRMux                        530             16894  11311  FALL       1
counter_5_LC_11_26_5/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_5_LC_11_26_5/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_4_LC_11_26_4/sr
Capture Clock    : counter_4_LC_11_26_4/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__610/I                                                SRMux                          0             16364  11311  FALL       1
I__610/O                                                SRMux                        530             16894  11311  FALL       1
counter_4_LC_11_26_4/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_4_LC_11_26_4/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_3_LC_11_26_3/sr
Capture Clock    : counter_3_LC_11_26_3/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__610/I                                                SRMux                          0             16364  11311  FALL       1
I__610/O                                                SRMux                        530             16894  11311  FALL       1
counter_3_LC_11_26_3/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_3_LC_11_26_3/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_2_LC_11_26_2/sr
Capture Clock    : counter_2_LC_11_26_2/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__610/I                                                SRMux                          0             16364  11311  FALL       1
I__610/O                                                SRMux                        530             16894  11311  FALL       1
counter_2_LC_11_26_2/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_2_LC_11_26_2/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_1_LC_11_26_1/sr
Capture Clock    : counter_1_LC_11_26_1/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__610/I                                                SRMux                          0             16364  11311  FALL       1
I__610/O                                                SRMux                        530             16894  11311  FALL       1
counter_1_LC_11_26_1/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_1_LC_11_26_1/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PPM_STATE_0_LC_12_22_0/lcout
Path End         : counter_0_LC_11_26_0/sr
Capture Clock    : counter_0_LC_11_26_0/clk
Hold Constraint  : 0p
Path slack       : 11311p

Capture Clock Arrival Time (ppm_encoder|clk:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         6100
- Setup Time                                       -517
------------------------------------------------   ---- 
End-of-path required time (ps)                     5583

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9404
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     16894
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1063/I                                         ClkMux                         0              5212  RISE       1
I__1063/O                                         ClkMux                       887              6100  RISE       1
PPM_STATE_0_LC_12_22_0/clk                        LogicCell40_SEQ_MODE_1001      0              6100  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
PPM_STATE_0_LC_12_22_0/lcout                            LogicCell40_SEQ_MODE_1001   1391              7490   2662  FALL      11
I__972/I                                                LocalMux                       0              7490   6000  FALL       1
I__972/O                                                LocalMux                     768              8259   6000  FALL       1
I__982/I                                                InMux                          0              8259   6000  FALL       1
I__982/O                                                InMux                        503              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/in3                    LogicCell40_SEQ_MODE_0000      0              8762   6000  FALL       1
PPM_STATE_RNIB4CG_0_0_LC_12_23_4/lcout                  LogicCell40_SEQ_MODE_0000    874              9636   6000  FALL       3
I__942/I                                                Odrv4                          0              9636   6000  FALL       1
I__942/O                                                Odrv4                        649             10285   6000  FALL       1
I__943/I                                                LocalMux                       0             10285  11311  FALL       1
I__943/O                                                LocalMux                     768             11053  11311  FALL       1
I__946/I                                                InMux                          0             11053  11311  FALL       1
I__946/O                                                InMux                        503             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/in1              LogicCell40_SEQ_MODE_0000      0             11556  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_LC_12_26_1/lcout            LogicCell40_SEQ_MODE_0000   1232             12788  11311  FALL       1
I__924/I                                                Odrv12                         0             12788  11311  FALL       1
I__924/O                                                Odrv12                      1232             14020  11311  FALL       1
I__925/I                                                LocalMux                       0             14020  11311  FALL       1
I__925/O                                                LocalMux                     768             14788  11311  FALL       1
I__926/I                                                IoInMux                        0             14788  11311  FALL       1
I__926/O                                                IoInMux                      503             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15291  11311  FALL       1
counter11_0_I_57_c_RNIUTDL5_0/GLOBALBUFFEROUTPUT        ICE_GB                       795             16086  11311  FALL      19
I__606/I                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__606/O                                                gio2CtrlBuf                    0             16086  11311  FALL       1
I__607/I                                                GlobalMux                      0             16086  11311  FALL       1
I__607/O                                                GlobalMux                    278             16364  11311  FALL       1
I__610/I                                                SRMux                          0             16364  11311  FALL       1
I__610/O                                                SRMux                        530             16894  11311  FALL       1
counter_0_LC_11_26_0/sr                                 LogicCell40_SEQ_MODE_1000      0             16894  11311  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1058/I                                         ClkMux                         0              5212  RISE       1
I__1058/O                                         ClkMux                       887              6100  RISE       1
counter_0_LC_11_26_0/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ppm_output_reg_LC_10_26_6/lcout
Path End         : ppm_output
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  6420
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     13910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1060/I                                         ClkMux                         0              5212  RISE       1
I__1060/O                                         ClkMux                       887              6100  RISE       1
ppm_output_reg_LC_10_26_6/clk                     LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ppm_output_reg_LC_10_26_6/lcout       LogicCell40_SEQ_MODE_1000   1391              7490   +INF  RISE       2
I__453/I                              Odrv4                          0              7490   +INF  RISE       1
I__453/O                              Odrv4                        596              8086   +INF  RISE       1
I__455/I                              Span4Mux_v                     0              8086   +INF  RISE       1
I__455/O                              Span4Mux_v                   596              8682   +INF  RISE       1
I__457/I                              Span4Mux_s0_v                  0              8682   +INF  RISE       1
I__457/O                              Span4Mux_s0_v                344              9027   +INF  RISE       1
I__458/I                              LocalMux                       0              9027   +INF  RISE       1
I__458/O                              LocalMux                    1099             10126   +INF  RISE       1
I__459/I                              IoInMux                        0             10126   +INF  RISE       1
I__459/O                              IoInMux                      662             10788   +INF  RISE       1
ppm_output_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10788   +INF  RISE       1
ppm_output_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11556   +INF  FALL       1
ppm_output_obuf_iopad/DIN             IO_PAD                         0             11556   +INF  FALL       1
ppm_output_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             13910   +INF  FALL       1
ppm_output                            ppm_encoder                    0             13910   +INF  FALL       1


++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : test_ledZ0_LC_8_26_7/lcout
Path End         : test_led
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (ppm_encoder|clk:R#1)       0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          6100
+ Clock To Q                                       1391
+ Data Path Delay                                  9929
-----------------------------------------------   ----- 
End-of-path arrival time (ps)                     17419
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ppm_encoder                    0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4961  RISE       1
I__1052/I                                         gio2CtrlBuf                    0              4961  RISE       1
I__1052/O                                         gio2CtrlBuf                    0              4961  RISE       1
I__1053/I                                         GlobalMux                      0              4961  RISE       1
I__1053/O                                         GlobalMux                    252              5212  RISE       1
I__1066/I                                         ClkMux                         0              5212  RISE       1
I__1066/O                                         ClkMux                       887              6100  RISE       1
test_ledZ0_LC_8_26_7/clk                          LogicCell40_SEQ_MODE_1000      0              6100  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
test_ledZ0_LC_8_26_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7490   +INF  RISE       2
I__180/I                            Odrv12                         0              7490   +INF  RISE       1
I__180/O                            Odrv12                      1073              8563   +INF  RISE       1
I__182/I                            Span12Mux_v                    0              8563   +INF  RISE       1
I__182/O                            Span12Mux_v                  980              9543   +INF  RISE       1
I__183/I                            Span12Mux_v                    0              9543   +INF  RISE       1
I__183/O                            Span12Mux_v                  980             10523   +INF  RISE       1
I__184/I                            Span12Mux_h                    0             10523   +INF  RISE       1
I__184/O                            Span12Mux_h                 1073             11596   +INF  RISE       1
I__185/I                            Sp12to4                        0             11596   +INF  RISE       1
I__185/O                            Sp12to4                      596             12192   +INF  RISE       1
I__186/I                            Span4Mux_s1_v                  0             12192   +INF  RISE       1
I__186/O                            Span4Mux_s1_v                344             12537   +INF  RISE       1
I__187/I                            LocalMux                       0             12537   +INF  RISE       1
I__187/O                            LocalMux                    1099             13636   +INF  RISE       1
I__188/I                            IoInMux                        0             13636   +INF  RISE       1
I__188/O                            IoInMux                      662             14298   +INF  RISE       1
test_led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             14298   +INF  RISE       1
test_led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             15066   +INF  FALL       1
test_led_obuf_iopad/DIN             IO_PAD                         0             15066   +INF  FALL       1
test_led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2353             17419   +INF  FALL       1
test_led                            ppm_encoder                    0             17419   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

