21:15:25 INFO  : Registering command handlers for Vitis TCF services
21:15:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\temp_xsdb_launch_script.tcl
21:15:28 INFO  : Platform repository initialization has completed.
21:15:28 INFO  : XSCT server has started successfully.
21:15:30 INFO  : Successfully done setting XSCT server connection channel  
21:15:30 INFO  : plnx-install-location is set to ''
21:15:30 INFO  : Successfully done query RDI_DATADIR 
21:15:30 INFO  : Successfully done setting workspace for the tool. 
21:16:21 INFO  : Result from executing command 'getProjects': hdmi_vdma
21:16:21 INFO  : Result from executing command 'getPlatforms': 
19:45:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\temp_xsdb_launch_script.tcl
19:45:14 INFO  : XSCT server has started successfully.
19:45:14 INFO  : Successfully done setting XSCT server connection channel  
19:45:14 INFO  : plnx-install-location is set to ''
19:45:14 INFO  : Successfully done setting workspace for the tool. 
19:45:17 INFO  : Registering command handlers for Vitis TCF services
19:45:17 INFO  : Platform repository initialization has completed.
19:45:20 INFO  : Successfully done query RDI_DATADIR 
19:52:14 INFO  : Result from executing command 'getProjects': hdmi_vdma
19:52:14 INFO  : Result from executing command 'getPlatforms': hdmi_vdma|E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hdmi_vdma.xpfm
19:52:14 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
19:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:36 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
19:52:36 INFO  : 'jtag frequency' command is executed.
19:52:36 INFO  : Context for 'APU' is selected.
19:52:36 INFO  : System reset is completed.
19:52:39 INFO  : 'after 3000' command is executed.
19:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
19:52:41 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit"
19:52:41 INFO  : Context for 'APU' is selected.
19:52:41 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
19:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:41 INFO  : Context for 'APU' is selected.
19:52:41 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl' is done.
19:52:42 INFO  : 'ps7_init' command is executed.
19:52:42 INFO  : 'ps7_post_config' command is executed.
19:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:42 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:42 INFO  : 'con' command is executed.
19:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:42 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test0_system_standalone.tcl'
20:13:21 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
20:13:38 INFO  : Disconnected from the channel tcfchan#2.
20:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:38 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:13:38 INFO  : 'jtag frequency' command is executed.
20:13:38 INFO  : Context for 'APU' is selected.
20:13:38 INFO  : System reset is completed.
20:13:41 INFO  : 'after 3000' command is executed.
20:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:13:44 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit"
20:13:44 INFO  : Context for 'APU' is selected.
20:13:44 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
20:13:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:44 INFO  : Context for 'APU' is selected.
20:13:44 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl' is done.
20:13:44 INFO  : 'ps7_init' command is executed.
20:13:44 INFO  : 'ps7_post_config' command is executed.
20:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:44 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:44 INFO  : 'con' command is executed.
20:13:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:13:44 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test0_system_standalone.tcl'
20:27:56 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
20:28:16 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
20:29:30 INFO  : Result from executing command 'getProjects': hdmi_vdma
20:29:30 INFO  : Result from executing command 'getPlatforms': hdmi_vdma|E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hdmi_vdma.xpfm
20:29:30 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
20:29:46 INFO  : Disconnected from the channel tcfchan#4.
20:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:46 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:29:46 INFO  : 'jtag frequency' command is executed.
20:29:46 INFO  : Context for 'APU' is selected.
20:29:46 INFO  : System reset is completed.
20:29:49 INFO  : 'after 3000' command is executed.
20:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:29:52 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit"
20:29:52 INFO  : Context for 'APU' is selected.
20:29:52 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
20:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:52 INFO  : Context for 'APU' is selected.
20:29:52 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl' is done.
20:29:52 INFO  : 'ps7_init' command is executed.
20:29:52 INFO  : 'ps7_post_config' command is executed.
20:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:52 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:52 INFO  : 'con' command is executed.
20:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:52 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test0_system_standalone.tcl'
20:31:53 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:32:13 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:32:33 INFO  : Disconnected from the channel tcfchan#10.
20:32:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:35 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:32:35 INFO  : 'jtag frequency' command is executed.
20:32:35 INFO  : Context for 'APU' is selected.
20:32:35 INFO  : System reset is completed.
20:32:38 INFO  : 'after 3000' command is executed.
20:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:32:40 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
20:32:40 INFO  : Context for 'APU' is selected.
20:32:40 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
20:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:40 INFO  : Context for 'APU' is selected.
20:32:40 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:32:41 INFO  : 'ps7_init' command is executed.
20:32:41 INFO  : 'ps7_post_config' command is executed.
20:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:41 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:41 INFO  : 'con' command is executed.
20:32:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:41 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
20:33:48 INFO  : Disconnected from the channel tcfchan#13.
20:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:48 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:33:48 INFO  : 'jtag frequency' command is executed.
20:33:48 INFO  : Context for 'APU' is selected.
20:33:48 INFO  : System reset is completed.
20:33:51 INFO  : 'after 3000' command is executed.
20:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
20:33:54 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
20:33:54 INFO  : Context for 'APU' is selected.
20:33:54 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
20:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:54 INFO  : Context for 'APU' is selected.
20:33:54 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:33:54 INFO  : 'ps7_init' command is executed.
20:33:54 INFO  : 'ps7_post_config' command is executed.
20:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:54 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:54 INFO  : 'con' command is executed.
20:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:54 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
20:34:22 INFO  : Disconnected from the channel tcfchan#14.
10:09:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\temp_xsdb_launch_script.tcl
10:09:19 INFO  : XSCT server has started successfully.
10:09:19 INFO  : Successfully done setting XSCT server connection channel  
10:09:19 INFO  : plnx-install-location is set to ''
10:09:19 INFO  : Successfully done setting workspace for the tool. 
10:09:23 INFO  : Platform repository initialization has completed.
10:09:24 INFO  : Registering command handlers for Vitis TCF services
10:09:27 INFO  : Successfully done query RDI_DATADIR 
10:09:51 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:10:07 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:10:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa is already opened

10:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:32 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:10:32 INFO  : 'jtag frequency' command is executed.
10:10:32 INFO  : Context for 'APU' is selected.
10:10:32 INFO  : System reset is completed.
10:10:35 INFO  : 'after 3000' command is executed.
10:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:10:38 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
10:10:38 INFO  : Context for 'APU' is selected.
10:10:38 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
10:10:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:38 INFO  : Context for 'APU' is selected.
10:10:38 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
10:10:38 INFO  : 'ps7_init' command is executed.
10:10:39 INFO  : 'ps7_post_config' command is executed.
10:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:39 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:39 INFO  : 'con' command is executed.
10:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:10:39 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
10:11:12 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:11:44 INFO  : Disconnected from the channel tcfchan#2.
10:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:44 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:11:44 INFO  : 'jtag frequency' command is executed.
10:11:44 INFO  : Context for 'APU' is selected.
10:11:45 INFO  : System reset is completed.
10:11:48 INFO  : 'after 3000' command is executed.
10:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:11:50 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
10:11:50 INFO  : Context for 'APU' is selected.
10:11:53 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
10:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:53 INFO  : Context for 'APU' is selected.
10:11:53 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
10:11:53 INFO  : 'ps7_init' command is executed.
10:11:53 INFO  : 'ps7_post_config' command is executed.
10:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:53 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:53 INFO  : 'con' command is executed.
10:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:11:53 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
10:13:29 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
10:13:36 INFO  : Disconnected from the channel tcfchan#3.
10:13:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:13:37 INFO  : 'jtag frequency' command is executed.
10:13:37 INFO  : Context for 'APU' is selected.
10:13:37 INFO  : System reset is completed.
10:13:40 INFO  : 'after 3000' command is executed.
10:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:13:42 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit"
10:13:42 INFO  : Context for 'APU' is selected.
10:13:45 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
10:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:45 INFO  : Context for 'APU' is selected.
10:13:45 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
10:13:45 INFO  : 'ps7_init' command is executed.
10:13:45 INFO  : 'ps7_post_config' command is executed.
10:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:45 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test1/Release/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:45 INFO  : 'con' command is executed.
10:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:13:45 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
10:14:20 INFO  : Hardware specification for platform project 'hdmi_vdma' is updated.
10:14:27 INFO  : Result from executing command 'getProjects': hdmi_vdma
10:14:27 INFO  : Result from executing command 'getPlatforms': hdmi_vdma|E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hdmi_vdma.xpfm
10:14:42 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
10:14:42 INFO  : The hardware specfication used by project 'test0' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:14:42 INFO  : The file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:14:42 INFO  : The updated bitstream files are copied from platform to folder 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream' in project 'test0'.
10:14:42 INFO  : The file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:14:50 INFO  : The updated ps init files are copied from platform to folder 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\psinit' in project 'test0'.
10:15:00 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
10:15:25 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
10:15:38 INFO  : Disconnected from the channel tcfchan#4.
10:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:42 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:15:42 INFO  : 'jtag frequency' command is executed.
10:15:42 INFO  : Context for 'APU' is selected.
10:15:42 INFO  : System reset is completed.
10:15:45 INFO  : 'after 3000' command is executed.
10:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:15:47 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit"
10:15:47 INFO  : Context for 'APU' is selected.
10:15:47 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
10:15:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:47 INFO  : Context for 'APU' is selected.
10:15:47 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl' is done.
10:15:48 INFO  : 'ps7_init' command is executed.
10:15:48 INFO  : 'ps7_post_config' command is executed.
10:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:48 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:48 INFO  : 'con' command is executed.
10:15:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:15:48 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test0_system_standalone.tcl'
10:29:01 INFO  : Hardware specification for platform project 'hdmi_vdma' is updated.
10:30:40 INFO  : Result from executing command 'getProjects': hdmi_vdma
10:30:40 INFO  : Result from executing command 'getPlatforms': hdmi_vdma|E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hdmi_vdma.xpfm
10:30:40 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
10:30:43 INFO  : The hardware specfication used by project 'test0' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:30:43 INFO  : The file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:30:43 INFO  : The updated bitstream files are copied from platform to folder 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\bitstream' in project 'test0'.
10:30:43 INFO  : The file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:30:51 INFO  : The updated ps init files are copied from platform to folder 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\test0\_ide\psinit' in project 'test0'.
10:31:05 INFO  : Disconnected from the channel tcfchan#9.
10:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:06 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:31:06 INFO  : 'jtag frequency' command is executed.
10:31:06 INFO  : Context for 'APU' is selected.
10:31:06 INFO  : System reset is completed.
10:31:09 INFO  : 'after 3000' command is executed.
10:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:31:11 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit"
10:31:11 INFO  : Context for 'APU' is selected.
10:31:11 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
10:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:11 INFO  : Context for 'APU' is selected.
10:31:11 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl' is done.
10:31:12 INFO  : 'ps7_init' command is executed.
10:31:12 INFO  : 'ps7_post_config' command is executed.
10:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:12 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:12 INFO  : 'con' command is executed.
10:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:31:12 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test0_system_standalone.tcl'
10:33:57 INFO  : Checking for BSP changes to sync application flags for project 'test0'...
10:34:04 INFO  : Disconnected from the channel tcfchan#12.
10:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:05 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
10:34:05 INFO  : 'jtag frequency' command is executed.
10:34:05 INFO  : Context for 'APU' is selected.
10:34:05 INFO  : System reset is completed.
10:34:08 INFO  : 'after 3000' command is executed.
10:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}' command is executed.
10:34:10 INFO  : FPGA configured successfully with bitstream "E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit"
10:34:10 INFO  : Context for 'APU' is selected.
10:34:10 INFO  : Hardware design and registers information is loaded from 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa'.
10:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:10 INFO  : Context for 'APU' is selected.
10:34:10 INFO  : Sourcing of 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl' is done.
10:34:11 INFO  : 'ps7_init' command is executed.
10:34:11 INFO  : 'ps7_post_config' command is executed.
10:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:11 INFO  : The application 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248553016" && level==0 && jtag_device_ctx=="jsn-Zed-210248553016-23727093-0"}
fpga -file E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:11 INFO  : 'con' command is executed.
10:34:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:34:11 INFO  : Launch script is exported to file 'E:\FPGA_DEMO\zedboard\hdmi_vdma\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test0_system_standalone.tcl'
10:39:00 INFO  : Disconnected from the channel tcfchan#13.
