module ID_TB();

parameter ARQ = 16;

logic[ARQ - 1:0] instr, wb_result;
logic rd_enable, wb_enable, clk, rst, cntrl_mux;
logic[ARQ - 1:0] out1, out2, out3;
logic[9:0] imm;

ID uut(instr, wb_result, rd_enable, wb_enable, clk, rst, cntrl_mux, out1, out2, out3, imm);

initial begin

end

always #5 clk = ~clk;

endmodule
