/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  reg [6:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = { in_data[14:13], celloutsig_0_2z } >= { celloutsig_0_6z[25:24], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z[3:2], celloutsig_1_2z, celloutsig_1_1z } >= { celloutsig_1_8z[4:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_11z[11:10], celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_7z } >= { celloutsig_1_11z[6:0], celloutsig_1_13z };
  assign celloutsig_0_16z = celloutsig_0_6z[10:4] > { celloutsig_0_15z[6:5], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_2z = in_data[157:134] > { in_data[152:137], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_6z[0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } > { celloutsig_1_3z[19:15], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_3z[25:16], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_4z } > celloutsig_1_11z[13:1];
  assign celloutsig_1_17z = { in_data[156:113], celloutsig_1_6z } > { celloutsig_1_3z[8:7], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_0z = - in_data[61:59];
  assign celloutsig_0_12z = - celloutsig_0_6z[12:9];
  assign celloutsig_1_1z = - in_data[187:184];
  assign celloutsig_0_2z = - in_data[88:86];
  assign celloutsig_1_11z = - { celloutsig_1_6z[1:0], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_15z = ~ celloutsig_0_6z[25:17];
  assign celloutsig_1_6z = ~ { celloutsig_1_3z[13], celloutsig_1_1z };
  assign celloutsig_1_8z = ~ { in_data[118], celloutsig_1_1z };
  assign celloutsig_1_9z = ~ { celloutsig_1_1z[2], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_12z = ~ { celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_16z = ~ { in_data[105:104], celloutsig_1_4z };
  assign celloutsig_1_4z = & celloutsig_1_3z[24:20];
  assign celloutsig_1_14z = & { celloutsig_1_11z[6:5], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z[24:20] };
  assign celloutsig_0_1z = { in_data[61:58], celloutsig_0_0z } << in_data[48:42];
  assign celloutsig_0_5z = celloutsig_0_4z[6:3] >>> { celloutsig_0_1z[1], celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[170:145] >>> { in_data[149:129], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_4z } >>> { celloutsig_1_3z[20:19], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_14z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_4z = in_data[7:1];
  assign celloutsig_1_0z = ~((in_data[130] & in_data[185]) | (in_data[126] & in_data[109]));
  assign celloutsig_1_5z = ~((in_data[182] & in_data[149]) | (celloutsig_1_0z & celloutsig_1_2z));
  assign celloutsig_1_13z = ~((celloutsig_1_10z & celloutsig_1_1z[1]) | (celloutsig_1_6z[4] & celloutsig_1_2z));
  assign { celloutsig_0_6z[14:4], celloutsig_0_6z[17:15], celloutsig_0_6z[26:18] } = ~ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, in_data[30:22] };
  assign celloutsig_0_6z[3:0] = celloutsig_0_6z[14:11];
  assign { out_data[132:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
