<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/A0A585E0-6B0D-4643-A3A6-47943B4CBFEF"><gtr:id>A0A585E0-6B0D-4643-A3A6-47943B4CBFEF</gtr:id><gtr:name>University of Liverpool</gtr:name><gtr:department>Electrical Engineering and Electronics</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line2>Abercromby Square</gtr:line2><gtr:line4>Liverpool</gtr:line4><gtr:postCode>L69 3BX</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/A0A585E0-6B0D-4643-A3A6-47943B4CBFEF"><gtr:id>A0A585E0-6B0D-4643-A3A6-47943B4CBFEF</gtr:id><gtr:name>University of Liverpool</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line2>Abercromby Square</gtr:line2><gtr:line4>Liverpool</gtr:line4><gtr:postCode>L69 3BX</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/F972FEFB-9082-43D7-9F63-88F50A613076"><gtr:id>F972FEFB-9082-43D7-9F63-88F50A613076</gtr:id><gtr:firstName>Steve</gtr:firstName><gtr:surname>Hall</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/4332DBE6-69D9-4784-ACCD-9B9ADDC4E42A"><gtr:id>4332DBE6-69D9-4784-ACCD-9B9ADDC4E42A</gtr:id><gtr:firstName>John</gtr:firstName><gtr:surname>Marsland</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/9D68E669-9482-4BF8-BBC7-5CB923402E56"><gtr:id>9D68E669-9482-4BF8-BBC7-5CB923402E56</gtr:id><gtr:firstName>Octavian</gtr:firstName><gtr:surname>Buiu</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FF05551X%2F1"><gtr:id>F2B2591B-DE49-4777-B6A8-4037EE6722B1</gtr:id><gtr:title>A Biologically Plausible Spiking Neuron in Hardware</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/F05551X/1</gtr:grantReference><gtr:abstractText>Neuroscientists now know that the human brain is made up of millions of small units, called neurons, which are connected to each other in a very complex way. These neurons carry out relatively simple calculations using the information that enters the brain from our senses (eyes, touch, etc,) and the result of these calculations is passed on to other neurons as small electrical signals. Because each neuron performs simple calculations, it is believed that very complex calculations, such as recognizing someone, can be achieved when millions of neurons are connected together to form a network, as is the case in the human brain. Engineers and scientists are interested in how the brain carries outthese calculations because the computing power of the brain far exceeds that of any man made machine, such as the desktop computer. Much of the processing the brain is learned over time. Therefore, to understand how the brain learns to perform complex calculations, engineers and scientists are continually trying to build models of the brain, called artificial neural networks. Much of this modeling is carried out using computers or electronic circuits that mimic neuron behavior. The problems facing engineers and scientists in designing electronic neurons are: 1) designing circuits that behave like neurons and 2) making the circuits small enough so that millions of them can be placed on a silicon chip and 3) these neurons must consume minimal power. Since there are no available electronic component that can mimic the components of a neurons, what is required is the development of a new electronic components with small physical dimensions that operates just like real neurons and consume miminal power. This is what we are trying to achieve. The project aims to develop an electronic neuron that has the capability of mimicking a biological neuron but yet consume minimal energy and space. Such a neuron will then be suitable as the basic building block for the next generation of neural networks. The research will involve the design, development and testing of the electronic neuron and subsequently a learning algorithm will be developed that can train a neural network made up of these neurons to recognise artifacts of the real world.</gtr:abstractText><gtr:fund><gtr:end>2012-02-29</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2008-09-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>432597</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>A number of key building blocks for analogue neural networks have been invented, designed, modelled, fabricated and tested. 
The next phase is to integrate them into larger systems. A number of key challenges regarding such scaling up of the circuitry have been identified. Such brain-inspired electronics is being actively considered by the industry for future generation computing.</gtr:description><gtr:exploitationPathways>The next phase is to integrate them into larger systems. A number of key challenges regarding such scaling up of the circuitry have been identified. 
A further paper on scaling issues - specifically fan-in of synapses into a summing circuit, has been submitted and hopefully will be included next year.</gtr:exploitationPathways><gtr:id>BEBE6F15-CDA2-4E4E-82AF-69F223B07298</gtr:id><gtr:sectors><gtr:sector>Education,Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D27CEEA7-ACEE-4F06-BE9D-558F74B96362"><gtr:id>D27CEEA7-ACEE-4F06-BE9D-558F74B96362</gtr:id><gtr:title>Evaluating the generalisation capability of a CMOS based synapse</gtr:title><gtr:parentPublicationTitle>Neurocomputing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/aef6995a63c022f8db1adab2a26c111a"><gtr:id>aef6995a63c022f8db1adab2a26c111a</gtr:id><gtr:otherNames>Ghani A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/3B233B7A-786D-4A15-9C28-1E36D3B21F4B"><gtr:id>3B233B7A-786D-4A15-9C28-1E36D3B21F4B</gtr:id><gtr:title>A simple programmable axonal delay scheme for spiking neural networks</gtr:title><gtr:parentPublicationTitle>Neurocomputing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b83c4e47f09b472e46d7a357eb14de56"><gtr:id>b83c4e47f09b472e46d7a357eb14de56</gtr:id><gtr:otherNames>Dowrick T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/2C5B3E94-520B-4ECF-B2E5-C7FF0FB3C548"><gtr:id>2C5B3E94-520B-4ECF-B2E5-C7FF0FB3C548</gtr:id><gtr:title>Silicon-based dynamic synapse with depressing response.</gtr:title><gtr:parentPublicationTitle>IEEE transactions on neural networks and learning systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b83c4e47f09b472e46d7a357eb14de56"><gtr:id>b83c4e47f09b472e46d7a357eb14de56</gtr:id><gtr:otherNames>Dowrick T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:issn>2162-237X</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D5627876-FABC-40BE-BFD2-5DA5671869DD"><gtr:id>D5627876-FABC-40BE-BFD2-5DA5671869DD</gtr:id><gtr:title>A Reconfigurable and Biologically Inspired Paradigm for Computation Using Network-On-Chip and Spiking Neural Networks</gtr:title><gtr:parentPublicationTitle>International Journal of Reconfigurable Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/e35215192719398a64fcb610506dd777"><gtr:id>e35215192719398a64fcb610506dd777</gtr:id><gtr:otherNames>Harkin J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/3FFCE0A2-EA09-4333-A928-E6032C1B6ACD"><gtr:id>3FFCE0A2-EA09-4333-A928-E6032C1B6ACD</gtr:id><gtr:title>A compact spike-timing-dependent-plasticity circuit for floating gate weight implementation</gtr:title><gtr:parentPublicationTitle>Neurocomputing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b57ccfaab2cedb549155707885444d88"><gtr:id>b57ccfaab2cedb549155707885444d88</gtr:id><gtr:otherNames>Smith A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/F05551X/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>CC2B62EB-22CD-45F9-A6D2-0CE29B6D90FD</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>Cognitive Science Appl. in ICT</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>18CCD01F-CBEC-46CF-B316-5A50A2CFF82D</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>New &amp; Emerging Comp. Paradigms</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>