uart
==============
This is an UART sample design for DIGILENT for ATLYS board.

ise: Xilinx ISE Project file (Webpack edition)

src: source codes

test: test bench for src/uart.v
