// Seed: 140333267
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7,
    output supply1 id_8,
    output supply0 id_9
);
  assign id_4 = 1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_2 = 32'd10
) (
    input tri id_0,
    input wand _id_1,
    output supply0 _id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wor id_8
    , id_12,
    input wor id_9,
    output supply1 id_10
);
  struct packed {logic [id_2 : id_1] id_13;} id_14;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_5,
      id_10,
      id_5,
      id_5,
      id_7,
      id_10,
      id_10
  );
endmodule
