22:44:13 **** Build of configuration Emulation-HW for project comm_latency_model_kernels ****
make -j12 all 
/tools/Xilinx/Vitis/2022.2/bin/v++ --target hw_emu --compile -I"../src" --config foo_Kernel-compile.cfg -o"build/foo_Kernel.xo" "../src/krnl.cpp"
Option Map File Used: '/tools/Xilinx/Vitis/2022.2/data/vitis/vpp/optMap.xml'

****** v++ v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/tls/Desktop/Experiments/AlveoSystems/comm_latency_model_kernels/Emulation-HW/build/reports/foo_Kernel
	Log files: /home/tls/Desktop/Experiments/AlveoSystems/comm_latency_model_kernels/Emulation-HW/build/logs/foo_Kernel
Running Dispatch Server on port: 45429
INFO: [v++ 60-1548] Creating build summary session with primary output /home/tls/Desktop/Experiments/AlveoSystems/comm_latency_model_kernels/Emulation-HW/build/foo_Kernel.xo.compile_summary, at Wed Dec  7 22:44:24 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/tls/Desktop/Experiments/AlveoSystems/comm_latency_model_kernels/Emulation-HW/build/reports/foo_Kernel/foo_Kernel_guidance.html', at Wed Dec  7 22:44:24 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-242] Creating kernel: 'foo_Kernel'

===>The following messages were generated while  performing high-level synthesis for kernel: foo_Kernel Log file: /home/tls/Desktop/Experiments/AlveoSystems/comm_latency_model_kernels/Emulation-HW/build/foo_Kernel/foo_Kernel/vitis_hls.log :
INFO: [v++ 204-61] Pipelining function 'pow_generic<double>'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 79, function 'pow_generic<double>'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 94, loop 'VITIS_LOOP_5_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/tls/Desktop/Experiments/AlveoSystems/comm_latency_model_kernels/Emulation-HW/build/reports/foo_Kernel/system_estimate_foo_Kernel.xtxt
INFO: [v++ 60-586] Created build/foo_Kernel.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/tls/Desktop/Experiments/AlveoSystems/comm_latency_model_kernels/Emulation-HW/build/foo_Kernel.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 48s
INFO: [v++ 60-1653] Closing dispatch client.

22:45:02 Build Finished (took 49s.607ms)

