Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Fri Nov 14 01:47:31 2014
| Host             : laptop running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file zynq_design_wrapper_power_routed.rpt -pb zynq_design_wrapper_power_summary_routed.pb
| Design           : zynq_design_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.502 |
| Dynamic (W)              | 1.351 |
| Device Static (W)        | 0.151 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 67.7  |
| Junction Temperature (C) | 42.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     8034 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2283 |     53200 |            4.29 |
|   Register               |    <0.001 |     3649 |    106400 |            3.42 |
|   CARRY4                 |    <0.001 |      211 |     13300 |            1.58 |
|   LUT as Shift Register  |    <0.001 |      240 |     17400 |            1.37 |
|   LUT as Distributed RAM |    <0.001 |      120 |     17400 |            0.68 |
|   F7/F8 Muxes            |    <0.001 |       89 |     53200 |            0.16 |
|   Others                 |     0.000 |      750 |       --- |             --- |
| Signals                  |     0.003 |     5499 |       --- |             --- |
| Block RAM                |     0.004 |     14.5 |       140 |           10.35 |
| DSPs                     |    <0.001 |       10 |       220 |            4.54 |
| I/O                      |     0.012 |       20 |       200 |           10.00 |
| PS7                      |     1.312 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     1.502 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.041 |       0.027 |      0.014 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.419 |       0.391 |      0.028 |
| Vccpaux   |       1.800 |     0.045 |       0.034 |      0.010 |
| Vccpll    |       1.800 |     0.118 |       0.115 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+----------------------------------------------------------------+-----------------+
| Clock                                                   | Domain                                                         | Constraint (ns) |
+---------------------------------------------------------+----------------------------------------------------------------+-----------------+
| clk_fpga_0                                              | zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             9.8 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE                                 |            60.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK                                   |            30.0 |
+---------------------------------------------------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| zynq_design_wrapper                                              |     1.351 |
|   dbg_hub                                                        |     0.004 |
|     inst                                                         |     0.004 |
|       UUT_MASTER                                                 |     0.004 |
|         U_ICON_INTERFACE                                         |     0.003 |
|           U_CMD1                                                 |    <0.001 |
|           U_CMD2                                                 |    <0.001 |
|           U_CMD3                                                 |    <0.001 |
|           U_CMD4                                                 |    <0.001 |
|           U_CMD5                                                 |    <0.001 |
|           U_CMD6_RD                                              |    <0.001 |
|             U_RD_FIFO                                            |    <0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                      |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         gr1.rfwft                                |    <0.001 |
|                         gras.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwas.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gdm.dm                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                       |    <0.001 |
|                           RAM_reg_0_15_12_15                     |    <0.001 |
|                           RAM_reg_0_15_6_11                      |    <0.001 |
|                       rstblk                                     |    <0.001 |
|           U_CMD6_WR                                              |    <0.001 |
|             U_WR_FIFO                                            |    <0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                      |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         gras.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwas.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gdm.dm                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                       |    <0.001 |
|                           RAM_reg_0_15_12_15                     |    <0.001 |
|                           RAM_reg_0_15_6_11                      |    <0.001 |
|                       rstblk                                     |    <0.001 |
|           U_CMD7_CTL                                             |    <0.001 |
|           U_CMD7_STAT                                            |    <0.001 |
|           U_STATIC_STATUS                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                    |     0.001 |
|           U_CLR_ERROR_FLAG                                       |    <0.001 |
|           U_RD_ABORT_FLAG                                        |    <0.001 |
|           U_RD_REQ_FLAG                                          |    <0.001 |
|           U_TIMER                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                            |    <0.001 |
|       U_ICON                                                     |    <0.001 |
|         U_CMD                                                    |    <0.001 |
|         U_STAT                                                   |    <0.001 |
|         U_SYNC                                                   |    <0.001 |
|       bscan_inst                                                 |    <0.001 |
|   u_ila_0                                                        |     0.013 |
|     inst                                                         |     0.013 |
|       ila_core_inst                                              |     0.013 |
|         ila_trace_memory_inst                                    |     0.002 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory               |     0.002 |
|             inst_blk_mem_gen                                     |     0.002 |
|               gnativebmg.native_blk_mem_gen                      |     0.002 |
|                 valid.cstr                                       |     0.002 |
|                   ramloop[0].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[10].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[1].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[2].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[3].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[4].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[5].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[6].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[7].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[8].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[9].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|         u_ila_cap_ctrl                                           |    <0.001 |
|           U_CDONE                                                |    <0.001 |
|           U_NS0                                                  |    <0.001 |
|           U_NS1                                                  |    <0.001 |
|           u_cap_addrgen                                          |    <0.001 |
|             U_CMPRESET                                           |    <0.001 |
|             u_cap_sample_counter                                 |    <0.001 |
|               U_SCE                                              |    <0.001 |
|               U_SCMPCE                                           |    <0.001 |
|               U_SCRST                                            |    <0.001 |
|               u_scnt_cmp                                         |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|             u_cap_window_counter                                 |    <0.001 |
|               U_WCE                                              |    <0.001 |
|               U_WHCMPCE                                          |    <0.001 |
|               U_WLCMPCE                                          |    <0.001 |
|               u_wcnt_hcmp                                        |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|               u_wcnt_lcmp                                        |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|         u_ila_regs                                               |     0.007 |
|           MU_SRL[0].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                   |    <0.001 |
|           MU_STATUS[0].mu_width_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[10].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[11].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[12].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[13].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[14].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[1].mu_width_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[2].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[3].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[4].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[5].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[6].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[7].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[8].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[9].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                   |    <0.001 |
|           U_XSDB_SLAVE                                           |    <0.001 |
|           reg_0                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_1                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_10                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_13                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_14                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_15                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_16                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_17                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_18                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_19                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_1a                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_2                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_3                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_4                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_6                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_7                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_8                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_80                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_81                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_82                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_83                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_84                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_85                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_88d                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_88f                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_9                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_a                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_c                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_e                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_srl_fff                                            |    <0.001 |
|           reg_stream_ffd                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_stream_ffe                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|         u_ila_reset_ctrl                                         |    <0.001 |
|           arm_detection_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst           |    <0.001 |
|           halt_detection_inst                                    |    <0.001 |
|         u_trig                                                   |     0.002 |
|           U_TM                                                   |     0.002 |
|             G_NMU[0].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[10].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[11].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[12].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[13].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[14].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[1].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[2].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[3].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[4].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[5].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[6].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[7].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[8].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[9].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|           genblk1[0].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.cs_allx_typeA_inst        |    <0.001 |
|               DUT                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE     |    <0.001 |
|                   u_srlA                                         |    <0.001 |
|                   u_srlB                                         |    <0.001 |
|                   u_srlC                                         |    <0.001 |
|                   u_srlD                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE     |    <0.001 |
|                   u_srlA                                         |    <0.001 |
|                   u_srlB                                         |    <0.001 |
|                   u_srlC                                         |    <0.001 |
|                   u_srlD                                         |    <0.001 |
|         xsdb_memory_read_inst                                    |    <0.001 |
|   zynq_design_i                                                  |     1.322 |
|     bitcrop_0                                                    |     0.000 |
|       U0                                                         |     0.000 |
|     bitcrop_1                                                    |     0.000 |
|       U0                                                         |     0.000 |
|     processing_system7_0                                         |     1.312 |
|       inst                                                       |     1.312 |
|     v_axi4s_vid_out_0                                            |     0.003 |
|       inst                                                       |     0.003 |
|         out_coupler_i                                            |     0.002 |
|           bridge_async_fifo_2_i                                  |     0.002 |
|         out_sync_i                                               |    <0.001 |
|         vid_out_formatter_i                                      |    <0.001 |
|     v_rgb2ycrcb_0                                                |     0.003 |
|       U0                                                         |     0.003 |
|         U_VIDEO_CTRL                                             |     0.000 |
|         rgb2ycrcb_top_inst                                       |     0.003 |
|           axi_control                                            |    <0.001 |
|           axi_in_fifo                                            |    <0.001 |
|             U_AXIS_SYNC_FIFO                                     |    <0.001 |
|               mem1                                               |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_0_0         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_10_10       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_11_11       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_12_12       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_13_13       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_14_14       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_15_15       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_16_16       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_17_17       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_18_18       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_19_19       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_1_1         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_20_20       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_21_21       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_22_22       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_23_23       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_24_24       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_25_25       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_2_2         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_3_3         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_4_4         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_5_5         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_6_6         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_7_7         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_8_8         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_9_9         |    <0.001 |
|           axi_out_fifo                                           |    <0.001 |
|             UOSD_AXIS_SYNC_FIFO                                  |    <0.001 |
|               mem1                                               |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_0_0         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_10_10       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_11_11       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_12_12       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_13_13       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_14_14       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_15_15       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_16_16       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_17_17       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_18_18       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_19_19       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_1_1         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_20_20       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_21_21       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_22_22       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_23_23       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_24_24       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_25_25       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_2_2         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_3_3         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_4_4         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_5_5         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_6_6         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_7_7         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_8_8         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_9_9         |    <0.001 |
|           intcore                                                |    <0.001 |
|             add_aRG_bBG_G                                        |    <0.001 |
|               use_fabric.adder                                   |    <0.001 |
|                 reg                                              |    <0.001 |
|             clamp.min_Cb                                         |    <0.001 |
|               reg                                                |    <0.001 |
|             clamp.min_Cr                                         |    <0.001 |
|               reg                                                |    <0.001 |
|             clamp.min_Y                                          |    <0.001 |
|               reg                                                |    <0.001 |
|             clip.max_Cb                                          |    <0.001 |
|               reg                                                |    <0.001 |
|             clip.max_Cr                                          |    <0.001 |
|               reg                                                |    <0.001 |
|             clip.max_Y                                           |    <0.001 |
|               reg                                                |    <0.001 |
|             del_B                                                |    <0.001 |
|             del_G                                                |    <0.001 |
|             del_R                                                |    <0.001 |
|             del_Y                                                |    <0.001 |
|             mult_aRG                                             |    <0.001 |
|               reg                                                |    <0.001 |
|             sub_BG                                               |    <0.001 |
|               use_fabric.adder                                   |    <0.001 |
|                 reg                                              |    <0.001 |
|             sub_BY                                               |    <0.001 |
|               use_fabric.adder                                   |    <0.001 |
|                 reg                                              |    <0.001 |
|             sub_RG                                               |    <0.001 |
|               use_fabric.adder                                   |    <0.001 |
|                 reg                                              |    <0.001 |
|             sub_RY                                               |    <0.001 |
|               use_fabric.adder                                   |    <0.001 |
|                 reg                                              |    <0.001 |
|             v4_mac1.mult_aCr                                     |    <0.001 |
|               rnd_add                                            |     0.000 |
|             v4_mac23.mac_cBY                                     |    <0.001 |
|               rnd_add                                            |     0.000 |
|             v4_mac23.mac_cRY                                     |    <0.001 |
|               rnd_add                                            |     0.000 |
|             y_needs_round.round_Y                                |    <0.001 |
|               adder                                              |    <0.001 |
|                 use_fabric.adder                                 |    <0.001 |
|                   reg                                            |    <0.001 |
|               rnd_add                                            |     0.000 |
|     v_tc_0                                                       |    <0.001 |
|       U0                                                         |    <0.001 |
|         U_TC_TOP                                                 |    <0.001 |
|           GEN_GENERATOR.U_TC_GEN                                 |    <0.001 |
|         U_VIDEO_CTRL                                             |     0.000 |
|     v_tpg_0                                                      |     0.003 |
|       U0                                                         |     0.003 |
|         tpg_top_inst                                             |     0.003 |
|           axi_control_module_local.axi_control                   |    <0.001 |
|             OutEOLDelay                                          |    <0.001 |
|             OutFIFOWEDelay                                       |    <0.001 |
|             OutSOFDelay                                          |    <0.001 |
|           axi_out_fifo                                           |    <0.001 |
|             UOSD_AXIS_SYNC_FIFO                                  |    <0.001 |
|               mem1                                               |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_0_0         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_10_10       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_11_11       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_12_12       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_13_13       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_14_14       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_15_15       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_16_16       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_17_17       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_18_18       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_19_19       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_1_1         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_20_20       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_21_21       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_22_22       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_23_23       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_24_24       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_25_25       |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_2_2         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_3_3         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_4_4         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_5_5         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_6_6         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_7_7         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_8_8         |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_9_9         |    <0.001 |
|           intcore                                                |     0.002 |
|             BlueCOS                                              |    <0.001 |
|             BlueLn                                               |    <0.001 |
|             GreenCOS                                             |    <0.001 |
|             GreenLn                                              |    <0.001 |
|             PRNG2                                                |    <0.001 |
|             PRNG4                                                |    <0.001 |
|             RedCOS                                               |    <0.001 |
|             RedLn                                                |    <0.001 |
|             VideoOutDelay                                        |    <0.001 |
|         video_cntrl                                              |     0.000 |
|     v_yuv444to422_0                                              |    <0.001 |
|       U0                                                         |    <0.001 |
|         ofifo                                                    |    <0.001 |
|           fifo                                                   |    <0.001 |
|             fifo_size_more.asym.i_mem                            |    <0.001 |
|               data_reg_0_15_0_0                                  |    <0.001 |
|               data_reg_0_15_10_10                                |    <0.001 |
|               data_reg_0_15_11_11                                |    <0.001 |
|               data_reg_0_15_12_12                                |    <0.001 |
|               data_reg_0_15_13_13                                |    <0.001 |
|               data_reg_0_15_14_14                                |    <0.001 |
|               data_reg_0_15_15_15                                |    <0.001 |
|               data_reg_0_15_16_16                                |    <0.001 |
|               data_reg_0_15_17_17                                |    <0.001 |
|               data_reg_0_15_1_1                                  |    <0.001 |
|               data_reg_0_15_2_2                                  |    <0.001 |
|               data_reg_0_15_3_3                                  |    <0.001 |
|               data_reg_0_15_4_4                                  |    <0.001 |
|               data_reg_0_15_5_5                                  |    <0.001 |
|               data_reg_0_15_6_6                                  |    <0.001 |
|               data_reg_0_15_7_7                                  |    <0.001 |
|               data_reg_0_15_8_8                                  |    <0.001 |
|               data_reg_0_15_9_9                                  |    <0.001 |
|     xlconstant_0                                                 |     0.000 |
|       U0                                                         |     0.000 |
+------------------------------------------------------------------+-----------+


