[View]
Entity=microprocessor_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\Commands.vhd]
Enabled=1
[file:.\src\TestBench\microprocessor_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\microprocessor_TB_runtest.do]
Enabled=1
[file:.\src\Controller.vhd]
Enabled=1
[file:.\src\Datapath.vhd]
Enabled=1
[file:.\src\MRAM.vhd]
Enabled=1
[file:.\src\MROM.vhd]
Enabled=1
[file:.\src\MicroProcessor.vhd]
Enabled=1
[file:.\src\Stack.vhd]
Enabled=1
[file:.\src\FSM.asf]
Enabled=1
[file:.\compile\FSM.vhd]
Generated=TRUE
Enabled=1
