  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   38.159431] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   38.159438] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   38.159445] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   38.159451] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   38.159459] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   38.159465] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6c5814 (Binary Ninja EXACT) ***
[   38.159472] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   38.159479] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   38.159485] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   38.159492] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   38.159498] tiziano_ae_set_hardware_param: Parameters written to AE0
[   38.159505] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   38.159511] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   38.159517] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   38.159524] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   38.159531] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   38.159537] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   38.159543] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   38.159550] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   38.159557] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   38.159563] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   38.159569] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   38.159576] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   38.159582] tiziano_ae_set_hardware_param: Parameters written to AE1
[   38.159587] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   38.159595] *** system_irq_func_set: Registered handler c0685788 at index 10 ***
[   38.167237] *** system_irq_func_set: Registered handler c068587c at index 27 ***
[   38.185037] *** system_irq_func_set: Registered handler c0685788 at index 26 ***
[   38.205261] *** system_irq_func_set: Registered handler c0685964 at index 29 ***
[   38.219138] *** system_irq_func_set: Registered handler c06858f0 at index 28 ***
[   38.236932] *** system_irq_func_set: Registered handler c06859d8 at index 30 ***
[   38.247014] *** system_irq_func_set: Registered handler c0685a2c at index 20 ***
[   38.261226] *** system_irq_func_set: Registered handler c0685a80 at index 18 ***
[   38.268964] *** system_irq_func_set: Registered handler c0685ad4 at index 31 ***
[   38.281366] *** system_irq_func_set: Registered handler c0685b28 at index 11 ***
[   38.295804] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   38.296022] tiziano_deflicker_expt: Generated 119 LUT entries
[   38.296097] tisp_event_set_cb: Setting callback for event 1
[   38.296136] tisp_event_set_cb: Event 1 callback set to c0685388
[   38.296208] tisp_event_set_cb: Setting callback for event 6
[   38.296245] tisp_event_set_cb: Event 6 callback set to c06848e8
[   38.296317] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   38.296354] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   38.296428] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   38.296466] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   38.296540] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   38.296576] tiziano_awb_init: AWB hardware blocks enabled
[   38.296699] tiziano_gamma_init: Initializing Gamma processing
[   38.296978] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   38.297762] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   38.298092] tiziano_gib_init: Initializing GIB processing
[   38.298104] tiziano_lsc_init: Initializing LSC processing
[   38.298235] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   38.298245] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   38.298252] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   38.298260] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   38.298637] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   38.304784] tiziano_ccm_init: Initializing Color Correction Matrix
[   38.304798] tiziano_ccm_init: Using linear CCM parameters
[   38.304804] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   38.304811] jz_isp_ccm: EV=64, CT=9984
[   38.304818] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   38.304824] cm_control: saturation=128
[   38.304829] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   38.304835] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   38.304840] tiziano_ccm_init: CCM initialized successfully
[   38.304846] tiziano_dmsc_init: Initializing DMSC processing
[   38.304851] tiziano_sharpen_init: Initializing Sharpening
[   38.304856] tiziano_sharpen_init: Using linear sharpening parameters
[   38.304862] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   38.304869] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   38.304875] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   38.304902] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   38.304910] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   38.304916] tiziano_sharpen_init: Sharpening initialized successfully
[   38.304921] tiziano_sdns_init: Initializing SDNS processing
[   38.304930] tiziano_sdns_init: Using linear SDNS parameters
[   38.304935] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   38.304942] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   38.304948] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   38.304980] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   38.304987] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   38.304993] tiziano_sdns_init: SDNS processing initialized successfully
[   38.304999] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   38.305004] tiziano_mdns_init: Using linear MDNS parameters
[   38.305015] tiziano_mdns_init: MDNS processing initialized successfully
[   38.305020] tiziano_clm_init: Initializing CLM processing
[   38.305026] tiziano_dpc_init: Initializing DPC processing
[   38.305031] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   38.305037] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   38.305044] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   38.305050] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   38.305064] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   38.305071] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   38.305077] tiziano_hldc_init: Initializing HLDC processing
[   38.305083] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   38.305090] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   38.305096] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   38.305103] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   38.305110] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   38.305117] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   38.305124] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   38.305131] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   38.305138] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   38.305145] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   38.305152] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   38.305158] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   38.305166] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   38.305171] tiziano_adr_params_refresh: Refreshing ADR parameters
[   38.305177] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   38.305182] tiziano_adr_params_init: Initializing ADR parameter arrays
[   38.305189] tisp_adr_set_params: Writing ADR parameters to registers
[   38.305222] tisp_adr_set_params: ADR parameters written to hardware
[   38.305228] tisp_event_set_cb: Setting callback for event 18
[   38.305235] tisp_event_set_cb: Event 18 callback set to c0685a80
[   38.305241] tisp_event_set_cb: Setting callback for event 2
[   38.305247] tisp_event_set_cb: Event 2 callback set to c0684584
[   38.305252] tiziano_adr_init: ADR processing initialized successfully
[   38.305259] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   38.305264] tiziano_bcsh_init: Initializing BCSH processing
[   38.305269] tiziano_ydns_init: Initializing YDNS processing
[   38.305274] tiziano_rdns_init: Initializing RDNS processing
[   38.305280] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   38.305285] tisp_event_init: Initializing ISP event system
[   38.305292] tisp_event_init: SAFE event system initialized with 20 nodes
[   38.305298] tisp_event_set_cb: Setting callback for event 4
[   38.305304] tisp_event_set_cb: Event 4 callback set to c06845b0
[   38.305310] tisp_event_set_cb: Setting callback for event 5
[   38.305316] tisp_event_set_cb: Event 5 callback set to c0684a78
[   38.305322] tisp_event_set_cb: Setting callback for event 7
[   38.305328] tisp_event_set_cb: Event 7 callback set to c0684644
[   38.305334] tisp_event_set_cb: Setting callback for event 9
[   38.305340] tisp_event_set_cb: Event 9 callback set to c06846cc
[   38.305346] tisp_event_set_cb: Setting callback for event 8
[   38.305352] tisp_event_set_cb: Event 8 callback set to c0684790
[   38.305358] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   38.305364] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   38.305370] tisp_param_operate_init: Initializing parameter operations
[   38.305377] tisp_netlink_init: Initializing netlink communication
[   38.305383] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   38.305414] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   38.305424] tisp_netlink_init: Netlink socket created successfully
[   38.305430] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   38.305436] tisp_code_create_tuning_node: Device already created, skipping
[   38.305442] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   38.305448] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   38.305454] *** ispcore_core_ops_init: Second tisp_init completed ***
[   38.305460] *** ispcore_core_ops_init: VIC already streaming (state 4) - preserving state to avoid reinitialization ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   38.305470] *** ispcore_core_ops_init: STREAMING ACTIVE - Skipping ISP core interrupt enable to prevent hardware reset ****** ispcore_core_ops_init: ISP core interrupts should be enabled BEFORE streaming starts ***
[   38.305478] ispcore_core_ops_init: Complete, result=0ispcore_slake_module: Initializing channels
[   38.305486] ispcore_slake_module: Channel 0 enabledispcore_slake_module: Channel 1 enabled
[   38.305494] ispcore_slake_module: Channel 2 enabledispcore_slake_module: Channel 3 enabled
[   38.305502] ispcore_slake_module: Channel 4 enabledispcore_slake_module: Channel 5 enabled
[   38.305510] ispcore_slake_module: Calling VIC control function (0x4000001, 0)ispcore_slake_module: VIC control register written: 0x4000001
[   38.305518] ispcore_slake_module: Set VIC state to INIT (1)ispcore_slake_module: Processing subdevices
[   38.305527] *** DEBUG: isp_dev=80518000, isp_dev->subdevs=8051b274 ***<6>[   38.305538] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   38.305544] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   38.305550] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   38.305556] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   38.305562] csi_video_s_stream: sd=85217800, enable=0
[   38.305568] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.305577] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.305583] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.305589] csi_video_s_stream: Stream OFF - CSI state set to 3
[   38.305595] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   38.305603] csi_core_ops_init: sd=85217800, csi_dev=85217800, enable=0
[   38.305610] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   38.305616] tx_isp_csi_slake_subdev: Disabled clock 1
[   38.305622] tx_isp_csi_slake_subdev: Disabled clock 0
[   38.305628] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   38.305633] ispcore_slake_module: CSI slake success
[   38.305638] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   38.305644] *** tx_isp_vic_slake_subdev: ENTRY - sd=853ea400 ***
[   38.305652] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=853ea400, current state=1 ***
[   38.305658] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   38.305664] ispcore_slake_module: VIC slake success
[   38.305669] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   38.305674] ispcore_slake_module: Managing ISP clocks
[   38.305678] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   38.305686] ispcore_slake_module: Complete, result=0<6>[   38.305692] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   38.305698] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   38.305705] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   38.305712] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   38.305719] *** vin_s_stream: SAFE implementation - sd=84cdc000, enable=1 ***
[   38.305726] vin_s_stream: VIN state = 3, enable = 1
[   38.305731] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.305738] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.305744] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.305750] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   38.305756] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   38.305762] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   38.305768] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   38.305775] gc2053: s_stream called with enable=1
[   38.305782] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   38.305788] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   38.305795] gc2053: About to write streaming registers for interface 1
[   38.305801] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   38.305811] sensor_write: reg=0xfe val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   38.306133] sensor_write: reg=0xfe val=0x00 SUCCESS
[   38.306140] sensor_write_array: reg[1] 0xfe=0x00 OK
[   38.306149] sensor_write: reg=0x3e val=0x91, client=856c9e00, adapter=i2c0, addr=0x37
[   38.306461] sensor_write: reg=0x3e val=0x91 SUCCESS
[   38.306468] sensor_write_array: reg[2] 0x3e=0x91 OK
[   38.306474] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   38.306481] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   38.306487] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   38.306493] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   38.306499] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   38.306506] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   38.306512] gc2053: s_stream called with enable=1
[   38.306518] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   38.306524] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   38.306530] gc2053: About to write streaming registers for interface 1
[   38.306536] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   38.306545] sensor_write: reg=0xfe val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   38.306886] sensor_write: reg=0xfe val=0x00 SUCCESS
[   38.306894] sensor_write_array: reg[1] 0xfe=0x00 OK
[   38.307029] sensor_write: reg=0x3e val=0x91, client=856c9e00, adapter=i2c0, addr=0x37
[   38.307867] sensor_write: reg=0x3e val=0x91 SUCCESS
[   38.307880] sensor_write_array: reg[2] 0x3e=0x91 OK
[   38.307888] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   38.307896] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   38.307902] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   38.307908] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   38.307914] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   38.307921] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   38.347890] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   38.347935] ISP IOCTL: cmd=0x800456d0 arg=0x7fa0d580
[   38.347943] TX_ISP_VIDEO_LINK_SETUP: config=0
[   38.347949] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   38.347956] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   38.347962] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   38.347968] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   38.347975] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   38.347982] VIC activated: state 1 -> 2 (READY)
[   38.347987] *** VIC ACTIVATION: Replenishing free buffer pool ***
[   38.347994] *** VIC ACTIVATION: Added free buffer 0 (aligned struct) ***
[   38.348001] *** VIC ACTIVATION: Added free buffer 1 (aligned struct) ***
[   38.348010] BUG: sleeping function called from invalid context at mm/page_alloc.c:2628
[   38.348018] in_atomic(): 1, irqs_disabled(): 0, pid: 2381, name: prudynt
[   38.348029] CPU: 0 PID: 2381 Comm: prudynt Tainted: G           O 3.10.14__isvp_swan_1.0__ #1
[   38.348035] Stack : 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   38.348035] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   38.348035] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   38.348035] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
[   38.348035] 	  00000000 00000000 00000000 00000000 00000000 00000000 00000000 85451c30
[   38.348035] 	  ...
[   38.348110] Call Trace:[<8001f744>] 0x8001f744
[   38.348124] [<8001f744>] 0x8001f744
[   38.348130] [<800971e4>] 0x800971e4
[   38.348136] [<801ace54>] 0x801ace54
[   38.348143] [<80036d24>] 0x80036d24
[   38.348150] [<80036d94>] 0x80036d94
[   38.348156] [<80036ed0>] 0x80036ed0
[   38.348162] [<801aca54>] 0x801aca54
[   38.348169] [<800c3d30>] 0x800c3d30
[   38.348176] [<80037830>] 0x80037830
[   38.348182] [<800c40f4>] 0x800c40f4
[   38.348190] [<c066a6d0>] 0xc066a6d0
[   38.348197] [<800c4698>] 0x800c4698
[   38.348204] [<803b4664>] 0x803b4664
[   38.348210] [<803b462c>] 0x803b462c
[   38.348216] [<800c4618>] 0x800c4618
[   38.348222] [<c066a6d0>] 0xc066a6d0
[   38.348228] [<803b462c>] 0x803b462c
[   38.348236] [<c06749dc>] 0xc06749dc
[   38.348242] [<800456d2>] 0x800456d2
[   38.348249] [<800dadb0>] 0x800dadb0
[   38.348255] [<800dbbb8>] 0x800dbbb8
[   38.348262] [<800549c8>] 0x800549c8
[   38.348268] [<800456d2>] 0x800456d2
[   38.348274] [<800224bc>] 0x800224bc
[   38.348281] [<800456d2>] 0x800456d2
[   38.348288] [<80045612>] 0x80045612
[   38.348294] 
[   38.348306] *** VIC ACTIVATION: Added free buffer 2 (aligned struct) ***
[   38.348313] *** VIC ACTIVATION: Added free buffer 3 (aligned struct) ***
[   38.348319] *** VIC ACTIVATION: Added free buffer 4 (aligned struct) ***
[   38.348325] *** VIC ACTIVATION: Free buffer pool replenished - no more 'bank no free' ***
[   38.348331] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   38.348338] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   38.348344] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   38.348350] csi_video_s_stream: sd=85217800, enable=1
[   38.348356] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.348364] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.348371] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.348377] csi_video_s_stream: Stream ON - CSI state set to 4
[   38.348384] *** vic_core_s_stream: BINARY NINJA EXACT - sd=853ea400, enable=1 ***
[   38.348390] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   38.348396] *** vic_core_s_stream: STREAM ON ***
[   38.348401] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   38.348406] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   38.348412] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.348420] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.348426] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.348432] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   38.348438] *** STREAMING: Configuring CPM registers for VIC access ***
[   38.369159] STREAMING: CPM clocks configured for VIC access
[   38.369174] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   38.369180] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   38.369187] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   38.369193] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   38.369198] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   38.369204] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   38.369213] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   38.369220] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   38.369227] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   38.369233] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   38.369238] *** VIC unlock: Commands written, checking VIC status register ***
[   38.369245] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   38.369250] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   38.369256] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   38.369262] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   38.369268] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   38.369274] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   38.369350] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   38.369359] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   38.369366] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   38.369373] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   38.369379] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   38.369386] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   38.369392] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   38.369398] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   38.369404] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   38.369410] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   38.369416] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   38.369422] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   38.369428] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   38.369434] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   38.369440] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   38.369446] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   38.369452] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   38.369458] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   38.369464] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   38.369470] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   38.369477] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   38.369482] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   38.369492] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   38.369498] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   38.369504] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   38.369512] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   38.369517] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   38.369523] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   38.369529] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   38.369534] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   38.369541] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   38.369547] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   38.369555] ispvic_frame_channel_qbuf: arg1=853ea400, arg2=  (null)
[   38.369561] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   38.369567] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   38.369573] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   38.369580] ispvic_frame_channel_s_stream: arg1=853ea400, arg2=1
[   38.369586] ispvic_frame_channel_s_stream: s0 (vic_dev) = 853ea400
[   38.369592] ispvic_frame_channel_s_stream[2455]: streamon
[   38.369599] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   38.369605] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   38.369610] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   38.369616] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   38.369622] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   38.369629] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   38.369634] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   38.369642] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   38.369648] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   38.369654] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   38.369659] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   38.369665] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   38.369671] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   38.369679] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   38.369686] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   38.369694] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   38.369702] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   38.369709] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   38.369715] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   38.369721] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   38.369726] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   38.369734] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   38.369740] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   38.369746] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   38.369751] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   38.369758] ispvic_frame_channel_qbuf: arg1=853ea400, arg2=  (null)
[   38.369762] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   38.369776] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   38.369784] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   38.369848] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   38.369876] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   38.369883] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   38.369892] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   38.369898] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   38.369904] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   38.369910] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   38.369917] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   38.370926] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   38.370931] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   38.370936] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   38.371044] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   38.371152] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   38.371159] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   38.371165] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   38.371170] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   38.371176] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   38.371182] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   38.371190] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   38.371195] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   38.371200] *** tx_vic_enable_irq: completed successfully ***
[   38.773358] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   38.773374] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â†’ 3 transition ***
[   38.773380] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   38.773389] *** vin_s_stream: SAFE implementation - sd=84cdc000, enable=1 ***
[   38.773396] vin_s_stream: VIN state = 4, enable = 1
[   38.773402] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.773411] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.773418] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.773424] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   38.773429] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   38.773437] gc2053: s_stream called with enable=1
[   38.773444] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   38.773450] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   38.773456] gc2053: About to write streaming registers for interface 1
[   38.773463] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   38.773472] sensor_write: reg=0xfe val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   38.773793] sensor_write: reg=0xfe val=0x00 SUCCESS
[   38.773800] sensor_write_array: reg[1] 0xfe=0x00 OK
[   38.773809] sensor_write: reg=0x3e val=0x91, client=856c9e00, adapter=i2c0, addr=0x37
[   38.774122] sensor_write: reg=0x3e val=0x91 SUCCESS
[   38.774128] sensor_write_array: reg[2] 0x3e=0x91 OK
[   38.774134] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   38.774141] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   38.774147] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   38.774153] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   38.774160] gc2053: s_stream called with enable=1
[   38.774166] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   38.774172] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   38.774178] gc2053: About to write streaming registers for interface 1
[   38.774184] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   38.774193] sensor_write: reg=0xfe val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   38.774504] sensor_write: reg=0xfe val=0x00 SUCCESS
[   38.774511] sensor_write_array: reg[1] 0xfe=0x00 OK
[   38.774520] sensor_write: reg=0x3e val=0x91, client=856c9e00, adapter=i2c0, addr=0x37
[   38.779138] sensor_write: reg=0x3e val=0x91 SUCCESS
[   38.779151] sensor_write_array: reg[2] 0x3e=0x91 OK
[   38.779158] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   38.779166] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   38.779172] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   38.779178] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   38.969209] ISP M0 device open called from pid 2381
[   38.969237] *** REFERENCE DRIVER IMPLEMENTATION ***
[   38.969245] ISP M0 tuning buffer allocated: 81190000 (size=0x500c, aligned)
[   38.969251] tisp_par_ioctl global variable set: 81190000
[   38.969304] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   38.969311] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   38.969317] isp_core_tuning_init: Initializing tuning data structure
[   38.969334] isp_core_tuning_init: Tuning data structure initialized at 81198000
[   38.969341] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   38.969346] *** SAFE: mode_flag properly initialized using struct member access ***
[   38.969353] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 81198000
[   38.969359] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   38.969364] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   38.969371] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.969378] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   38.969383] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   38.969389] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   38.969395] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   38.969415] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   38.969422] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   38.969428] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   38.969436] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   38.969442] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   38.969449] CRITICAL: Cannot access saturation field at 81198024 - PREVENTING BadVA CRASH
[   38.969908] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.969921] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   38.969928] Set control: cmd=0x980901 value=128
[   38.970067] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.970077] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   38.970083] Set control: cmd=0x98091b value=128
[   38.970207] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.970217] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   38.970223] Set control: cmd=0x980902 value=128
[   38.970229] tisp_bcsh_saturation: saturation=128
[   38.970235] tiziano_bcsh_update: Updating BCSH parameters
[   38.970242]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   38.970248] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   38.970385] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.970394] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   38.970401] Set control: cmd=0x980900 value=128
[   38.970648] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.970659] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   38.970666] Set control: cmd=0x980901 value=128
[   38.970815] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.970825] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   38.970831] Set control: cmd=0x98091b value=128
[   38.970958] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.970967] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   38.970974] Set control: cmd=0x980902 value=128
[   38.970980] tisp_bcsh_saturation: saturation=128
[   38.970985] tiziano_bcsh_update: Updating BCSH parameters
[   38.970993]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   38.970998] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   38.971121] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.971130] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   38.971137] Set control: cmd=0x980900 value=128
[   38.971270] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.971280] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   38.971286] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   38.971425] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.971434] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   38.971440] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   38.971563] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.971573] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   38.971579] Set control: cmd=0x980914 value=0
[   38.971780] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.971791] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   38.971797] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   38.971803] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   38.971808] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   38.971943] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.971954] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   38.971961] Set control: cmd=0x980915 value=0
[   38.972148] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.972159] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   38.972165] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   38.972317] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   38.972328] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   38.972335] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   38.972343] csi_video_s_stream: sd=85217800, enable=0
[   38.972349] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.972357] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.972364] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.972370] csi_video_s_stream: Stream OFF - CSI state set to 3
[   38.972377] *** vic_core_s_stream: BINARY NINJA EXACT - sd=853ea400, enable=0 ***
[   38.972384] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   38.972389] *** vic_core_s_stream: STREAM OFF ***
[   38.972396] *** vin_s_stream: SAFE implementation - sd=84cdc000, enable=0 ***
[   38.972403] vin_s_stream: VIN state = 4, enable = 0
[   38.972407] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.972415] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.972421] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.972427] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   38.972433] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   38.972440] gc2053: s_stream called with enable=0
[   38.972447] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   38.972453] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   38.972459] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   38.972469] sensor_write: reg=0xfe val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   38.972793] sensor_write: reg=0xfe val=0x00 SUCCESS
[   38.972800] sensor_write_array: reg[1] 0xfe=0x00 OK
[   38.972809] sensor_write: reg=0x3e val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   38.973128] sensor_write: reg=0x3e val=0x00 SUCCESS
[   38.973135] sensor_write_array: reg[2] 0x3e=0x00 OK
[   38.973142] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   38.973148] gc2053: Sensor hardware streaming stopped
[   38.973154] gc2053: s_stream called with enable=0
[   38.973161] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   38.973167] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   38.973172] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   38.973181] sensor_write: reg=0xfe val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   38.973495] sensor_write: reg=0xfe val=0x00 SUCCESS
[   38.973501] sensor_write_array: reg[1] 0xfe=0x00 OK
[   38.973510] sensor_write: reg=0x3e val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   38.973823] sensor_write: reg=0x3e val=0x00 SUCCESS
[   38.973830] sensor_write_array: reg[2] 0x3e=0x00 OK
[   38.973836] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   38.973842] gc2053: Sensor hardware streaming stopped
[   38.973851] ISP IOCTL: cmd=0x800456d1 arg=0x7fa0d580
[   38.973857] tx_isp_video_link_destroy: Destroying links for config 0
[   38.973864] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   38.973873] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   38.973880] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   38.973887] Set control: cmd=0x8000164 value=1
[   38.973895] ISP IOCTL: cmd=0x800456d0 arg=0x7fa0d580
[   38.973900] TX_ISP_VIDEO_LINK_SETUP: config=0
[   38.973906] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   38.973912] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   38.973919] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   38.973925] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   38.973930] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   38.973937] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   38.973943] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   38.973949] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   38.973955] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   38.973961] csi_video_s_stream: sd=85217800, enable=1
[   38.973967] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.973974] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.973980] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.973985] csi_video_s_stream: Stream ON - CSI state set to 4
[   38.973992] *** vic_core_s_stream: BINARY NINJA EXACT - sd=853ea400, enable=1 ***
[   38.973998] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   38.974003] *** vic_core_s_stream: STREAM ON ***
[   38.974009] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   38.974015] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   38.974021] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.974028] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   38.974034] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   38.974040] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   38.974046] *** STREAMING: Configuring CPM registers for VIC access ***
[   38.999150] STREAMING: CPM clocks configured for VIC access
[   38.999165] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   38.999170] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   38.999177] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   38.999183] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   38.999189] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   38.999195] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   38.999203] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   38.999211] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   38.999217] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   38.999223] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   38.999229] *** VIC unlock: Commands written, checking VIC status register ***
[   38.999236] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   38.999241] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   38.999247] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   38.999253] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   38.999259] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   38.999264] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   38.999341] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   38.999349] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   38.999356] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   38.999364] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[INFO:WS.cpp]: Server started on port 8089
[   38.999370] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   38.999377] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   38.999383] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   38.999389] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   38.999395] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   38.999401] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   38.999407] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   38.999413] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   38.999419] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   38.999425] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   38.999431] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   38.999437] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   38.999443] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   38.999449] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   38.999455] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   38.999461] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   38.999468] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   38.999474] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   38.999483] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   38.999490] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   38.999495] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   38.999503] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   38.999509] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   38.999515] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   38.999521] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   38.999526] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   38.999533] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   38.999539] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   38.999547] ispvic_frame_channel_qbuf: arg1=853ea400, arg2=  (null)
[   38.999553] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   38.999559] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   38.999565] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   38.999572] ispvic_frame_channel_s_stream: arg1=853ea400, arg2=1
[   38.999578] ispvic_frame_channel_s_stream: s0 (vic_dev) = 853ea400
[   38.999585] ispvic_frame_channel_s_stream[2455]: streamon
[   38.999591] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   38.999597] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   38.999603] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   38.999609] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   38.999614] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   38.999621] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   38.999627] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   38.999634] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   38.999640] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   38.999646] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   38.999651] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   38.999657] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   38.999664] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   38.999672] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   38.999679] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   38.999687] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   38.999695] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   38.999702] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   38.999708] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   38.999714] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   38.999719] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   38.999727] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   38.999733] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   38.999739] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   38.999745] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   38.999751] ispvic_frame_channel_qbuf: arg1=853ea400, arg2=  (null)
[   38.999757] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   38.999769] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   38.999778] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   38.999841] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   38.999853] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   38.999860] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   38.999869] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   38.999875] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   38.999881] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   38.999887] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   38.999893] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   39.000971] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   39.000979] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   39.000985] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   39.001092] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   39.001200] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   39.001207] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   39.001213] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   39.001219] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   39.001224] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   39.001231] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   39.001238] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   39.001243] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   39.001249] *** tx_vic_enable_irq: completed successfully ***
[   39.409769] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   39.409785] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â†’ 3 transition ***
[   39.409791] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   39.409800] *** vin_s_stream: SAFE implementation - sd=84cdc000, enable=1 ***
[   39.409807] vin_s_stream: VIN state = 3, enable = 1
[   39.409813] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.409822] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b000 (name=gc2053) ***
[   39.409829] *** tx_isp_get_sensor: Found real sensor: 85b4b000 ***
[   39.409835] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   39.409841] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   39.409849] gc2053: s_stream called with enable=1
[   39.409856] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   39.409862] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.409869] gc2053: About to write streaming registers for interface 1
[   39.409875] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.409884] sensor_write: reg=0xfe val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   39.410205] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.410213] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.410221] sensor_write: reg=0x3e val=0x91, client=856c9e00, adapter=i2c0, addr=0x37
[   39.410542] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.410549] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.410555] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.410562] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.410568] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.410574] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.410581] gc2053: s_stream called with enable=1
[   39.410587] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   39.410593] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.410599] gc2053: About to write streaming registers for interface 1
[   39.410605] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.410614] sensor_write: reg=0xfe val=0x00, client=856c9e00, adapter=i2c0, addr=0x37
[   39.410925] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.410933] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.410941] sensor_write: reg=0x3e val=0x91, client=856c9e00, adapter=i2c0, addr=0x37
[   39.414914] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.414925] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.414931] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.414939] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.414945] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.414951] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.415197] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   39.415209] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   39.415216] Set control: cmd=0x980918 value=2
[   39.415361] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.415371] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.415377] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.415512] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.415522] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.415527] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.415654] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.415663] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.415669] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.415785] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.415794] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.415800] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.415949] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.415959] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.415965] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.416089] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.416098] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.416104] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.416231] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.416241] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.416246] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.416373] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.416382] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.416388] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.416601] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.416611] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.416617] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   39.416751] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.416760] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   39.416766] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
