#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun 18 15:45:17 2024
# Process ID: 6180
# Current directory: E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1
# Command line: vivado.exe -log axi_ddr_mpsoc_PL_DDR_v1_0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ddr_mpsoc_PL_DDR_v1_0_0_0.tcl
# Log file: E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1/axi_ddr_mpsoc_PL_DDR_v1_0_0_0.vds
# Journal file: E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1\vivado.jou
# Running On: MOOS, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 16, Host memory: 16894 MB
#-----------------------------------------------------------
source axi_ddr_mpsoc_PL_DDR_v1_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project_fpga/custom_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top axi_ddr_mpsoc_PL_DDR_v1_0_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6448
WARNING: [Synth 8-2507] parameter declaration becomes local in PL_DDR_v1_0_AXI_M with formal parameter declaration list [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:203]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1966.523 ; gain = 259.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_mpsoc_PL_DDR_v1_0_0_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/synth/axi_ddr_mpsoc_PL_DDR_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'PL_DDR_v1_0' [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_DDR_v1_0_AXI_M' [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:178]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:178]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:178]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:178]
INFO: [Synth 8-226] default block is never used [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:751]
INFO: [Synth 8-6155] done synthesizing module 'PL_DDR_v1_0_AXI_M' (1#1) [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PL_DDR_v1_0' (2#1) [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'axi_m_awuser' does not match port width (2) of module 'PL_DDR_v1_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/synth/axi_ddr_mpsoc_PL_DDR_v1_0_0_0.v:244]
WARNING: [Synth 8-689] width (1) of port connection 'axi_m_wuser' does not match port width (2) of module 'PL_DDR_v1_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/synth/axi_ddr_mpsoc_PL_DDR_v1_0_0_0.v:250]
WARNING: [Synth 8-689] width (1) of port connection 'axi_m_aruser' does not match port width (2) of module 'PL_DDR_v1_0' [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/synth/axi_ddr_mpsoc_PL_DDR_v1_0_0_0.v:267]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_mpsoc_PL_DDR_v1_0_0_0' (3#1) [e:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ip/axi_ddr_mpsoc_PL_DDR_v1_0_0_0/synth/axi_ddr_mpsoc_PL_DDR_v1_0_0_0.v:58]
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[-1] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[-1] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2029.891 ; gain = 322.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.809 ; gain = 340.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.809 ; gain = 340.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2047.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2177.273 ; gain = 20.848
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2177.273 ; gain = 470.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2177.273 ; gain = 470.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2177.273 ; gain = 470.043
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'PL_DDR_v1_0_AXI_M'
INFO: [Synth 8-6159] Found Keep on FSM register 'mst_exec_state_reg' in module 'PL_DDR_v1_0_AXI_M', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'read_cache_reg' [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v:945]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2177.273 ; gain = 470.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	             1024 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[-1] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[-1] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module PL_DDR_v1_0_AXI_M is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2177.273 ; gain = 470.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2676.824 ; gain = 969.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2680.973 ; gain = 973.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2700.074 ; gain = 992.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.598 ; gain = 1005.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.598 ; gain = 1005.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.598 ; gain = 1005.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.598 ; gain = 1005.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.598 ; gain = 1005.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.598 ; gain = 1005.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    32|
|2     |LUT1   |    16|
|3     |LUT2   |    23|
|4     |LUT3   |   276|
|5     |LUT4   |   163|
|6     |LUT5   |   788|
|7     |LUT6   |   314|
|8     |FDRE   |  2321|
|9     |FDSE   |     1|
|10    |LD     |  1024|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.598 ; gain = 1005.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 2712.598 ; gain = 875.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2712.598 ; gain = 1005.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2725.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'axi_ddr_mpsoc_PL_DDR_v1_0_0_0' is not ideal for floorplanning, since the cellview 'PL_DDR_v1_0_AXI_M' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  LD => LDCE: 1024 instances

Synth Design complete, checksum: 4538afe3
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2759.824 ; gain = 1306.285
INFO: [Common 17-1381] The checkpoint 'E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1/axi_ddr_mpsoc_PL_DDR_v1_0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_ddr_mpsoc_PL_DDR_v1_0_0_0, cache-ID = 8c7f35e46449553b
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1/axi_ddr_mpsoc_PL_DDR_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_ddr_mpsoc_PL_DDR_v1_0_0_0_utilization_synth.rpt -pb axi_ddr_mpsoc_PL_DDR_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 15:45:57 2024...
