[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 1460.96 and height 1460.64.
[INFO]: Running IO Placement...
[INFO]: Running Global Placement (log: runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/logs/placement/5-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/logs/placement/6-sta-global.log)...
[INFO]: Running basic macro placement (log: runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/logs/placement/7-basic_mp.log)...
[INFO]: Running Tap/Decap Insertion (log: runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/logs/floorplan/8-tap.log)...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[INFO]: Generating PDN (log: runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/logs/floorplan/9-pdn.log)...
[INFO]: Saving current set of views in 'runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/reports/metrics.csv'.
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to 'runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/reports/synthesis/2-syn_sta.slew.rpt'.
[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to 'runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/reports/synthesis/2-syn_sta.slew.rpt'.
[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to 'runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/reports/synthesis/2-syn_sta.slew.rpt'.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
[INFO]: Run Directory: /users/students/r0790882/Documents/CA_Exercise/CA_Exercises/Backend/runs/230426-171144_SOLUTION3_pipeline_basic_MULT2
[WARNING]: A run for cpu with tag '230426-171144_SOLUTION3_pipeline_basic_MULT2' already exists. Pass the -overwrite option to overwrite it.
[INFO]: Sourcing /users/students/r0790882/Documents/CA_Exercise/CA_Exercises/Backend/runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/config.tcl. Note that any changes to the DESIGN config file will NOT be applied.
[INFO]: Current ODB: /users/students/r0790882/Documents/CA_Exercise/CA_Exercises/Backend/runs/230426-171144_SOLUTION3_pipeline_basic_MULT2/results/floorplan/cpu.odb
[INFO]: Use 'set_odb file_name.odb' if you'd like to change it.
