Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Jun  3 17:55:22 2019
| Host         : daedalus running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku15p
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             950 |          172 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           26 |
| Yes          | No                    | No                     |              64 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                              Enable Signal                              |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                         | gLinksFormat[0].LinkFormatterInstance/header[boxcar_number][11]_i_1_n_0 |                2 |              2 |
|  clk_IBUF_BUFG |                                                                         | gLinksFormat[0].LinkFormatterInstance/counter[5]_i_1_n_0                |                2 |              6 |
|  clk_IBUF_BUFG | gLinksFormat[0].LinkFormatterInstance/header[boxcar_number][11]_i_1_n_0 |                                                                         |                8 |             18 |
|  clk_IBUF_BUFG |                                                                         | gStubFormatter[0].StubFormatterInstance/tmp_buff_reg[valid]__0          |               12 |             23 |
|  clk_IBUF_BUFG |                                                                         | gStubFormatter[1].StubFormatterInstance/tmp_buff_reg[valid_n_0_]        |               11 |             23 |
|  clk_IBUF_BUFG | gLinksFormat[0].LinkFormatterInstance/stubs[0][bx][2]_i_1_n_0           |                                                                         |               20 |             46 |
|  clk_IBUF_BUFG |                                                                         |                                                                         |              172 |           1070 |
+----------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


