m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/simulation/modelsim
vchar_7_seg
Z1 !s110 1603394232
!i10b 1
!s100 eW@SaXhH=U6HoV?`ohSo32
IhMd8Zh>F8oVg;7NdkRASk1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1603393192
Z4 8C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v
Z5 FC:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1603394232.000000
Z8 !s107 C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v|
Z9 !s90 -reportprogress|300|-work|work|C:/Users/dinid/Documents/GitHub/FPGA-processor-design/Lab/lab8/lab8_partIV/char_7_seg.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vtb_segment7
R1
!i10b 1
!s100 QET:dQ]jn9l6Z3nfz5IL12
IMmo<<[l:bo;A6iUNI=hEA1
R2
R0
R3
R4
R5
L0 27
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
