# RISC-V Soft-Core Processor on FPGA using Open-Source Tools Only

This repository contains the final project for the Electrical and Computer Engineering program at Ben-Gurion University. The project demonstrates the implementation of a custom RISC-V soft-core processor on the Lattice iCEBreaker FPGA, using only free and open-source tools.

## üß† Project Overview

The goal of the project was to design, implement, and test a RISC-V compatible CPU entirely from scratch, using Verilog and open-source FPGA toolchains. The processor supports RV32I instruction set and includes:
- Multi-cycle core synthesized on FPGA
- Pipelined and optimized pipelined cores simulated in Verilator
- Full toolchain: synthesis, place & route, bitstream generation, simulation, and programming‚Äîall without proprietary software

## üõ†Ô∏è Technologies and Tools Used

| Category           | Tools                              |
|--------------------|------------------------------------|
| Synthesis          | Yosys                              |
| Place & Route      | Nextpnr                            |
| Bitstream Tools    | IceStorm (`icepack`, `iceprog`)    |
| Simulation         | Icarus Verilog, GTKWave, Verilator |
| Board Control      | Apio                               |
| Development        | Amaranth HDL (partial)             |
| Compilation        | `riscv32-unknown-elf-gcc`          |

## üß± FPGA Platform

- **Board**: Lattice iCEBreaker
- **FPGA**: iCE40UP5k (5,280 logic cells, ~13KB BRAM)
- **Peripherals**: UART, 3 buttons, 5 LEDs, SPI Flash (16MB)

## üìê Architecture Overview

### Implemented Cores:
1. **Multi-Cycle Core**
   - RV32I instruction set
   - Finite State Machine (FSM)-based design
   - Deployed on real FPGA

2. **5-Stage Pipelined Core**
   - IF, ID, EX, MEM, WB stages
   - Simulated in Verilator

3. **Optimized Pipelined Core**
   - Register forwarding
   - Static and dynamic branch prediction

### ISA Support
- Arithmetic: ADD, SUB, AND, OR, XOR, SLT, etc.
- Memory: LB, LH, LW, SB, SH, SW
- Control: BEQ, BNE, JAL, JALR, etc.

## üß™ Test Programs and Demos

Compiled in C and Assembly and executed on the core (on FPGA or via Verilator):
- ‚úÖ Hello World (UART output)
- üî¢ œÄ digits (Bellard algorithm)
- üåÄ Mandelbrot set visualization
- üç© ASCII 3D Donut
- üîí AES-128 Encryption

## üìö References

1. [Bruno Levy ‚Äì Learn FPGA Project on GitHub](https://github.com/BrunoLevy/learn-fpga/tree/master)

2. John L. Hennessy, David A. Patterson (2012),  
   **"Computer Architecture: A Quantitative Approach (5th Edition)"**, Stanford University / UC Berkeley

3. David Money Harris, Sarah L. Harris (2013),  
   **"Digital Design and Computer Architecture (2nd Edition)"**

4. [Fabrice Bellard ‚Äì œÄ (Pi) Calculation Algorithm](https://bellard.org/pi/pi_n2/pi_n2.html)

5. [Wikipedia ‚Äì ANSI Escape Code](https://en.wikipedia.org/wiki/ANSI_escape_code)

6. [Andy Sloane ‚Äì ASCII Donut Demo Code](https://gist.github.com/a1k0n/8ea6516b4946ab36348fb61703dc3194)

7. [Wikipedia ‚Äì Mandelbrot Set](https://en.wikipedia.org/wiki/Mandelbrot_set)

8. [OpenLUOPWorld ‚Äì AES-128 Implementation](https://github.com/openluopworld/aes_128/blob/master/README.md)

