

================================================================
== Vitis HLS Report for 'kp_502_15'
================================================================
* Date:           Sat Dec  9 20:38:21 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_15
* Solution:       sol2_4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  10.920 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  98.000 ns|  98.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |        6|        6|         3|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     325|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   24|       0|     168|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      30|    -|
|Register         |        -|    -|     265|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   24|     265|     523|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    3|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  24|  0| 168|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_333_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_2_fu_235_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_3_fu_353_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_4_fu_277_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_5_fu_373_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_6_fu_319_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_7_fu_393_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_fu_193_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_164_p2     |         +|   0|  0|  13|           4|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 325|         260|         259|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    |i_fu_64    |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|    5|         13|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln11_2_reg_463  |  32|   0|   32|          0|
    |add_ln11_4_reg_473  |  32|   0|   32|          0|
    |add_ln11_6_reg_483  |  32|   0|   32|          0|
    |add_ln11_reg_448    |  32|   0|   32|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |i_fu_64             |   4|   0|    4|          0|
    |temp_x_1_reg_458    |  32|   0|   32|          0|
    |temp_x_2_reg_468    |  32|   0|   32|          0|
    |temp_x_3_reg_478    |  32|   0|   32|          0|
    |temp_x_reg_443      |  32|   0|   32|          0|
    |zext_ln10_reg_422   |   1|   0|   64|         63|
    +--------------------+----+----+-----+-----------+
    |Total               | 265|   0|  328|         63|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     kp_502_15|  return value|
|r_address0         |  out|    1|   ap_memory|             r|         array|
|r_ce0              |  out|    1|   ap_memory|             r|         array|
|r_we0              |  out|    1|   ap_memory|             r|         array|
|r_d0               |  out|  128|   ap_memory|             r|         array|
|a_address0         |  out|    1|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_q0               |   in|  128|   ap_memory|             a|         array|
|b_address0         |  out|    1|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|  128|   ap_memory|             b|         array|
|c_address0         |  out|    1|   ap_memory|             c|         array|
|c_ce0              |  out|    1|   ap_memory|             c|         array|
|c_q0               |   in|  128|   ap_memory|             c|         array|
|x_address0         |  out|    1|   ap_memory|             x|         array|
|x_ce0              |  out|    1|   ap_memory|             x|         array|
|x_q0               |   in|  128|   ap_memory|             x|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %a"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %c"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %x"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 17 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_15.cpp:8]   --->   Operation 18 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_15.cpp:10]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_15.cpp:8]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %.split, void" [./source/kp_502_15.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2" [./source/kp_502_15.cpp:10]   --->   Operation 23 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i1 %tmp_1" [./source/kp_502_15.cpp:10]   --->   Operation 24 'zext' 'zext_ln10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i128 %x, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 25 'getelementptr' 'x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.86ns)   --->   "%x_load = load i1 %x_addr" [./source/kp_502_15.cpp:10]   --->   Operation 26 'load' 'x_load' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i128 %a, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 27 'getelementptr' 'a_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.86ns)   --->   "%a_load = load i1 %a_addr" [./source/kp_502_15.cpp:11]   --->   Operation 28 'load' 'a_load' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i128 %b, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 29 'getelementptr' 'b_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.86ns)   --->   "%b_load = load i1 %b_addr" [./source/kp_502_15.cpp:11]   --->   Operation 30 'load' 'b_load' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_2 : Operation 31 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 4" [./source/kp_502_15.cpp:8]   --->   Operation 31 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 32 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/kp_502_15.cpp:13]   --->   Operation 33 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 34 [1/2] (1.86ns)   --->   "%x_load = load i1 %x_addr" [./source/kp_502_15.cpp:10]   --->   Operation 34 'load' 'x_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%temp_x = trunc i128 %x_load" [./source/kp_502_15.cpp:10]   --->   Operation 35 'trunc' 'temp_x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (1.86ns)   --->   "%a_load = load i1 %a_addr" [./source/kp_502_15.cpp:11]   --->   Operation 36 'load' 'a_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i128 %a_load" [./source/kp_502_15.cpp:11]   --->   Operation 37 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %trunc_ln11, i32 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 38 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (1.86ns)   --->   "%b_load = load i1 %b_addr" [./source/kp_502_15.cpp:11]   --->   Operation 39 'load' 'b_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i128 %b_load" [./source/kp_502_15.cpp:11]   --->   Operation 40 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "%add_ln11 = add i32 %trunc_ln11_1, i32 %mul_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 41 'add' 'add_ln11' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i128 %c, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 42 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.86ns)   --->   "%c_load = load i1 %c_addr" [./source/kp_502_15.cpp:11]   --->   Operation 43 'load' 'c_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp_x_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %x_load, i32 32, i32 63" [./source/kp_502_15.cpp:10]   --->   Operation 44 'partselect' 'temp_x_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %a_load, i32 32, i32 63" [./source/kp_502_15.cpp:11]   --->   Operation 45 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %tmp_5, i32 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 46 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_load, i32 32, i32 63" [./source/kp_502_15.cpp:11]   --->   Operation 47 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.18ns)   --->   "%add_ln11_2 = add i32 %mul_ln11_2, i32 %tmp_6" [./source/kp_502_15.cpp:11]   --->   Operation 48 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%temp_x_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %x_load, i32 64, i32 95" [./source/kp_502_15.cpp:10]   --->   Operation 49 'partselect' 'temp_x_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %a_load, i32 64, i32 95" [./source/kp_502_15.cpp:11]   --->   Operation 50 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (6.88ns)   --->   "%mul_ln11_4 = mul i32 %tmp_9, i32 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 51 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_load, i32 64, i32 95" [./source/kp_502_15.cpp:11]   --->   Operation 52 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.18ns)   --->   "%add_ln11_4 = add i32 %mul_ln11_4, i32 %tmp_s" [./source/kp_502_15.cpp:11]   --->   Operation 53 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%temp_x_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %x_load, i32 96, i32 127" [./source/kp_502_15.cpp:10]   --->   Operation 54 'partselect' 'temp_x_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %a_load, i32 96, i32 127" [./source/kp_502_15.cpp:11]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (6.88ns)   --->   "%mul_ln11_6 = mul i32 %tmp_8, i32 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 56 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_load, i32 96, i32 127" [./source/kp_502_15.cpp:11]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.18ns)   --->   "%add_ln11_6 = add i32 %mul_ln11_6, i32 %tmp_2" [./source/kp_502_15.cpp:11]   --->   Operation 58 'add' 'add_ln11_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_15.cpp:8]   --->   Operation 59 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %add_ln11, i32 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 60 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (1.86ns)   --->   "%c_load = load i1 %c_addr" [./source/kp_502_15.cpp:11]   --->   Operation 61 'load' 'c_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i128 %c_load" [./source/kp_502_15.cpp:11]   --->   Operation 62 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.18ns)   --->   "%add_ln11_1 = add i32 %trunc_ln11_2, i32 %mul_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 63 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %add_ln11_2, i32 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 64 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %c_load, i32 32, i32 63" [./source/kp_502_15.cpp:11]   --->   Operation 65 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.18ns)   --->   "%add_ln11_3 = add i32 %mul_ln11_3, i32 %tmp_7" [./source/kp_502_15.cpp:11]   --->   Operation 66 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (6.88ns)   --->   "%mul_ln11_5 = mul i32 %add_ln11_4, i32 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 67 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %c_load, i32 64, i32 95" [./source/kp_502_15.cpp:11]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.18ns)   --->   "%add_ln11_5 = add i32 %mul_ln11_5, i32 %tmp_4" [./source/kp_502_15.cpp:11]   --->   Operation 69 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (6.88ns)   --->   "%mul_ln11_7 = mul i32 %add_ln11_6, i32 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 70 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %c_load, i32 96, i32 127" [./source/kp_502_15.cpp:11]   --->   Operation 71 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.18ns)   --->   "%add_ln11_7 = add i32 %mul_ln11_7, i32 %tmp_3" [./source/kp_502_15.cpp:11]   --->   Operation 72 'add' 'add_ln11_7' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln11_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln11_7, i32 %add_ln11_5, i32 %add_ln11_3, i32 %add_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 73 'bitconcatenate' 'or_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i128 %r, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 74 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.86ns)   --->   "%store_ln11 = store i128 %or_ln11_2, i1 %r_addr" [./source/kp_502_15.cpp:11]   --->   Operation 75 'store' 'store_ln11' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
store_ln8         (store            ) [ 00000]
br_ln8            (br               ) [ 00000]
i_1               (load             ) [ 00000]
tmp               (bitselect        ) [ 00111]
empty             (speclooptripcount) [ 00000]
br_ln8            (br               ) [ 00000]
tmp_1             (bitselect        ) [ 00000]
zext_ln10         (zext             ) [ 00011]
x_addr            (getelementptr    ) [ 00010]
a_addr            (getelementptr    ) [ 00010]
b_addr            (getelementptr    ) [ 00010]
add_ln8           (add              ) [ 00000]
store_ln8         (store            ) [ 00000]
ret_ln13          (ret              ) [ 00000]
x_load            (load             ) [ 00000]
temp_x            (trunc            ) [ 00001]
a_load            (load             ) [ 00000]
trunc_ln11        (trunc            ) [ 00000]
mul_ln11          (mul              ) [ 00000]
b_load            (load             ) [ 00000]
trunc_ln11_1      (trunc            ) [ 00000]
add_ln11          (add              ) [ 00001]
c_addr            (getelementptr    ) [ 00001]
temp_x_1          (partselect       ) [ 00001]
tmp_5             (partselect       ) [ 00000]
mul_ln11_2        (mul              ) [ 00000]
tmp_6             (partselect       ) [ 00000]
add_ln11_2        (add              ) [ 00001]
temp_x_2          (partselect       ) [ 00001]
tmp_9             (partselect       ) [ 00000]
mul_ln11_4        (mul              ) [ 00000]
tmp_s             (partselect       ) [ 00000]
add_ln11_4        (add              ) [ 00001]
temp_x_3          (partselect       ) [ 00001]
tmp_8             (partselect       ) [ 00000]
mul_ln11_6        (mul              ) [ 00000]
tmp_2             (partselect       ) [ 00000]
add_ln11_6        (add              ) [ 00001]
specloopname_ln8  (specloopname     ) [ 00000]
mul_ln11_1        (mul              ) [ 00000]
c_load            (load             ) [ 00000]
trunc_ln11_2      (trunc            ) [ 00000]
add_ln11_1        (add              ) [ 00000]
mul_ln11_3        (mul              ) [ 00000]
tmp_7             (partselect       ) [ 00000]
add_ln11_3        (add              ) [ 00000]
mul_ln11_5        (mul              ) [ 00000]
tmp_4             (partselect       ) [ 00000]
add_ln11_5        (add              ) [ 00000]
mul_ln11_7        (mul              ) [ 00000]
tmp_3             (partselect       ) [ 00000]
add_ln11_7        (add              ) [ 00000]
or_ln11_2         (bitconcatenate   ) [ 00000]
r_addr            (getelementptr    ) [ 00000]
store_ln11        (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="a_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="128" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="c_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="128" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="r_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="2"/>
<pin id="124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln11_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="128" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln8_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln10_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln8_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln8_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="1"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="temp_x_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="128" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp_x/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln11_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="128" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="mul_ln11_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln11_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="128" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln11_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="temp_x_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="128" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="0" index="3" bw="7" slack="0"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_x_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="128" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="0" index="3" bw="7" slack="0"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="mul_ln11_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="128" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="0" index="3" bw="7" slack="0"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln11_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="temp_x_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="128" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="0" index="3" bw="8" slack="0"/>
<pin id="246" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_x_2/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_9_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="128" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="0" index="3" bw="8" slack="0"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mul_ln11_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_4/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="128" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="0" index="3" bw="8" slack="0"/>
<pin id="272" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln11_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_4/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="temp_x_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="128" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="0" index="3" bw="8" slack="0"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_x_3/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="128" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="0" index="3" bw="8" slack="0"/>
<pin id="298" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="mul_ln11_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_6/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="128" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="0" index="3" bw="8" slack="0"/>
<pin id="314" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln11_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_6/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul_ln11_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln11_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="128" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_2/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln11_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="mul_ln11_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_3/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="128" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln11_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="mul_ln11_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="1"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_5/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="128" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="0" index="3" bw="8" slack="0"/>
<pin id="368" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln11_5_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_5/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mul_ln11_7_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_7/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="128" slack="0"/>
<pin id="386" dir="0" index="2" bw="8" slack="0"/>
<pin id="387" dir="0" index="3" bw="8" slack="0"/>
<pin id="388" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln11_7_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_7/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln11_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="128" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="0" index="3" bw="32" slack="0"/>
<pin id="404" dir="0" index="4" bw="32" slack="0"/>
<pin id="405" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln11_2/4 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="422" class="1005" name="zext_ln10_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="1"/>
<pin id="424" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="428" class="1005" name="x_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="a_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="b_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="temp_x_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln11_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="453" class="1005" name="c_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="temp_x_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="add_ln11_2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="temp_x_2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_2 "/>
</bind>
</comp>

<comp id="473" class="1005" name="add_ln11_4_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_4 "/>
</bind>
</comp>

<comp id="478" class="1005" name="temp_x_3_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln11_6_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="138" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="168"><net_src comp="138" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="75" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="88" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="101" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="183" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="75" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="88" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="223"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="199" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="101" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="239"><net_src comp="219" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="225" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="75" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="88" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="251" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="241" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="101" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="261" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="267" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="75" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="56" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="88" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="307"><net_src comp="293" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="283" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="101" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="303" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="309" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="332"><net_src comp="114" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="114" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="357"><net_src comp="339" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="343" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="114" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="377"><net_src comp="359" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="363" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="114" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="56" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="397"><net_src comp="379" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="383" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="62" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="373" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="353" pin="2"/><net_sink comp="399" pin=3"/></net>

<net id="410"><net_src comp="333" pin="2"/><net_sink comp="399" pin=4"/></net>

<net id="411"><net_src comp="399" pin="5"/><net_sink comp="127" pin=1"/></net>

<net id="415"><net_src comp="64" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="425"><net_src comp="157" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="431"><net_src comp="68" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="436"><net_src comp="81" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="441"><net_src comp="94" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="446"><net_src comp="175" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="451"><net_src comp="193" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="456"><net_src comp="107" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="461"><net_src comp="199" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="466"><net_src comp="235" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="471"><net_src comp="241" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="476"><net_src comp="277" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="481"><net_src comp="283" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="486"><net_src comp="319" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="379" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {4 }
 - Input state : 
	Port: kp_502_15 : a | {2 3 }
	Port: kp_502_15 : b | {2 3 }
	Port: kp_502_15 : c | {3 4 }
	Port: kp_502_15 : x | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		tmp : 1
		br_ln8 : 2
		tmp_1 : 1
		zext_ln10 : 2
		x_addr : 3
		x_load : 4
		a_addr : 3
		a_load : 4
		b_addr : 3
		b_load : 4
		add_ln8 : 1
		store_ln8 : 2
	State 3
		temp_x : 1
		trunc_ln11 : 1
		mul_ln11 : 2
		trunc_ln11_1 : 1
		add_ln11 : 3
		c_load : 1
		temp_x_1 : 1
		tmp_5 : 1
		mul_ln11_2 : 2
		tmp_6 : 1
		add_ln11_2 : 3
		temp_x_2 : 1
		tmp_9 : 1
		mul_ln11_4 : 2
		tmp_s : 1
		add_ln11_4 : 3
		temp_x_3 : 1
		tmp_8 : 1
		mul_ln11_6 : 2
		tmp_2 : 1
		add_ln11_6 : 3
	State 4
		trunc_ln11_2 : 1
		add_ln11_1 : 2
		tmp_7 : 1
		add_ln11_3 : 2
		tmp_4 : 1
		add_ln11_5 : 2
		tmp_3 : 1
		add_ln11_7 : 2
		or_ln11_2 : 3
		store_ln11 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_164   |    0    |    0    |    13   |
|          |   add_ln11_fu_193   |    0    |    0    |    39   |
|          |  add_ln11_2_fu_235  |    0    |    0    |    39   |
|          |  add_ln11_4_fu_277  |    0    |    0    |    39   |
|    add   |  add_ln11_6_fu_319  |    0    |    0    |    39   |
|          |  add_ln11_1_fu_333  |    0    |    0    |    39   |
|          |  add_ln11_3_fu_353  |    0    |    0    |    39   |
|          |  add_ln11_5_fu_373  |    0    |    0    |    39   |
|          |  add_ln11_7_fu_393  |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   mul_ln11_fu_183   |    3    |    0    |    21   |
|          |  mul_ln11_2_fu_219  |    3    |    0    |    21   |
|          |  mul_ln11_4_fu_261  |    3    |    0    |    21   |
|    mul   |  mul_ln11_6_fu_303  |    3    |    0    |    21   |
|          |  mul_ln11_1_fu_325  |    3    |    0    |    21   |
|          |  mul_ln11_3_fu_339  |    3    |    0    |    21   |
|          |  mul_ln11_5_fu_359  |    3    |    0    |    21   |
|          |  mul_ln11_7_fu_379  |    3    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
| bitselect|      tmp_fu_141     |    0    |    0    |    0    |
|          |     tmp_1_fu_149    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   zext_ln10_fu_157  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    temp_x_fu_175    |    0    |    0    |    0    |
|   trunc  |  trunc_ln11_fu_179  |    0    |    0    |    0    |
|          | trunc_ln11_1_fu_189 |    0    |    0    |    0    |
|          | trunc_ln11_2_fu_329 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   temp_x_1_fu_199   |    0    |    0    |    0    |
|          |     tmp_5_fu_209    |    0    |    0    |    0    |
|          |     tmp_6_fu_225    |    0    |    0    |    0    |
|          |   temp_x_2_fu_241   |    0    |    0    |    0    |
|          |     tmp_9_fu_251    |    0    |    0    |    0    |
|partselect|     tmp_s_fu_267    |    0    |    0    |    0    |
|          |   temp_x_3_fu_283   |    0    |    0    |    0    |
|          |     tmp_8_fu_293    |    0    |    0    |    0    |
|          |     tmp_2_fu_309    |    0    |    0    |    0    |
|          |     tmp_7_fu_343    |    0    |    0    |    0    |
|          |     tmp_4_fu_363    |    0    |    0    |    0    |
|          |     tmp_3_fu_383    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|   or_ln11_2_fu_399  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    24   |    0    |   493   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_433  |    1   |
|add_ln11_2_reg_463|   32   |
|add_ln11_4_reg_473|   32   |
|add_ln11_6_reg_483|   32   |
| add_ln11_reg_448 |   32   |
|  b_addr_reg_438  |    1   |
|  c_addr_reg_453  |    1   |
|     i_reg_412    |    4   |
| temp_x_1_reg_458 |   32   |
| temp_x_2_reg_468 |   32   |
| temp_x_3_reg_478 |   32   |
|  temp_x_reg_443  |   32   |
|  x_addr_reg_428  |    1   |
| zext_ln10_reg_422|   64   |
+------------------+--------+
|       Total      |   328  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||  5.296  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |    0   |   493  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   328  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    5   |   328  |   529  |
+-----------+--------+--------+--------+--------+
