<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CLOCKS_AND_RESETS</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="CLOCKS_AND_RESETS::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.cxf"/></vendorExtension><vendorExtension><dependentComponent><component name="CLK_DIV::work" newLibrary="" state="GOOD"><instance name="CLK_160MHz_to_CLK_80MHz"/></component><component name="CORERESET::work" newLibrary="" state="GOOD"><instance name="RESET_FIC_0_CLK"/><instance name="RESET_FIC_1_CLK"/><instance name="RESET_FIC_2_CLK"/><instance name="RESET_FIC_3_CLK"/></component><component name="GLITCHLESS_MUX::work" newLibrary="" state="GOOD"><instance name="GLITCHLESS_MUX"/></component><component name="INIT_MONITOR::work" newLibrary="" state="GOOD"><instance name="INIT_MONITOR_0"/></component><component name="OSCILLATOR_160MHz::work" newLibrary="" state="GOOD"><instance name="OSCILLATOR_160MHz"/></component><component name="PCIE_REF_CLK::work" newLibrary="" state="GOOD"><instance name="PCIE_REF_CLK_0"/></component><component name="PF_CCC_C0::work" newLibrary="" state="GOOD"><instance name="CCC_FIC_x_CLK"/></component><component name="TRANSMIT_PLL::work" newLibrary="" state="GOOD"><instance name="TRANSMIT_PLL_0"/></component></dependentComponent></vendorExtension><busInterfaces><busInterface><name>CLKS_TO_XCVR</name><busType library="busdef.clock" name="PF_TXPLL_XCVR_CLK" vendor="Actel" version="1.0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LOCK</componentSignalName><busSignalName>LOCK</busSignalName></signal><signal><componentSignalName>BIT_CLK</componentSignalName><busSignalName>BIT_CLK</busSignalName></signal><signal><componentSignalName>REF_CLK_TO_LANE</componentSignalName><busSignalName>REF_CLK_TO_LANE</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>EXT_RST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_PLL_LOCKS</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_50MHz</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_PAD_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_PAD_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>BIT_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_1_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_3_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIe_CLK_125MHz</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIe_REFERENCE_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_TO_LANE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_FIC2_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_FIC_0_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_FIC_1_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_FIC_3_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>