{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460749519124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460749519125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 15:45:18 2016 " "Processing started: Fri Apr 15 15:45:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460749519125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460749519125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_map --read_settings_files=on --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460749519125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1460749522200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_pulse_generator-arch " "Found design unit 1: g47_pulse_generator-arch" {  } { { "g47_pulse_generator.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_pulse_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523142 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_pulse_generator " "Found entity 1: g47_pulse_generator" {  } { { "g47_pulse_generator.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_pulse_generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_permutation-arch " "Found design unit 1: g47_permutation-arch" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_permutation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523174 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_permutation " "Found entity 1: g47_permutation" {  } { { "g47_permutation.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_permutation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_testbed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_testbed-arch " "Found design unit 1: g47_testbed-arch" {  } { { "g47_testbed.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_testbed.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523197 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_testbed " "Found entity 1: g47_testbed" {  } { { "g47_testbed.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_testbed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_26_barrelshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_26_barrelshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_barrelshift-arch " "Found design unit 1: g47_26_barrelshift-arch" {  } { { "g47_26_barrelshift.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_26_barrelshift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523218 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_barrelshift " "Found entity 1: g47_26_barrelshift" {  } { { "g47_26_barrelshift.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_26_barrelshift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_5_encoder-arch " "Found design unit 1: g47_26_5_encoder-arch" {  } { { "g47_26_5_encoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_26_5_encoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523263 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_5_encoder " "Found entity 1: g47_26_5_encoder" {  } { { "g47_26_5_encoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_26_5_encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_7_segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_7_segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_7_segmentdecoder-arch " "Found design unit 1: g47_7_segmentdecoder-arch" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_7_segmentdecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523295 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_7_segmentdecoder " "Found entity 1: g47_7_segmentdecoder" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_7_segmentdecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_5_26_decoder-arch " "Found design unit 1: g47_5_26_decoder-arch" {  } { { "g47_5_26_decoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_5_26_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523338 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_5_26_decoder " "Found entity 1: g47_5_26_decoder" {  } { { "g47_5_26_decoder.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_5_26_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_0_25_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_0_25_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_0_25_counter-arch " "Found design unit 1: g47_0_25_counter-arch" {  } { { "g47_0_25_counter.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_0_25_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523380 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_0_25_counter " "Found entity 1: g47_0_25_counter" {  } { { "g47_0_25_counter.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_0_25_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_fsm-arch " "Found design unit 1: g47_fsm-arch" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523406 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_fsm " "Found entity 1: g47_fsm" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_fsm_testbed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_fsm_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_fsm_testbed-arch " "Found design unit 1: g47_fsm_testbed-arch" {  } { { "g47_fsm_testbed.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm_testbed.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523427 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_fsm_testbed " "Found entity 1: g47_fsm_testbed" {  } { { "g47_fsm_testbed.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm_testbed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_5_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_5_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_5_comp-arch " "Found design unit 1: g47_5_comp-arch" {  } { { "g47_5_comp.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_5_comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523448 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_5_comp " "Found entity 1: g47_5_comp" {  } { { "g47_5_comp.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_5_comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_reflector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_reflector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_reflector-arch " "Found design unit 1: g47_reflector-arch" {  } { { "g47_reflector.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_reflector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523491 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_reflector " "Found entity 1: g47_reflector" {  } { { "g47_reflector.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_reflector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_stecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_stecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_stecker-arch " "Found design unit 1: g47_stecker-arch" {  } { { "g47_stecker.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_stecker.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523514 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_stecker " "Found entity 1: g47_stecker" {  } { { "g47_stecker.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_stecker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_enigma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_enigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_enigma-arch " "Found design unit 1: g47_enigma-arch" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523535 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_enigma " "Found entity 1: g47_enigma" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_rotor-arch " "Found design unit 1: g47_rotor-arch" {  } { { "g47_rotor.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_rotor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523555 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_rotor " "Found entity 1: g47_rotor" {  } { { "g47_rotor.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_rotor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_ui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_ui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_ui-arch " "Found design unit 1: g47_ui-arch" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523604 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_ui " "Found entity 1: g47_ui" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749523604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749523604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g47_ui " "Elaborating entity \"g47_ui\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460749528393 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypress_enable g47_ui.vhd(493) " "VHDL Process Statement warning at g47_ui.vhd(493): signal \"keypress_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1460749528444 "|g47_ui"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keypress_up g47_ui.vhd(452) " "VHDL Process Statement warning at g47_ui.vhd(452): inferring latch(es) for signal or variable \"keypress_up\", which holds its previous value in one or more paths through the process" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 452 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460749528447 "|g47_ui"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keypress_down g47_ui.vhd(452) " "VHDL Process Statement warning at g47_ui.vhd(452): inferring latch(es) for signal or variable \"keypress_down\", which holds its previous value in one or more paths through the process" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 452 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460749528448 "|g47_ui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypress_down g47_ui.vhd(452) " "Inferred latch for \"keypress_down\" at g47_ui.vhd(452)" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 452 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528456 "|g47_ui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypress_up g47_ui.vhd(452) " "Inferred latch for \"keypress_up\" at g47_ui.vhd(452)" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 452 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528456 "|g47_ui"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_enigma g47_enigma:ENIGMA " "Elaborating entity \"g47_enigma\" for hierarchy \"g47_enigma:ENIGMA\"" {  } { { "g47_ui.vhd" "ENIGMA" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749528640 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_rotor_shift g47_enigma.vhd(101) " "Verilog HDL or VHDL warning at g47_enigma.vhd(101): object \"left_rotor_shift\" assigned a value but never read" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1460749528641 "|g47_ui|g47_enigma:ENIGMA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_output_code g47_enigma.vhd(164) " "VHDL Process Statement warning at g47_enigma.vhd(164): inferring latch(es) for signal or variable \"prev_output_code\", which holds its previous value in one or more paths through the process" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460749528645 "|g47_ui|g47_enigma:ENIGMA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state g47_enigma.vhd(164) " "VHDL Process Statement warning at g47_enigma.vhd(164): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460749528645 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] g47_enigma.vhd(164) " "Inferred latch for \"state\[0\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528647 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] g47_enigma.vhd(164) " "Inferred latch for \"state\[1\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528647 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[0\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[0\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528647 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[1\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[1\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528647 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[2\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[2\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528648 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[3\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[3\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528648 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[4\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[4\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460749528648 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_5_comp g47_enigma:ENIGMA\|g47_5_comp:COMP_MIDDLE " "Elaborating entity \"g47_5_comp\" for hierarchy \"g47_enigma:ENIGMA\|g47_5_comp:COMP_MIDDLE\"" {  } { { "g47_enigma.vhd" "COMP_MIDDLE" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749528686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_fsm g47_enigma:ENIGMA\|g47_fsm:FSM " "Elaborating entity \"g47_fsm\" for hierarchy \"g47_enigma:ENIGMA\|g47_fsm:FSM\"" {  } { { "g47_enigma.vhd" "FSM" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749528767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_reflector g47_enigma:ENIGMA\|g47_reflector:REFLECTOR " "Elaborating entity \"g47_reflector\" for hierarchy \"g47_enigma:ENIGMA\|g47_reflector:REFLECTOR\"" {  } { { "g47_enigma.vhd" "REFLECTOR" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749528807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_rotor g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT " "Elaborating entity \"g47_rotor\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\"" {  } { { "g47_enigma.vhd" "ROTOR_LEFT" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749528869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_0_25_counter g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_0_25_counter:ROTOR_SHIFT_COUNTER " "Elaborating entity \"g47_0_25_counter\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_0_25_counter:ROTOR_SHIFT_COUNTER\"" {  } { { "g47_rotor.vhd" "ROTOR_SHIFT_COUNTER" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_rotor.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749528952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_5_26_decoder g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_5_26_decoder:RTL_IN_LETTER " "Elaborating entity \"g47_5_26_decoder\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_5_26_decoder:RTL_IN_LETTER\"" {  } { { "g47_rotor.vhd" "RTL_IN_LETTER" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_rotor.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749528995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_26_barrelshift g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_barrelshift:RTL_IN_ROTOR " "Elaborating entity \"g47_26_barrelshift\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_barrelshift:RTL_IN_ROTOR\"" {  } { { "g47_rotor.vhd" "RTL_IN_ROTOR" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_rotor.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749529034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_26_5_encoder g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_5_encoder:RTL_IN_ENCODER " "Elaborating entity \"g47_26_5_encoder\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_5_encoder:RTL_IN_ENCODER\"" {  } { { "g47_rotor.vhd" "RTL_IN_ENCODER" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_rotor.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749529137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_permutation g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_permutation:RTL_PERMUTATION " "Elaborating entity \"g47_permutation\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_permutation:RTL_PERMUTATION\"" {  } { { "g47_rotor.vhd" "RTL_PERMUTATION" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_rotor.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749529222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_stecker g47_enigma:ENIGMA\|g47_stecker:STECKER_IN " "Elaborating entity \"g47_stecker\" for hierarchy \"g47_enigma:ENIGMA\|g47_stecker:STECKER_IN\"" {  } { { "g47_enigma.vhd" "STECKER_IN" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749529778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_7_segmentdecoder g47_7_segmentdecoder:DISPLAY_I " "Elaborating entity \"g47_7_segmentdecoder\" for hierarchy \"g47_7_segmentdecoder:DISPLAY_I\"" {  } { { "g47_ui.vhd" "DISPLAY_I" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460749529836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_1q31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_1q31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_1q31 " "Found entity 1: sld_ela_trigger_flow_sel_1q31" {  } { { "db/sld_ela_trigger_flow_sel_1q31.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/sld_ela_trigger_flow_sel_1q31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749531796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749531796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749531926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749531926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sm14 " "Found entity 1: altsyncram_sm14" {  } { { "db/altsyncram_sm14.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/altsyncram_sm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749532757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749532757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749533322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749533322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749533755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749533755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cai " "Found entity 1: cntr_cai" {  } { { "db/cntr_cai.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/cntr_cai.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749534261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749534261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749534437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749534437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749534726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749534726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749535045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749535045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749535222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749535222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749535469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749535469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460749535646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460749535646 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749535914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g47_enigma:ENIGMA\|state\[1\] " "Latch g47_enigma:ENIGMA\|state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g47_enigma:ENIGMA\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal g47_enigma:ENIGMA\|state\[1\]" {  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460749627392 ""}  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460749627392 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 66 -1 0 } } { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1460749627425 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1460749627426 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypress_enable keypress_enable~_emulated keypress_enable~1 " "Register \"keypress_enable\" is converted into an equivalent circuit using register \"keypress_enable~_emulated\" and latch \"keypress_enable~1\"" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|keypress_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state\[1\] state\[1\]~_emulated state\[1\]~1 " "Register \"state\[1\]\" is converted into an equivalent circuit using register \"state\[1\]~_emulated\" and latch \"state\[1\]~1\"" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state\[0\] state\[0\]~_emulated state\[0\]~6 " "Register \"state\[0\]\" is converted into an equivalent circuit using register \"state\[0\]~_emulated\" and latch \"state\[0\]~6\"" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|state[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input_enable input_enable~_emulated input_enable~1 " "Register \"input_enable\" is converted into an equivalent circuit using register \"input_enable~_emulated\" and latch \"input_enable~1\"" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|input_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|load g47_enigma:ENIGMA\|g47_fsm:FSM\|load~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|load~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load~1\"" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|load"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1\"" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_r"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~1\"" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_m"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~1\"" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_l"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\] g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1\"" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\] g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6\"" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460749627430 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|state[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1460749627430 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_error\[1\] GND " "Pin \"led_error\[1\]\" is stuck at GND" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460749650954 "|g47_ui|led_error[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460749650954 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hold High " "Register hold will power up to High" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1460749651640 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g47_enigma:ENIGMA\|g47_fsm:FSM\|hold High " "Register g47_enigma:ENIGMA\|g47_fsm:FSM\|hold will power up to High" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1460749651640 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1460749651640 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1460749677943 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1460749677945 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1460749678136 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1460749678436 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1460749678436 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460749678549 "|g47_ui|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460749678549 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1 15 0 0 14 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1 of its 15 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 14 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1460749681498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460749681652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749681652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6391 " "Implemented 6391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460749683059 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460749683059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6333 " "Implemented 6333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460749683059 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1460749683059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460749683059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460749683312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 15:48:03 2016 " "Processing ended: Fri Apr 15 15:48:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460749683312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460749683312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460749683312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460749683312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460749688053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460749688058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 15:48:06 2016 " "Processing started: Fri Apr 15 15:48:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460749688058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1460749688058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1460749688060 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1460749688305 ""}
{ "Info" "0" "" "Project  = g47_enigma" {  } {  } 0 0 "Project  = g47_enigma" 0 0 "Fitter" 0 0 1460749688306 ""}
{ "Info" "0" "" "Revision = g47_enigma" {  } {  } 0 0 "Revision = g47_enigma" 0 0 "Fitter" 0 0 1460749688307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1460749689494 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g47_enigma EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"g47_enigma\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460749689636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460749689688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460749689688 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460749690586 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460749690656 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460749691696 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460749691696 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460749691696 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1460749691696 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 8138 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460749691739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 8139 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460749691739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 8140 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460749691739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1460749691739 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1460749691766 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1460749693107 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460749693158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460749693158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1460749693158 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1460749693158 ""}
{ "Info" "ISTA_SDC_FOUND" "g47_testbed.sdc " "Reading SDC File: 'g47_testbed.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1460749693205 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|combout " "Node \"ENIGMA\|state\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693263 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|dataa " "Node \"ENIGMA\|state\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693263 ""}  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460749693263 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal2~0\|combout " "Node \"Equal2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datad " "Node \"state\[0\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|combout " "Node \"state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|dataa " "Node \"state\[1\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|combout " "Node \"state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datac " "Node \"state\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|combout " "Node \"state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datab " "Node \"state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~0\|dataa " "Node \"Equal2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datab " "Node \"state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|dataa " "Node \"state\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|combout " "Node \"state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datac " "Node \"state\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|datab " "Node \"state\[0\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~0\|datad " "Node \"Equal2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datad " "Node \"state\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693273 ""}  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 470 -1 0 } } { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460749693273 ""}
{ "Warning" "WSTA_SCC_LOOP" "38 " "Found combinational loop of 38 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|dataa " "Node \"ENIGMA\|FSM\|en_l~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|combout " "Node \"ENIGMA\|FSM\|en_l~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|dataa " "Node \"ENIGMA\|FSM\|state\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|datad " "Node \"ENIGMA\|FSM\|en_l~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749693275 ""}  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460749693275 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypress " "Node: keypress was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1460749693298 "|g47_ui|keypress"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1460749693388 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460749693390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460749693390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460749693390 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1460749693390 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1460749693390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~_emulated " "Destination node state\[1\]~_emulated" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[0\]~_emulated " "Destination node state\[0\]~_emulated" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693958 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460749693958 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693959 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 6970 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|prev_output_code\[4\]~0  " "Automatically promoted node g47_enigma:ENIGMA\|prev_output_code\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693959 ""}  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|prev_output_code[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 5883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~7  " "Automatically promoted node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~0" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~2" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~2" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_m~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~2" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_l~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~2" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~7 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~7" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693960 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460749693960 ""}  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_l~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 5960 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~15  " "Automatically promoted node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~3 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~3" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~8 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~8" {  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693961 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460749693961 ""}  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 5970 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state\[1\]~2  " "Automatically promoted node state\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~0 " "Destination node Equal2~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 470 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_enable~0 " "Destination node keypress_enable~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypress_enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_enable~2 " "Destination node keypress_enable~2" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypress_enable~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~2 " "Destination node state\[1\]~2" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal1~0 " "Destination node Equal1~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 462 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_down~0 " "Destination node keypress_down~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 452 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypress_down~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hold~0 " "Destination node hold~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 66 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hold~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 5897 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[0\]~7 " "Destination node state\[0\]~7" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~0 " "Destination node state\[1\]~0" {  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1460749693963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460749693963 ""}  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7935 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693964 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460749693964 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7676 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7825 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693970 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460749693970 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7085 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460749693974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 7289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460749693974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460749693974 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 0 { 0 ""} 0 6994 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460749693974 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1460749695071 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1460749695078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1460749695079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460749695103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460749695114 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1460749695122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1460749695124 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1460749695136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1460749695311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1460749695329 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1460749695329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460749695501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1460749698161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460749703657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1460749703763 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1460749719167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460749719168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1460749720383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1460749728059 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1460749728059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460749731563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1460749731579 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1460749731579 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.81 " "Total time spent on timing analysis during the Fitter is 2.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1460749731931 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460749731975 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[0\] 0 " "Pin \"segments_i\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[1\] 0 " "Pin \"segments_i\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[2\] 0 " "Pin \"segments_i\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[3\] 0 " "Pin \"segments_i\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[4\] 0 " "Pin \"segments_i\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[5\] 0 " "Pin \"segments_i\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[6\] 0 " "Pin \"segments_i\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[0\] 0 " "Pin \"segments_l\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[1\] 0 " "Pin \"segments_l\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[2\] 0 " "Pin \"segments_l\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[3\] 0 " "Pin \"segments_l\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[4\] 0 " "Pin \"segments_l\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[5\] 0 " "Pin \"segments_l\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[6\] 0 " "Pin \"segments_l\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[0\] 0 " "Pin \"segments_m\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[1\] 0 " "Pin \"segments_m\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[2\] 0 " "Pin \"segments_m\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[3\] 0 " "Pin \"segments_m\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[4\] 0 " "Pin \"segments_m\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[5\] 0 " "Pin \"segments_m\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[6\] 0 " "Pin \"segments_m\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[0\] 0 " "Pin \"segments_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[1\] 0 " "Pin \"segments_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[2\] 0 " "Pin \"segments_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[3\] 0 " "Pin \"segments_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[4\] 0 " "Pin \"segments_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[5\] 0 " "Pin \"segments_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[6\] 0 " "Pin \"segments_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[0\] 0 " "Pin \"led_error\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[1\] 0 " "Pin \"led_error\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[2\] 0 " "Pin \"led_error\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[3\] 0 " "Pin \"led_error\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[4\] 0 " "Pin \"led_error\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460749732299 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1460749732299 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460749734931 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460749735466 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460749738302 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460749739034 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1460749739213 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1460749739381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/output_files/g47_enigma.fit.smsg " "Generated suppressed messages file Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/output_files/g47_enigma.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1460749740482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 64 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460749742832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 15:49:02 2016 " "Processing ended: Fri Apr 15 15:49:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460749742832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460749742832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460749742832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460749742832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1460749746074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460749746075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 15:49:05 2016 " "Processing started: Fri Apr 15 15:49:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460749746075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1460749746075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1460749746075 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1460749748435 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1460749748550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460749750191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 15:49:10 2016 " "Processing ended: Fri Apr 15 15:49:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460749750191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460749750191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460749750191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1460749750191 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1460749751519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1460749752753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460749752759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 15:49:11 2016 " "Processing started: Fri Apr 15 15:49:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460749752759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460749752759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g47_enigma -c g47_enigma " "Command: quartus_sta g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460749752760 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1460749752927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1460749753673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1460749753738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1460749753738 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1460749754428 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460749754626 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1460749754626 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1460749754626 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1460749754626 ""}
{ "Info" "ISTA_SDC_FOUND" "g47_testbed.sdc " "Reading SDC File: 'g47_testbed.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1460749754667 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|combout " "Node \"ENIGMA\|state\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754734 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|dataa " "Node \"ENIGMA\|state\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754734 ""}  } { { "g47_enigma.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_enigma.vhd" 164 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1460749754734 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal2~0\|combout " "Node \"Equal2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datab " "Node \"state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|combout " "Node \"state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|datab " "Node \"state\[0\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|combout " "Node \"state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|dataa " "Node \"state\[0\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|datab " "Node \"state\[1\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|combout " "Node \"state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datac " "Node \"state\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|combout " "Node \"state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~0\|datac " "Node \"Equal2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datac " "Node \"state\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|datac " "Node \"state\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|dataa " "Node \"state\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~0\|datad " "Node \"Equal2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datab " "Node \"state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754747 ""}  } { { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 470 -1 0 } } { "g47_ui.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_ui.vhd" 483 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1460749754747 ""}
{ "Warning" "WSTA_SCC_LOOP" "40 " "Found combinational loop of 40 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|combout " "Node \"ENIGMA\|FSM\|en_l~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|dataa " "Node \"ENIGMA\|FSM\|state\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|datab " "Node \"ENIGMA\|FSM\|en_l~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|dataa " "Node \"ENIGMA\|FSM\|state\[1\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|dataa " "Node \"ENIGMA\|FSM\|state\[1\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15clkctrl\|inclk\[0\] " "Node \"ENIGMA\|FSM\|state\[1\]~15clkctrl\|inclk\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15clkctrl\|outclk " "Node \"ENIGMA\|FSM\|state\[1\]~15clkctrl\|outclk\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|datac " "Node \"ENIGMA\|FSM\|en_l~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460749754751 ""}  } { { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 11 -1 0 } } { "g47_fsm.vhd" "" { Text "Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/g47_fsm.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1460749754751 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypress " "Node: keypress was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460749754779 "|g47_ui|keypress"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1460749754836 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1460749754899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1460749754952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.840 " "Worst-case setup slack is -3.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749754966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749754966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.840       -56.023 clock  " "   -3.840       -56.023 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749754966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749754966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock  " "    0.445         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.028 " "Worst-case recovery slack is -5.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.028        -5.028 clock  " "   -5.028        -5.028 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.889 " "Worst-case removal slack is 2.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.889         0.000 clock  " "    2.889         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.436 " "Worst-case minimum pulse width slack is 7.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.436         0.000 clock  " "    7.436         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755203 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1460749755458 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1460749755461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keypress " "Node: keypress was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1460749755775 "|g47_ui|keypress"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.609 " "Worst-case setup slack is 4.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.609         0.000 clock  " "    4.609         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.532 " "Worst-case recovery slack is 3.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.532         0.000 clock  " "    3.532         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.840 " "Worst-case removal slack is 0.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840         0.000 clock  " "    0.840         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.620 " "Worst-case minimum pulse width slack is 7.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 clock  " "    7.620         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460749755936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460749755936 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1460749756165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1460749756816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1460749756818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 65 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460749758080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 15:49:17 2016 " "Processing ended: Fri Apr 15 15:49:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460749758080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460749758080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460749758080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460749758080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460749760269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460749760270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 15:49:19 2016 " "Processing started: Fri Apr 15 15:49:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460749760270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460749760270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460749760270 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "g47_enigma.vho\", \"g47_enigma_fast.vho g47_enigma_vhd.sdo g47_enigma_vhd_fast.sdo Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/simulation/modelsim/ simulation " "Generated files \"g47_enigma.vho\", \"g47_enigma_fast.vho\", \"g47_enigma_vhd.sdo\" and \"g47_enigma_vhd_fast.sdo\" in directory \"Z:/Documents/DSD_LAB/DSD_47/src/g47_enigma_old/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1460749768048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460749769100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 15:49:29 2016 " "Processing ended: Fri Apr 15 15:49:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460749769100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460749769100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460749769100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460749769100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 157 s " "Quartus II Full Compilation was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460749770432 ""}
