<div id="pf14f" class="pf w0 h0" data-page-no="14f"><div class="pc pc14f w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg14f.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 21</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Peripheral Bridge (AIPS-Lite)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">21.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The peripheral bridge converts the crossbar switch interface to an interface that can</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">access most of the slave peripherals on this chip.</div><div class="t m0 x9 hf y1d9f ff3 fs5 fc0 sc0 ls0 ws0">The peripheral bridge supports up to 128 peripherals, each with a 4K-byte address space.</div><div class="t m0 x9 hf y1da0 ff3 fs5 fc0 sc0 ls0 ws0">(Not all peripheral slots might be used. See the chip configuration chapter and memory</div><div class="t m0 x9 hf y1331 ff3 fs5 fc0 sc0 ls0 ws0">map chapter for details on slot assignment.) The bridge includes separate clock enable</div><div class="t m0 x9 hf y1332 ff3 fs5 fc0 sc0 ls0 ws0">inputs for each of the slots to accommodate slower peripherals.</div><div class="t m0 x9 he y15a0 ff1 fs1 fc0 sc0 ls0 ws18f">21.1.1 Features</div><div class="t m0 x9 hf y15a1 ff3 fs5 fc0 sc0 ls0 ws0">Key features of the peripheral bridge are:</div><div class="t m0 x33 hf y15a2 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Supports peripheral slots with 8-, 16-, and 32-bit datapath width</div><div class="t m0 x33 hf y1da1 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Dedicated clock enables for independently configurable peripherals allow each on- or</div><div class="t m0 x117 hf y1da2 ff3 fs5 fc0 sc0 ls0 ws0">off-platform peripheral to operate at any integer-divisible speed less than or equal to</div><div class="t m0 x117 hf y1da3 ff3 fs5 fc0 sc0 ls0 ws0">the system clock frequency.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>335</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
