// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition"

// DATE "03/29/2022 20:11:17"

// 
// Device: Altera 10M08DAF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LogicalStep_Lab4_top (
	Clk,
	pb_n,
	sw,
	leds,
	xreg,
	yreg,
	xPOS,
	yPOS,
	seg7_data,
	seg7_char1,
	seg7_char2);
input 	Clk;
input 	[3:0] pb_n;
input 	[7:0] sw;
output 	[7:0] leds;
output 	[3:0] xreg;
output 	[3:0] yreg;
output 	[3:0] xPOS;
output 	[3:0] yPOS;
output 	[6:0] seg7_data;
output 	seg7_char1;
output 	seg7_char2;

// Design Ports Information
// pb_n[1]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xreg[0]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xreg[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xreg[2]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xreg[3]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// yreg[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// yreg[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// yreg[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// yreg[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xPOS[0]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xPOS[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xPOS[2]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// xPOS[3]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// yPOS[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// yPOS[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// yPOS[2]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// yPOS[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_data[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_data[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_data[2]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_data[3]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_data[4]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_data[5]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_data[6]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_char1	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_char2	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[7]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[6]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[5]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[4]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pb_n[0]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pb_n[3]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pb_n[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pb_n[1]~input_o ;
wire \sw[7]~input_o ;
wire \sw[6]~input_o ;
wire \sw[5]~input_o ;
wire \sw[4]~input_o ;
wire \sw[3]~input_o ;
wire \sw[2]~input_o ;
wire \sw[1]~input_o ;
wire \sw[0]~input_o ;
wire \pb_n[0]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \seg7_data[1]~output_o ;
wire \seg7_data[5]~output_o ;
wire \seg7_data[6]~output_o ;
wire \leds[0]~output_o ;
wire \leds[1]~output_o ;
wire \leds[2]~output_o ;
wire \leds[3]~output_o ;
wire \leds[4]~output_o ;
wire \leds[5]~output_o ;
wire \leds[6]~output_o ;
wire \leds[7]~output_o ;
wire \xreg[0]~output_o ;
wire \xreg[1]~output_o ;
wire \xreg[2]~output_o ;
wire \xreg[3]~output_o ;
wire \yreg[0]~output_o ;
wire \yreg[1]~output_o ;
wire \yreg[2]~output_o ;
wire \yreg[3]~output_o ;
wire \xPOS[0]~output_o ;
wire \xPOS[1]~output_o ;
wire \xPOS[2]~output_o ;
wire \xPOS[3]~output_o ;
wire \yPOS[0]~output_o ;
wire \yPOS[1]~output_o ;
wire \yPOS[2]~output_o ;
wire \yPOS[3]~output_o ;
wire \seg7_data[0]~output_o ;
wire \seg7_data[2]~output_o ;
wire \seg7_data[3]~output_o ;
wire \seg7_data[4]~output_o ;
wire \seg7_char1~output_o ;
wire \seg7_char2~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \inst_sev_mux|clk_proc:COUNT[0]~0_combout ;
wire \inst_sev_mux|clk_proc:COUNT[0]~q ;
wire \inst_sev_mux|clk_proc:COUNT[1]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[1]~q ;
wire \inst_sev_mux|clk_proc:COUNT[1]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[2]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[2]~q ;
wire \inst_sev_mux|clk_proc:COUNT[2]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[3]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[3]~q ;
wire \inst_sev_mux|clk_proc:COUNT[3]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[4]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[4]~q ;
wire \inst_sev_mux|clk_proc:COUNT[4]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[5]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[5]~q ;
wire \inst_sev_mux|clk_proc:COUNT[5]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[6]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[6]~q ;
wire \inst_sev_mux|clk_proc:COUNT[6]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[7]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[7]~q ;
wire \inst_sev_mux|clk_proc:COUNT[7]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[8]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[8]~q ;
wire \inst_sev_mux|clk_proc:COUNT[8]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[9]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[9]~q ;
wire \inst_sev_mux|clk_proc:COUNT[9]~2 ;
wire \inst_sev_mux|clk_proc:COUNT[10]~1_combout ;
wire \inst_sev_mux|clk_proc:COUNT[10]~q ;
wire \Clock_Selector|clk_divider:counter[1]~1_combout ;
wire \Clock_Selector|clk_divider:counter[1]~q ;
wire \Clock_Selector|clk_divider:counter[1]~2 ;
wire \Clock_Selector|clk_divider:counter[2]~1_combout ;
wire \Clock_Selector|clk_divider:counter[2]~q ;
wire \Clock_Selector|clk_divider:counter[2]~2 ;
wire \Clock_Selector|clk_divider:counter[3]~1_combout ;
wire \Clock_Selector|clk_divider:counter[3]~q ;
wire \Clock_Selector|clk_divider:counter[3]~2 ;
wire \Clock_Selector|clk_divider:counter[4]~1_combout ;
wire \Clock_Selector|clk_divider:counter[4]~q ;
wire \Clock_Selector|clk_divider:counter[4]~2 ;
wire \Clock_Selector|clk_divider:counter[5]~1_combout ;
wire \Clock_Selector|clk_divider:counter[5]~q ;
wire \Clock_Selector|clk_divider:counter[5]~2 ;
wire \Clock_Selector|clk_divider:counter[6]~1_combout ;
wire \Clock_Selector|clk_divider:counter[6]~q ;
wire \Clock_Selector|clk_divider:counter[6]~2 ;
wire \Clock_Selector|clk_divider:counter[7]~1_combout ;
wire \Clock_Selector|clk_divider:counter[7]~q ;
wire \Clock_Selector|clk_divider:counter[7]~2 ;
wire \Clock_Selector|clk_divider:counter[8]~1_combout ;
wire \Clock_Selector|clk_divider:counter[8]~q ;
wire \Clock_Selector|clk_divider:counter[8]~2 ;
wire \Clock_Selector|clk_divider:counter[9]~1_combout ;
wire \Clock_Selector|clk_divider:counter[9]~q ;
wire \Clock_Selector|clk_divider:counter[9]~2 ;
wire \Clock_Selector|clk_divider:counter[10]~1_combout ;
wire \Clock_Selector|clk_divider:counter[10]~q ;
wire \Clock_Selector|clk_divider:counter[10]~2 ;
wire \Clock_Selector|clk_divider:counter[11]~1_combout ;
wire \Clock_Selector|clk_divider:counter[11]~q ;
wire \Clock_Selector|clk_divider:counter[11]~2 ;
wire \Clock_Selector|clk_divider:counter[12]~1_combout ;
wire \Clock_Selector|clk_divider:counter[12]~q ;
wire \Clock_Selector|clk_divider:counter[12]~2 ;
wire \Clock_Selector|clk_divider:counter[13]~1_combout ;
wire \Clock_Selector|clk_divider:counter[13]~q ;
wire \Clock_Selector|clk_divider:counter[13]~2 ;
wire \Clock_Selector|clk_divider:counter[14]~1_combout ;
wire \Clock_Selector|clk_divider:counter[14]~q ;
wire \Clock_Selector|clk_divider:counter[14]~2 ;
wire \Clock_Selector|clk_divider:counter[15]~1_combout ;
wire \Clock_Selector|clk_divider:counter[15]~q ;
wire \Clock_Selector|clk_divider:counter[15]~2 ;
wire \Clock_Selector|clk_divider:counter[16]~1_combout ;
wire \Clock_Selector|clk_divider:counter[16]~q ;
wire \Clock_Selector|clk_divider:counter[16]~2 ;
wire \Clock_Selector|clk_divider:counter[17]~1_combout ;
wire \Clock_Selector|clk_divider:counter[17]~q ;
wire \Clock_Selector|clk_divider:counter[17]~2 ;
wire \Clock_Selector|clk_divider:counter[18]~1_combout ;
wire \Clock_Selector|clk_divider:counter[18]~q ;
wire \Clock_Selector|clk_divider:counter[18]~2 ;
wire \Clock_Selector|clk_divider:counter[19]~1_combout ;
wire \Clock_Selector|clk_divider:counter[19]~q ;
wire \Clock_Selector|clk_divider:counter[19]~2 ;
wire \Clock_Selector|clk_divider:counter[20]~1_combout ;
wire \Clock_Selector|clk_divider:counter[20]~q ;
wire \Clock_Selector|clk_divider:counter[20]~2 ;
wire \Clock_Selector|clk_divider:counter[21]~1_combout ;
wire \Clock_Selector|clk_divider:counter[21]~q ;
wire \Clock_Selector|clk_divider:counter[21]~2 ;
wire \Clock_Selector|clk_divider:counter[22]~1_combout ;
wire \Clock_Selector|clk_divider:counter[22]~q ;
wire \Clock_Selector|clk_divider:counter[22]~2 ;
wire \Clock_Selector|clk_divider:counter[23]~1_combout ;
wire \Clock_Selector|clk_divider:counter[23]~q ;
wire \Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ;
wire \inst_countery|un_bin_counter[0]~0_combout ;
wire \pb_n[3]~input_o ;
wire \pb_n[3]~inputclkctrl_outclk ;
wire \pb_n[2]~input_o ;
wire \inst_countery|Add0~0_combout ;
wire \inst_countery|Add0~1_combout ;
wire \inst_countery|Add0~2_combout ;
wire \inst_XY|process_0~2_combout ;
wire \inst_XY|process_0~3_combout ;
wire \inst_XY|clk_eny~combout ;
wire \inst_sev_secy|Mux5~0_combout ;
wire \inst_counterx|un_bin_counter[0]~0_combout ;
wire \inst_counterx|Add0~1_combout ;
wire \inst_XY|process_0~0_combout ;
wire \inst_counterx|Add0~2_combout ;
wire \inst_XY|process_0~1_combout ;
wire \inst_XY|clk_enx~combout ;
wire \inst_counterx|Add0~0_combout ;
wire \inst_sev_secx|Mux5~0_combout ;
wire \inst_sev_mux|DOUT_TEMP[1]~0_combout ;
wire \inst_sev_secy|Mux1~0_combout ;
wire \inst_sev_secx|Mux1~0_combout ;
wire \inst_sev_mux|DOUT_TEMP[5]~1_combout ;
wire \inst_sev_secx|Mux0~0_combout ;
wire \inst_sev_secy|Mux0~0_combout ;
wire \inst_sev_mux|DOUT_TEMP[6]~2_combout ;
wire \inst_sev_secx|Mux6~0_combout ;
wire \inst_sev_secy|Mux6~0_combout ;
wire \inst_sev_mux|DOUT[0]~0_combout ;
wire \inst_sev_secy|Mux4~0_combout ;
wire \inst_sev_secx|Mux4~0_combout ;
wire \inst_sev_mux|DOUT[2]~2_combout ;
wire \inst_sev_secy|Mux3~0_combout ;
wire \inst_sev_secx|Mux3~0_combout ;
wire \inst_sev_mux|DOUT[3]~3_combout ;
wire \inst_sev_secy|Mux2~0_combout ;
wire \inst_sev_secx|Mux2~0_combout ;
wire \inst_sev_mux|DOUT[4]~4_combout ;
wire [3:0] \inst_countery|un_bin_counter ;
wire [3:0] \inst_counterx|un_bin_counter ;


// Location: LCCOMB_X11_Y12_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
fiftyfivenm_io_obuf \seg7_data[1]~output (
	.i(\inst_sev_mux|DOUT_TEMP[1]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_data[1]~output .bus_hold = "false";
defparam \seg7_data[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
fiftyfivenm_io_obuf \seg7_data[5]~output (
	.i(\inst_sev_mux|DOUT_TEMP[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_data[5]~output .bus_hold = "false";
defparam \seg7_data[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
fiftyfivenm_io_obuf \seg7_data[6]~output (
	.i(\inst_sev_mux|DOUT_TEMP[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_data[6]~output .bus_hold = "false";
defparam \seg7_data[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N23
fiftyfivenm_io_obuf \leds[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N2
fiftyfivenm_io_obuf \leds[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N16
fiftyfivenm_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N16
fiftyfivenm_io_obuf \leds[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N9
fiftyfivenm_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N9
fiftyfivenm_io_obuf \leds[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N23
fiftyfivenm_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\leds[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N30
fiftyfivenm_io_obuf \xreg[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xreg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \xreg[0]~output .bus_hold = "false";
defparam \xreg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N2
fiftyfivenm_io_obuf \xreg[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xreg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \xreg[1]~output .bus_hold = "false";
defparam \xreg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N9
fiftyfivenm_io_obuf \xreg[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xreg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \xreg[2]~output .bus_hold = "false";
defparam \xreg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N9
fiftyfivenm_io_obuf \xreg[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xreg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \xreg[3]~output .bus_hold = "false";
defparam \xreg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N9
fiftyfivenm_io_obuf \yreg[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\yreg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \yreg[0]~output .bus_hold = "false";
defparam \yreg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
fiftyfivenm_io_obuf \yreg[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\yreg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \yreg[1]~output .bus_hold = "false";
defparam \yreg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N23
fiftyfivenm_io_obuf \yreg[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\yreg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \yreg[2]~output .bus_hold = "false";
defparam \yreg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
fiftyfivenm_io_obuf \yreg[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\yreg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \yreg[3]~output .bus_hold = "false";
defparam \yreg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
fiftyfivenm_io_obuf \xPOS[0]~output (
	.i(\inst_counterx|un_bin_counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xPOS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \xPOS[0]~output .bus_hold = "false";
defparam \xPOS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
fiftyfivenm_io_obuf \xPOS[1]~output (
	.i(\inst_counterx|un_bin_counter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xPOS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \xPOS[1]~output .bus_hold = "false";
defparam \xPOS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
fiftyfivenm_io_obuf \xPOS[2]~output (
	.i(\inst_counterx|un_bin_counter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xPOS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \xPOS[2]~output .bus_hold = "false";
defparam \xPOS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
fiftyfivenm_io_obuf \xPOS[3]~output (
	.i(\inst_counterx|un_bin_counter [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xPOS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \xPOS[3]~output .bus_hold = "false";
defparam \xPOS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N9
fiftyfivenm_io_obuf \yPOS[0]~output (
	.i(\inst_countery|un_bin_counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\yPOS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \yPOS[0]~output .bus_hold = "false";
defparam \yPOS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
fiftyfivenm_io_obuf \yPOS[1]~output (
	.i(\inst_countery|un_bin_counter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\yPOS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \yPOS[1]~output .bus_hold = "false";
defparam \yPOS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
fiftyfivenm_io_obuf \yPOS[2]~output (
	.i(\inst_countery|un_bin_counter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\yPOS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \yPOS[2]~output .bus_hold = "false";
defparam \yPOS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
fiftyfivenm_io_obuf \yPOS[3]~output (
	.i(\inst_countery|un_bin_counter [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\yPOS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \yPOS[3]~output .bus_hold = "false";
defparam \yPOS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N9
fiftyfivenm_io_obuf \seg7_data[0]~output (
	.i(\inst_sev_mux|DOUT[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_data[0]~output .bus_hold = "false";
defparam \seg7_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
fiftyfivenm_io_obuf \seg7_data[2]~output (
	.i(\inst_sev_mux|DOUT[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_data[2]~output .bus_hold = "false";
defparam \seg7_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
fiftyfivenm_io_obuf \seg7_data[3]~output (
	.i(\inst_sev_mux|DOUT[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_data[3]~output .bus_hold = "false";
defparam \seg7_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N16
fiftyfivenm_io_obuf \seg7_data[4]~output (
	.i(\inst_sev_mux|DOUT[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_data[4]~output .bus_hold = "false";
defparam \seg7_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N2
fiftyfivenm_io_obuf \seg7_char1~output (
	.i(!\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_char1~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_char1~output .bus_hold = "false";
defparam \seg7_char1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N30
fiftyfivenm_io_obuf \seg7_char2~output (
	.i(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_char2~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_char2~output .bus_hold = "false";
defparam \seg7_char2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N2
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[0]~0 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[0]~0_combout  = !\inst_sev_mux|clk_proc:COUNT[0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_sev_mux|clk_proc:COUNT[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_sev_mux|clk_proc:COUNT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[0]~0 .lut_mask = 16'h0F0F;
defparam \inst_sev_mux|clk_proc:COUNT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N3
dffeas \inst_sev_mux|clk_proc:COUNT[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[0] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N6
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[1]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[1]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[1]~q  & (\inst_sev_mux|clk_proc:COUNT[0]~q  $ (VCC))) # (!\inst_sev_mux|clk_proc:COUNT[1]~q  & (\inst_sev_mux|clk_proc:COUNT[0]~q  & VCC))
// \inst_sev_mux|clk_proc:COUNT[1]~2  = CARRY((\inst_sev_mux|clk_proc:COUNT[1]~q  & \inst_sev_mux|clk_proc:COUNT[0]~q ))

	.dataa(\inst_sev_mux|clk_proc:COUNT[1]~q ),
	.datab(\inst_sev_mux|clk_proc:COUNT[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_sev_mux|clk_proc:COUNT[1]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[1]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[1]~1 .lut_mask = 16'h6688;
defparam \inst_sev_mux|clk_proc:COUNT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N7
dffeas \inst_sev_mux|clk_proc:COUNT[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[1] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N8
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[2]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[2]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[2]~q  & (!\inst_sev_mux|clk_proc:COUNT[1]~2 )) # (!\inst_sev_mux|clk_proc:COUNT[2]~q  & ((\inst_sev_mux|clk_proc:COUNT[1]~2 ) # (GND)))
// \inst_sev_mux|clk_proc:COUNT[2]~2  = CARRY((!\inst_sev_mux|clk_proc:COUNT[1]~2 ) # (!\inst_sev_mux|clk_proc:COUNT[2]~q ))

	.dataa(\inst_sev_mux|clk_proc:COUNT[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_sev_mux|clk_proc:COUNT[1]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[2]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[2]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[2]~1 .lut_mask = 16'h5A5F;
defparam \inst_sev_mux|clk_proc:COUNT[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N9
dffeas \inst_sev_mux|clk_proc:COUNT[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[2] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N10
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[3]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[3]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[3]~q  & (\inst_sev_mux|clk_proc:COUNT[2]~2  $ (GND))) # (!\inst_sev_mux|clk_proc:COUNT[3]~q  & (!\inst_sev_mux|clk_proc:COUNT[2]~2  & VCC))
// \inst_sev_mux|clk_proc:COUNT[3]~2  = CARRY((\inst_sev_mux|clk_proc:COUNT[3]~q  & !\inst_sev_mux|clk_proc:COUNT[2]~2 ))

	.dataa(\inst_sev_mux|clk_proc:COUNT[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_sev_mux|clk_proc:COUNT[2]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[3]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[3]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[3]~1 .lut_mask = 16'hA50A;
defparam \inst_sev_mux|clk_proc:COUNT[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N11
dffeas \inst_sev_mux|clk_proc:COUNT[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[3] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N12
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[4]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[4]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[4]~q  & (!\inst_sev_mux|clk_proc:COUNT[3]~2 )) # (!\inst_sev_mux|clk_proc:COUNT[4]~q  & ((\inst_sev_mux|clk_proc:COUNT[3]~2 ) # (GND)))
// \inst_sev_mux|clk_proc:COUNT[4]~2  = CARRY((!\inst_sev_mux|clk_proc:COUNT[3]~2 ) # (!\inst_sev_mux|clk_proc:COUNT[4]~q ))

	.dataa(\inst_sev_mux|clk_proc:COUNT[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_sev_mux|clk_proc:COUNT[3]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[4]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[4]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[4]~1 .lut_mask = 16'h5A5F;
defparam \inst_sev_mux|clk_proc:COUNT[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N13
dffeas \inst_sev_mux|clk_proc:COUNT[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[4] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N14
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[5]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[5]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[5]~q  & (\inst_sev_mux|clk_proc:COUNT[4]~2  $ (GND))) # (!\inst_sev_mux|clk_proc:COUNT[5]~q  & (!\inst_sev_mux|clk_proc:COUNT[4]~2  & VCC))
// \inst_sev_mux|clk_proc:COUNT[5]~2  = CARRY((\inst_sev_mux|clk_proc:COUNT[5]~q  & !\inst_sev_mux|clk_proc:COUNT[4]~2 ))

	.dataa(gnd),
	.datab(\inst_sev_mux|clk_proc:COUNT[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_sev_mux|clk_proc:COUNT[4]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[5]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[5]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[5]~1 .lut_mask = 16'hC30C;
defparam \inst_sev_mux|clk_proc:COUNT[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N15
dffeas \inst_sev_mux|clk_proc:COUNT[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[5] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N16
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[6]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[6]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[6]~q  & (!\inst_sev_mux|clk_proc:COUNT[5]~2 )) # (!\inst_sev_mux|clk_proc:COUNT[6]~q  & ((\inst_sev_mux|clk_proc:COUNT[5]~2 ) # (GND)))
// \inst_sev_mux|clk_proc:COUNT[6]~2  = CARRY((!\inst_sev_mux|clk_proc:COUNT[5]~2 ) # (!\inst_sev_mux|clk_proc:COUNT[6]~q ))

	.dataa(gnd),
	.datab(\inst_sev_mux|clk_proc:COUNT[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_sev_mux|clk_proc:COUNT[5]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[6]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[6]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[6]~1 .lut_mask = 16'h3C3F;
defparam \inst_sev_mux|clk_proc:COUNT[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N17
dffeas \inst_sev_mux|clk_proc:COUNT[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[6] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N18
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[7]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[7]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[7]~q  & (\inst_sev_mux|clk_proc:COUNT[6]~2  $ (GND))) # (!\inst_sev_mux|clk_proc:COUNT[7]~q  & (!\inst_sev_mux|clk_proc:COUNT[6]~2  & VCC))
// \inst_sev_mux|clk_proc:COUNT[7]~2  = CARRY((\inst_sev_mux|clk_proc:COUNT[7]~q  & !\inst_sev_mux|clk_proc:COUNT[6]~2 ))

	.dataa(\inst_sev_mux|clk_proc:COUNT[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_sev_mux|clk_proc:COUNT[6]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[7]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[7]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[7]~1 .lut_mask = 16'hA50A;
defparam \inst_sev_mux|clk_proc:COUNT[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N19
dffeas \inst_sev_mux|clk_proc:COUNT[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[7] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N20
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[8]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[8]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[8]~q  & (!\inst_sev_mux|clk_proc:COUNT[7]~2 )) # (!\inst_sev_mux|clk_proc:COUNT[8]~q  & ((\inst_sev_mux|clk_proc:COUNT[7]~2 ) # (GND)))
// \inst_sev_mux|clk_proc:COUNT[8]~2  = CARRY((!\inst_sev_mux|clk_proc:COUNT[7]~2 ) # (!\inst_sev_mux|clk_proc:COUNT[8]~q ))

	.dataa(gnd),
	.datab(\inst_sev_mux|clk_proc:COUNT[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_sev_mux|clk_proc:COUNT[7]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[8]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[8]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[8]~1 .lut_mask = 16'h3C3F;
defparam \inst_sev_mux|clk_proc:COUNT[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N21
dffeas \inst_sev_mux|clk_proc:COUNT[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[8] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N22
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[9]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[9]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[9]~q  & (\inst_sev_mux|clk_proc:COUNT[8]~2  $ (GND))) # (!\inst_sev_mux|clk_proc:COUNT[9]~q  & (!\inst_sev_mux|clk_proc:COUNT[8]~2  & VCC))
// \inst_sev_mux|clk_proc:COUNT[9]~2  = CARRY((\inst_sev_mux|clk_proc:COUNT[9]~q  & !\inst_sev_mux|clk_proc:COUNT[8]~2 ))

	.dataa(gnd),
	.datab(\inst_sev_mux|clk_proc:COUNT[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_sev_mux|clk_proc:COUNT[8]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[9]~1_combout ),
	.cout(\inst_sev_mux|clk_proc:COUNT[9]~2 ));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[9]~1 .lut_mask = 16'hC30C;
defparam \inst_sev_mux|clk_proc:COUNT[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N23
dffeas \inst_sev_mux|clk_proc:COUNT[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[9] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N24
fiftyfivenm_lcell_comb \inst_sev_mux|clk_proc:COUNT[10]~1 (
// Equation(s):
// \inst_sev_mux|clk_proc:COUNT[10]~1_combout  = \inst_sev_mux|clk_proc:COUNT[9]~2  $ (\inst_sev_mux|clk_proc:COUNT[10]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.cin(\inst_sev_mux|clk_proc:COUNT[9]~2 ),
	.combout(\inst_sev_mux|clk_proc:COUNT[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[10]~1 .lut_mask = 16'h0FF0;
defparam \inst_sev_mux|clk_proc:COUNT[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y9_N25
dffeas \inst_sev_mux|clk_proc:COUNT[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\inst_sev_mux|clk_proc:COUNT[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_sev_mux|clk_proc:COUNT[10] .is_wysiwyg = "true";
defparam \inst_sev_mux|clk_proc:COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N10
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[1]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[1]~1_combout  = (\Clock_Selector|clk_divider:counter[1]~q  & (\inst_sev_mux|clk_proc:COUNT[0]~q  $ (VCC))) # (!\Clock_Selector|clk_divider:counter[1]~q  & (\inst_sev_mux|clk_proc:COUNT[0]~q  & VCC))
// \Clock_Selector|clk_divider:counter[1]~2  = CARRY((\Clock_Selector|clk_divider:counter[1]~q  & \inst_sev_mux|clk_proc:COUNT[0]~q ))

	.dataa(\Clock_Selector|clk_divider:counter[1]~q ),
	.datab(\inst_sev_mux|clk_proc:COUNT[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Clock_Selector|clk_divider:counter[1]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[1]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[1]~1 .lut_mask = 16'h6688;
defparam \Clock_Selector|clk_divider:counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N11
dffeas \Clock_Selector|clk_divider:counter[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[1] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N12
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[2]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[2]~1_combout  = (\Clock_Selector|clk_divider:counter[2]~q  & (!\Clock_Selector|clk_divider:counter[1]~2 )) # (!\Clock_Selector|clk_divider:counter[2]~q  & ((\Clock_Selector|clk_divider:counter[1]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[2]~2  = CARRY((!\Clock_Selector|clk_divider:counter[1]~2 ) # (!\Clock_Selector|clk_divider:counter[2]~q ))

	.dataa(\Clock_Selector|clk_divider:counter[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[1]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[2]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[2]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[2]~1 .lut_mask = 16'h5A5F;
defparam \Clock_Selector|clk_divider:counter[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N13
dffeas \Clock_Selector|clk_divider:counter[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[2] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N14
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[3]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[3]~1_combout  = (\Clock_Selector|clk_divider:counter[3]~q  & (\Clock_Selector|clk_divider:counter[2]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[3]~q  & (!\Clock_Selector|clk_divider:counter[2]~2  & VCC))
// \Clock_Selector|clk_divider:counter[3]~2  = CARRY((\Clock_Selector|clk_divider:counter[3]~q  & !\Clock_Selector|clk_divider:counter[2]~2 ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[2]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[3]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[3]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[3]~1 .lut_mask = 16'hC30C;
defparam \Clock_Selector|clk_divider:counter[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N15
dffeas \Clock_Selector|clk_divider:counter[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[3] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N16
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[4]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[4]~1_combout  = (\Clock_Selector|clk_divider:counter[4]~q  & (!\Clock_Selector|clk_divider:counter[3]~2 )) # (!\Clock_Selector|clk_divider:counter[4]~q  & ((\Clock_Selector|clk_divider:counter[3]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[4]~2  = CARRY((!\Clock_Selector|clk_divider:counter[3]~2 ) # (!\Clock_Selector|clk_divider:counter[4]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[3]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[4]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[4]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[4]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N17
dffeas \Clock_Selector|clk_divider:counter[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[4] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N18
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[5]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[5]~1_combout  = (\Clock_Selector|clk_divider:counter[5]~q  & (\Clock_Selector|clk_divider:counter[4]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[5]~q  & (!\Clock_Selector|clk_divider:counter[4]~2  & VCC))
// \Clock_Selector|clk_divider:counter[5]~2  = CARRY((\Clock_Selector|clk_divider:counter[5]~q  & !\Clock_Selector|clk_divider:counter[4]~2 ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[4]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[5]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[5]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[5]~1 .lut_mask = 16'hC30C;
defparam \Clock_Selector|clk_divider:counter[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N19
dffeas \Clock_Selector|clk_divider:counter[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[5] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N20
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[6]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[6]~1_combout  = (\Clock_Selector|clk_divider:counter[6]~q  & (!\Clock_Selector|clk_divider:counter[5]~2 )) # (!\Clock_Selector|clk_divider:counter[6]~q  & ((\Clock_Selector|clk_divider:counter[5]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[6]~2  = CARRY((!\Clock_Selector|clk_divider:counter[5]~2 ) # (!\Clock_Selector|clk_divider:counter[6]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[5]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[6]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[6]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[6]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N21
dffeas \Clock_Selector|clk_divider:counter[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[6] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N22
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[7]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[7]~1_combout  = (\Clock_Selector|clk_divider:counter[7]~q  & (\Clock_Selector|clk_divider:counter[6]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[7]~q  & (!\Clock_Selector|clk_divider:counter[6]~2  & VCC))
// \Clock_Selector|clk_divider:counter[7]~2  = CARRY((\Clock_Selector|clk_divider:counter[7]~q  & !\Clock_Selector|clk_divider:counter[6]~2 ))

	.dataa(\Clock_Selector|clk_divider:counter[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[6]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[7]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[7]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[7]~1 .lut_mask = 16'hA50A;
defparam \Clock_Selector|clk_divider:counter[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N23
dffeas \Clock_Selector|clk_divider:counter[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[7] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N24
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[8]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[8]~1_combout  = (\Clock_Selector|clk_divider:counter[8]~q  & (!\Clock_Selector|clk_divider:counter[7]~2 )) # (!\Clock_Selector|clk_divider:counter[8]~q  & ((\Clock_Selector|clk_divider:counter[7]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[8]~2  = CARRY((!\Clock_Selector|clk_divider:counter[7]~2 ) # (!\Clock_Selector|clk_divider:counter[8]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[7]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[8]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[8]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[8]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N25
dffeas \Clock_Selector|clk_divider:counter[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[8] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N26
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[9]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[9]~1_combout  = (\Clock_Selector|clk_divider:counter[9]~q  & (\Clock_Selector|clk_divider:counter[8]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[9]~q  & (!\Clock_Selector|clk_divider:counter[8]~2  & VCC))
// \Clock_Selector|clk_divider:counter[9]~2  = CARRY((\Clock_Selector|clk_divider:counter[9]~q  & !\Clock_Selector|clk_divider:counter[8]~2 ))

	.dataa(\Clock_Selector|clk_divider:counter[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[8]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[9]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[9]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[9]~1 .lut_mask = 16'hA50A;
defparam \Clock_Selector|clk_divider:counter[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N27
dffeas \Clock_Selector|clk_divider:counter[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[9] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[10]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[10]~1_combout  = (\Clock_Selector|clk_divider:counter[10]~q  & (!\Clock_Selector|clk_divider:counter[9]~2 )) # (!\Clock_Selector|clk_divider:counter[10]~q  & ((\Clock_Selector|clk_divider:counter[9]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[10]~2  = CARRY((!\Clock_Selector|clk_divider:counter[9]~2 ) # (!\Clock_Selector|clk_divider:counter[10]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[9]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[10]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[10]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[10]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N29
dffeas \Clock_Selector|clk_divider:counter[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[10] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N30
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[11]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[11]~1_combout  = (\Clock_Selector|clk_divider:counter[11]~q  & (\Clock_Selector|clk_divider:counter[10]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[11]~q  & (!\Clock_Selector|clk_divider:counter[10]~2  & VCC))
// \Clock_Selector|clk_divider:counter[11]~2  = CARRY((\Clock_Selector|clk_divider:counter[11]~q  & !\Clock_Selector|clk_divider:counter[10]~2 ))

	.dataa(\Clock_Selector|clk_divider:counter[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[10]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[11]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[11]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[11]~1 .lut_mask = 16'hA50A;
defparam \Clock_Selector|clk_divider:counter[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y9_N31
dffeas \Clock_Selector|clk_divider:counter[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[11] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[12]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[12]~1_combout  = (\Clock_Selector|clk_divider:counter[12]~q  & (!\Clock_Selector|clk_divider:counter[11]~2 )) # (!\Clock_Selector|clk_divider:counter[12]~q  & ((\Clock_Selector|clk_divider:counter[11]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[12]~2  = CARRY((!\Clock_Selector|clk_divider:counter[11]~2 ) # (!\Clock_Selector|clk_divider:counter[12]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[11]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[12]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[12]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[12]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N1
dffeas \Clock_Selector|clk_divider:counter[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[12]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[12] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N2
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[13]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[13]~1_combout  = (\Clock_Selector|clk_divider:counter[13]~q  & (\Clock_Selector|clk_divider:counter[12]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[13]~q  & (!\Clock_Selector|clk_divider:counter[12]~2  & VCC))
// \Clock_Selector|clk_divider:counter[13]~2  = CARRY((\Clock_Selector|clk_divider:counter[13]~q  & !\Clock_Selector|clk_divider:counter[12]~2 ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[12]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[13]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[13]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[13]~1 .lut_mask = 16'hC30C;
defparam \Clock_Selector|clk_divider:counter[13]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N3
dffeas \Clock_Selector|clk_divider:counter[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[13] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[14]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[14]~1_combout  = (\Clock_Selector|clk_divider:counter[14]~q  & (!\Clock_Selector|clk_divider:counter[13]~2 )) # (!\Clock_Selector|clk_divider:counter[14]~q  & ((\Clock_Selector|clk_divider:counter[13]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[14]~2  = CARRY((!\Clock_Selector|clk_divider:counter[13]~2 ) # (!\Clock_Selector|clk_divider:counter[14]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[13]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[14]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[14]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[14]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[14]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N5
dffeas \Clock_Selector|clk_divider:counter[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[14] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N6
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[15]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[15]~1_combout  = (\Clock_Selector|clk_divider:counter[15]~q  & (\Clock_Selector|clk_divider:counter[14]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[15]~q  & (!\Clock_Selector|clk_divider:counter[14]~2  & VCC))
// \Clock_Selector|clk_divider:counter[15]~2  = CARRY((\Clock_Selector|clk_divider:counter[15]~q  & !\Clock_Selector|clk_divider:counter[14]~2 ))

	.dataa(\Clock_Selector|clk_divider:counter[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[14]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[15]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[15]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[15]~1 .lut_mask = 16'hA50A;
defparam \Clock_Selector|clk_divider:counter[15]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N7
dffeas \Clock_Selector|clk_divider:counter[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[15] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N8
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[16]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[16]~1_combout  = (\Clock_Selector|clk_divider:counter[16]~q  & (!\Clock_Selector|clk_divider:counter[15]~2 )) # (!\Clock_Selector|clk_divider:counter[16]~q  & ((\Clock_Selector|clk_divider:counter[15]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[16]~2  = CARRY((!\Clock_Selector|clk_divider:counter[15]~2 ) # (!\Clock_Selector|clk_divider:counter[16]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[15]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[16]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[16]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[16]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[16]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N9
dffeas \Clock_Selector|clk_divider:counter[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[16]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[16] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N10
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[17]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[17]~1_combout  = (\Clock_Selector|clk_divider:counter[17]~q  & (\Clock_Selector|clk_divider:counter[16]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[17]~q  & (!\Clock_Selector|clk_divider:counter[16]~2  & VCC))
// \Clock_Selector|clk_divider:counter[17]~2  = CARRY((\Clock_Selector|clk_divider:counter[17]~q  & !\Clock_Selector|clk_divider:counter[16]~2 ))

	.dataa(\Clock_Selector|clk_divider:counter[17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[16]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[17]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[17]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[17]~1 .lut_mask = 16'hA50A;
defparam \Clock_Selector|clk_divider:counter[17]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N11
dffeas \Clock_Selector|clk_divider:counter[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[17]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[17] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[18]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[18]~1_combout  = (\Clock_Selector|clk_divider:counter[18]~q  & (!\Clock_Selector|clk_divider:counter[17]~2 )) # (!\Clock_Selector|clk_divider:counter[18]~q  & ((\Clock_Selector|clk_divider:counter[17]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[18]~2  = CARRY((!\Clock_Selector|clk_divider:counter[17]~2 ) # (!\Clock_Selector|clk_divider:counter[18]~q ))

	.dataa(\Clock_Selector|clk_divider:counter[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[17]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[18]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[18]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[18]~1 .lut_mask = 16'h5A5F;
defparam \Clock_Selector|clk_divider:counter[18]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N13
dffeas \Clock_Selector|clk_divider:counter[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[18]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[18] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N14
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[19]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[19]~1_combout  = (\Clock_Selector|clk_divider:counter[19]~q  & (\Clock_Selector|clk_divider:counter[18]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[19]~q  & (!\Clock_Selector|clk_divider:counter[18]~2  & VCC))
// \Clock_Selector|clk_divider:counter[19]~2  = CARRY((\Clock_Selector|clk_divider:counter[19]~q  & !\Clock_Selector|clk_divider:counter[18]~2 ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[18]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[19]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[19]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[19]~1 .lut_mask = 16'hC30C;
defparam \Clock_Selector|clk_divider:counter[19]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N15
dffeas \Clock_Selector|clk_divider:counter[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[19]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[19] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[20]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[20]~1_combout  = (\Clock_Selector|clk_divider:counter[20]~q  & (!\Clock_Selector|clk_divider:counter[19]~2 )) # (!\Clock_Selector|clk_divider:counter[20]~q  & ((\Clock_Selector|clk_divider:counter[19]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[20]~2  = CARRY((!\Clock_Selector|clk_divider:counter[19]~2 ) # (!\Clock_Selector|clk_divider:counter[20]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[19]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[20]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[20]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[20]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[20]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N17
dffeas \Clock_Selector|clk_divider:counter[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[20]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[20] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[21]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[21]~1_combout  = (\Clock_Selector|clk_divider:counter[21]~q  & (\Clock_Selector|clk_divider:counter[20]~2  $ (GND))) # (!\Clock_Selector|clk_divider:counter[21]~q  & (!\Clock_Selector|clk_divider:counter[20]~2  & VCC))
// \Clock_Selector|clk_divider:counter[21]~2  = CARRY((\Clock_Selector|clk_divider:counter[21]~q  & !\Clock_Selector|clk_divider:counter[20]~2 ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[20]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[21]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[21]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[21]~1 .lut_mask = 16'hC30C;
defparam \Clock_Selector|clk_divider:counter[21]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N19
dffeas \Clock_Selector|clk_divider:counter[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[21]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[21] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N20
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[22]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[22]~1_combout  = (\Clock_Selector|clk_divider:counter[22]~q  & (!\Clock_Selector|clk_divider:counter[21]~2 )) # (!\Clock_Selector|clk_divider:counter[22]~q  & ((\Clock_Selector|clk_divider:counter[21]~2 ) # (GND)))
// \Clock_Selector|clk_divider:counter[22]~2  = CARRY((!\Clock_Selector|clk_divider:counter[21]~2 ) # (!\Clock_Selector|clk_divider:counter[22]~q ))

	.dataa(gnd),
	.datab(\Clock_Selector|clk_divider:counter[22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Clock_Selector|clk_divider:counter[21]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[22]~1_combout ),
	.cout(\Clock_Selector|clk_divider:counter[22]~2 ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[22]~1 .lut_mask = 16'h3C3F;
defparam \Clock_Selector|clk_divider:counter[22]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N21
dffeas \Clock_Selector|clk_divider:counter[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[22] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N22
fiftyfivenm_lcell_comb \Clock_Selector|clk_divider:counter[23]~1 (
// Equation(s):
// \Clock_Selector|clk_divider:counter[23]~1_combout  = \Clock_Selector|clk_divider:counter[22]~2  $ (!\Clock_Selector|clk_divider:counter[23]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Clock_Selector|clk_divider:counter[23]~q ),
	.cin(\Clock_Selector|clk_divider:counter[22]~2 ),
	.combout(\Clock_Selector|clk_divider:counter[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[23]~1 .lut_mask = 16'hF00F;
defparam \Clock_Selector|clk_divider:counter[23]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y8_N23
dffeas \Clock_Selector|clk_divider:counter[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Clock_Selector|clk_divider:counter[23]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Clock_Selector|clk_divider:counter[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[23] .is_wysiwyg = "true";
defparam \Clock_Selector|clk_divider:counter[23] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \Clock_Selector|clk_divider:counter[23]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock_Selector|clk_divider:counter[23]~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock_Selector|clk_divider:counter[23]~clkctrl .clock_type = "global clock";
defparam \Clock_Selector|clk_divider:counter[23]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N28
fiftyfivenm_lcell_comb \inst_countery|un_bin_counter[0]~0 (
// Equation(s):
// \inst_countery|un_bin_counter[0]~0_combout  = !\inst_countery|un_bin_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_countery|un_bin_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_countery|un_bin_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_countery|un_bin_counter[0]~0 .lut_mask = 16'h0F0F;
defparam \inst_countery|un_bin_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
fiftyfivenm_io_ibuf \pb_n[3]~input (
	.i(pb_n[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pb_n[3]~input_o ));
// synopsys translate_off
defparam \pb_n[3]~input .bus_hold = "false";
defparam \pb_n[3]~input .listen_to_nsleep_signal = "false";
defparam \pb_n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \pb_n[3]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pb_n[3]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pb_n[3]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \pb_n[3]~inputclkctrl .clock_type = "global clock";
defparam \pb_n[3]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X6_Y10_N8
fiftyfivenm_io_ibuf \pb_n[2]~input (
	.i(pb_n[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pb_n[2]~input_o ));
// synopsys translate_off
defparam \pb_n[2]~input .bus_hold = "false";
defparam \pb_n[2]~input .listen_to_nsleep_signal = "false";
defparam \pb_n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N2
fiftyfivenm_lcell_comb \inst_countery|Add0~0 (
// Equation(s):
// \inst_countery|Add0~0_combout  = \inst_countery|un_bin_counter [1] $ (!\inst_countery|un_bin_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_countery|un_bin_counter [1]),
	.datad(\inst_countery|un_bin_counter [0]),
	.cin(gnd),
	.combout(\inst_countery|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_countery|Add0~0 .lut_mask = 16'hF00F;
defparam \inst_countery|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N3
dffeas \inst_countery|un_bin_counter[1] (
	.clk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ),
	.d(\inst_countery|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\pb_n[3]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_XY|clk_eny~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_countery|un_bin_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_countery|un_bin_counter[1] .is_wysiwyg = "true";
defparam \inst_countery|un_bin_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N0
fiftyfivenm_lcell_comb \inst_countery|Add0~1 (
// Equation(s):
// \inst_countery|Add0~1_combout  = \inst_countery|un_bin_counter [2] $ (((!\inst_countery|un_bin_counter [1] & !\inst_countery|un_bin_counter [0])))

	.dataa(gnd),
	.datab(\inst_countery|un_bin_counter [1]),
	.datac(\inst_countery|un_bin_counter [2]),
	.datad(\inst_countery|un_bin_counter [0]),
	.cin(gnd),
	.combout(\inst_countery|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_countery|Add0~1 .lut_mask = 16'hF0C3;
defparam \inst_countery|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N1
dffeas \inst_countery|un_bin_counter[2] (
	.clk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ),
	.d(\inst_countery|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\pb_n[3]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_XY|clk_eny~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_countery|un_bin_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_countery|un_bin_counter[2] .is_wysiwyg = "true";
defparam \inst_countery|un_bin_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N30
fiftyfivenm_lcell_comb \inst_countery|Add0~2 (
// Equation(s):
// \inst_countery|Add0~2_combout  = \inst_countery|un_bin_counter [3] $ (((!\inst_countery|un_bin_counter [0] & (!\inst_countery|un_bin_counter [1] & !\inst_countery|un_bin_counter [2]))))

	.dataa(\inst_countery|un_bin_counter [0]),
	.datab(\inst_countery|un_bin_counter [1]),
	.datac(\inst_countery|un_bin_counter [3]),
	.datad(\inst_countery|un_bin_counter [2]),
	.cin(gnd),
	.combout(\inst_countery|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_countery|Add0~2 .lut_mask = 16'hF0E1;
defparam \inst_countery|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N31
dffeas \inst_countery|un_bin_counter[3] (
	.clk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ),
	.d(\inst_countery|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\pb_n[3]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_XY|clk_eny~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_countery|un_bin_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_countery|un_bin_counter[3] .is_wysiwyg = "true";
defparam \inst_countery|un_bin_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N10
fiftyfivenm_lcell_comb \inst_XY|process_0~2 (
// Equation(s):
// \inst_XY|process_0~2_combout  = (!\inst_countery|un_bin_counter [1] & (!\inst_countery|un_bin_counter [2] & (!\inst_countery|un_bin_counter [0] & \pb_n[2]~input_o )))

	.dataa(\inst_countery|un_bin_counter [1]),
	.datab(\inst_countery|un_bin_counter [2]),
	.datac(\inst_countery|un_bin_counter [0]),
	.datad(\pb_n[2]~input_o ),
	.cin(gnd),
	.combout(\inst_XY|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_XY|process_0~2 .lut_mask = 16'h0100;
defparam \inst_XY|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N4
fiftyfivenm_lcell_comb \inst_XY|process_0~3 (
// Equation(s):
// \inst_XY|process_0~3_combout  = (!\inst_countery|un_bin_counter [3] & \inst_XY|process_0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_countery|un_bin_counter [3]),
	.datad(\inst_XY|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst_XY|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_XY|process_0~3 .lut_mask = 16'h0F00;
defparam \inst_XY|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N26
fiftyfivenm_lcell_comb \inst_XY|clk_eny (
// Equation(s):
// \inst_XY|clk_eny~combout  = (!\inst_XY|process_0~3_combout  & ((\pb_n[2]~input_o ) # (\inst_XY|clk_eny~combout )))

	.dataa(\pb_n[2]~input_o ),
	.datab(\inst_XY|clk_eny~combout ),
	.datac(gnd),
	.datad(\inst_XY|process_0~3_combout ),
	.cin(gnd),
	.combout(\inst_XY|clk_eny~combout ),
	.cout());
// synopsys translate_off
defparam \inst_XY|clk_eny .lut_mask = 16'h00EE;
defparam \inst_XY|clk_eny .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N29
dffeas \inst_countery|un_bin_counter[0] (
	.clk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ),
	.d(\inst_countery|un_bin_counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(\pb_n[3]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_XY|clk_eny~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_countery|un_bin_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_countery|un_bin_counter[0] .is_wysiwyg = "true";
defparam \inst_countery|un_bin_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N24
fiftyfivenm_lcell_comb \inst_sev_secy|Mux5~0 (
// Equation(s):
// \inst_sev_secy|Mux5~0_combout  = (\inst_countery|un_bin_counter [0] & ((\inst_countery|un_bin_counter [1] & ((!\inst_countery|un_bin_counter [3]))) # (!\inst_countery|un_bin_counter [1] & (!\inst_countery|un_bin_counter [2])))) # 
// (!\inst_countery|un_bin_counter [0] & ((\inst_countery|un_bin_counter [2] & ((!\inst_countery|un_bin_counter [1]))) # (!\inst_countery|un_bin_counter [2] & ((\inst_countery|un_bin_counter [3]) # (\inst_countery|un_bin_counter [1])))))

	.dataa(\inst_countery|un_bin_counter [0]),
	.datab(\inst_countery|un_bin_counter [2]),
	.datac(\inst_countery|un_bin_counter [3]),
	.datad(\inst_countery|un_bin_counter [1]),
	.cin(gnd),
	.combout(\inst_sev_secy|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secy|Mux5~0 .lut_mask = 16'h1B76;
defparam \inst_sev_secy|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N12
fiftyfivenm_lcell_comb \inst_counterx|un_bin_counter[0]~0 (
// Equation(s):
// \inst_counterx|un_bin_counter[0]~0_combout  = !\inst_counterx|un_bin_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_counterx|un_bin_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_counterx|un_bin_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_counterx|un_bin_counter[0]~0 .lut_mask = 16'h0F0F;
defparam \inst_counterx|un_bin_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N24
fiftyfivenm_lcell_comb \inst_counterx|Add0~1 (
// Equation(s):
// \inst_counterx|Add0~1_combout  = \inst_counterx|un_bin_counter [2] $ (((!\inst_counterx|un_bin_counter [1] & !\inst_counterx|un_bin_counter [0])))

	.dataa(gnd),
	.datab(\inst_counterx|un_bin_counter [1]),
	.datac(\inst_counterx|un_bin_counter [2]),
	.datad(\inst_counterx|un_bin_counter [0]),
	.cin(gnd),
	.combout(\inst_counterx|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_counterx|Add0~1 .lut_mask = 16'hF0C3;
defparam \inst_counterx|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y9_N25
dffeas \inst_counterx|un_bin_counter[2] (
	.clk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ),
	.d(\inst_counterx|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\pb_n[3]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_XY|clk_enx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_counterx|un_bin_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_counterx|un_bin_counter[2] .is_wysiwyg = "true";
defparam \inst_counterx|un_bin_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N14
fiftyfivenm_lcell_comb \inst_XY|process_0~0 (
// Equation(s):
// \inst_XY|process_0~0_combout  = (!\inst_counterx|un_bin_counter [0] & (!\inst_counterx|un_bin_counter [1] & (!\inst_counterx|un_bin_counter [2] & \pb_n[2]~input_o )))

	.dataa(\inst_counterx|un_bin_counter [0]),
	.datab(\inst_counterx|un_bin_counter [1]),
	.datac(\inst_counterx|un_bin_counter [2]),
	.datad(\pb_n[2]~input_o ),
	.cin(gnd),
	.combout(\inst_XY|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_XY|process_0~0 .lut_mask = 16'h0100;
defparam \inst_XY|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N30
fiftyfivenm_lcell_comb \inst_counterx|Add0~2 (
// Equation(s):
// \inst_counterx|Add0~2_combout  = \inst_counterx|un_bin_counter [3] $ (((!\inst_counterx|un_bin_counter [0] & (!\inst_counterx|un_bin_counter [1] & !\inst_counterx|un_bin_counter [2]))))

	.dataa(\inst_counterx|un_bin_counter [0]),
	.datab(\inst_counterx|un_bin_counter [1]),
	.datac(\inst_counterx|un_bin_counter [3]),
	.datad(\inst_counterx|un_bin_counter [2]),
	.cin(gnd),
	.combout(\inst_counterx|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_counterx|Add0~2 .lut_mask = 16'hF0E1;
defparam \inst_counterx|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y9_N31
dffeas \inst_counterx|un_bin_counter[3] (
	.clk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ),
	.d(\inst_counterx|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\pb_n[3]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_XY|clk_enx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_counterx|un_bin_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_counterx|un_bin_counter[3] .is_wysiwyg = "true";
defparam \inst_counterx|un_bin_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N16
fiftyfivenm_lcell_comb \inst_XY|process_0~1 (
// Equation(s):
// \inst_XY|process_0~1_combout  = (\inst_XY|process_0~0_combout  & !\inst_counterx|un_bin_counter [3])

	.dataa(gnd),
	.datab(\inst_XY|process_0~0_combout ),
	.datac(\inst_counterx|un_bin_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_XY|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_XY|process_0~1 .lut_mask = 16'h0C0C;
defparam \inst_XY|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N0
fiftyfivenm_lcell_comb \inst_XY|clk_enx (
// Equation(s):
// \inst_XY|clk_enx~combout  = (!\inst_XY|process_0~1_combout  & ((\pb_n[2]~input_o ) # (\inst_XY|clk_enx~combout )))

	.dataa(\pb_n[2]~input_o ),
	.datab(\inst_XY|process_0~1_combout ),
	.datac(gnd),
	.datad(\inst_XY|clk_enx~combout ),
	.cin(gnd),
	.combout(\inst_XY|clk_enx~combout ),
	.cout());
// synopsys translate_off
defparam \inst_XY|clk_enx .lut_mask = 16'h3322;
defparam \inst_XY|clk_enx .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y9_N13
dffeas \inst_counterx|un_bin_counter[0] (
	.clk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ),
	.d(\inst_counterx|un_bin_counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(\pb_n[3]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_XY|clk_enx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_counterx|un_bin_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_counterx|un_bin_counter[0] .is_wysiwyg = "true";
defparam \inst_counterx|un_bin_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N18
fiftyfivenm_lcell_comb \inst_counterx|Add0~0 (
// Equation(s):
// \inst_counterx|Add0~0_combout  = \inst_counterx|un_bin_counter [1] $ (!\inst_counterx|un_bin_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_counterx|un_bin_counter [1]),
	.datad(\inst_counterx|un_bin_counter [0]),
	.cin(gnd),
	.combout(\inst_counterx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_counterx|Add0~0 .lut_mask = 16'hF00F;
defparam \inst_counterx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y9_N19
dffeas \inst_counterx|un_bin_counter[1] (
	.clk(\Clock_Selector|clk_divider:counter[23]~clkctrl_outclk ),
	.d(\inst_counterx|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\pb_n[3]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_XY|clk_enx~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_counterx|un_bin_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_counterx|un_bin_counter[1] .is_wysiwyg = "true";
defparam \inst_counterx|un_bin_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N14
fiftyfivenm_lcell_comb \inst_sev_secx|Mux5~0 (
// Equation(s):
// \inst_sev_secx|Mux5~0_combout  = (\inst_counterx|un_bin_counter [1] & ((\inst_counterx|un_bin_counter [0] & ((!\inst_counterx|un_bin_counter [3]))) # (!\inst_counterx|un_bin_counter [0] & (!\inst_counterx|un_bin_counter [2])))) # 
// (!\inst_counterx|un_bin_counter [1] & ((\inst_counterx|un_bin_counter [2] & (!\inst_counterx|un_bin_counter [0])) # (!\inst_counterx|un_bin_counter [2] & ((\inst_counterx|un_bin_counter [0]) # (\inst_counterx|un_bin_counter [3])))))

	.dataa(\inst_counterx|un_bin_counter [1]),
	.datab(\inst_counterx|un_bin_counter [2]),
	.datac(\inst_counterx|un_bin_counter [0]),
	.datad(\inst_counterx|un_bin_counter [3]),
	.cin(gnd),
	.combout(\inst_sev_secx|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secx|Mux5~0 .lut_mask = 16'h17B6;
defparam \inst_sev_secx|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N10
fiftyfivenm_lcell_comb \inst_sev_mux|DOUT_TEMP[1]~0 (
// Equation(s):
// \inst_sev_mux|DOUT_TEMP[1]~0_combout  = (\inst_sev_mux|clk_proc:COUNT[10]~q  & ((\inst_sev_secx|Mux5~0_combout ))) # (!\inst_sev_mux|clk_proc:COUNT[10]~q  & (\inst_sev_secy|Mux5~0_combout ))

	.dataa(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.datab(\inst_sev_secy|Mux5~0_combout ),
	.datac(\inst_sev_secx|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_sev_mux|DOUT_TEMP[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|DOUT_TEMP[1]~0 .lut_mask = 16'hE4E4;
defparam \inst_sev_mux|DOUT_TEMP[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N8
fiftyfivenm_lcell_comb \inst_sev_secy|Mux1~0 (
// Equation(s):
// \inst_sev_secy|Mux1~0_combout  = (\inst_countery|un_bin_counter [2] & ((\inst_countery|un_bin_counter [3] $ (!\inst_countery|un_bin_counter [1])) # (!\inst_countery|un_bin_counter [0]))) # (!\inst_countery|un_bin_counter [2] & 
// (((\inst_countery|un_bin_counter [3]))))

	.dataa(\inst_countery|un_bin_counter [0]),
	.datab(\inst_countery|un_bin_counter [2]),
	.datac(\inst_countery|un_bin_counter [3]),
	.datad(\inst_countery|un_bin_counter [1]),
	.cin(gnd),
	.combout(\inst_sev_secy|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secy|Mux1~0 .lut_mask = 16'hF47C;
defparam \inst_sev_secy|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N4
fiftyfivenm_lcell_comb \inst_sev_secx|Mux1~0 (
// Equation(s):
// \inst_sev_secx|Mux1~0_combout  = (\inst_counterx|un_bin_counter [2] & ((\inst_counterx|un_bin_counter [1] $ (!\inst_counterx|un_bin_counter [3])) # (!\inst_counterx|un_bin_counter [0]))) # (!\inst_counterx|un_bin_counter [2] & 
// (((\inst_counterx|un_bin_counter [3]))))

	.dataa(\inst_counterx|un_bin_counter [0]),
	.datab(\inst_counterx|un_bin_counter [1]),
	.datac(\inst_counterx|un_bin_counter [2]),
	.datad(\inst_counterx|un_bin_counter [3]),
	.cin(gnd),
	.combout(\inst_sev_secx|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secx|Mux1~0 .lut_mask = 16'hDF70;
defparam \inst_sev_secx|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N22
fiftyfivenm_lcell_comb \inst_sev_mux|DOUT_TEMP[5]~1 (
// Equation(s):
// \inst_sev_mux|DOUT_TEMP[5]~1_combout  = (\inst_sev_mux|clk_proc:COUNT[10]~q  & ((\inst_sev_secx|Mux1~0_combout ))) # (!\inst_sev_mux|clk_proc:COUNT[10]~q  & (\inst_sev_secy|Mux1~0_combout ))

	.dataa(gnd),
	.datab(\inst_sev_secy|Mux1~0_combout ),
	.datac(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.datad(\inst_sev_secx|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst_sev_mux|DOUT_TEMP[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|DOUT_TEMP[5]~1 .lut_mask = 16'hFC0C;
defparam \inst_sev_mux|DOUT_TEMP[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N20
fiftyfivenm_lcell_comb \inst_sev_secx|Mux0~0 (
// Equation(s):
// \inst_sev_secx|Mux0~0_combout  = (\inst_counterx|un_bin_counter [3] & (!\inst_counterx|un_bin_counter [1] & (\inst_counterx|un_bin_counter [2]))) # (!\inst_counterx|un_bin_counter [3] & (\inst_counterx|un_bin_counter [0] & (\inst_counterx|un_bin_counter 
// [1] $ (!\inst_counterx|un_bin_counter [2]))))

	.dataa(\inst_counterx|un_bin_counter [1]),
	.datab(\inst_counterx|un_bin_counter [2]),
	.datac(\inst_counterx|un_bin_counter [0]),
	.datad(\inst_counterx|un_bin_counter [3]),
	.cin(gnd),
	.combout(\inst_sev_secx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secx|Mux0~0 .lut_mask = 16'h4490;
defparam \inst_sev_secx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N26
fiftyfivenm_lcell_comb \inst_sev_secy|Mux0~0 (
// Equation(s):
// \inst_sev_secy|Mux0~0_combout  = (\inst_countery|un_bin_counter [3] & (((\inst_countery|un_bin_counter [2] & !\inst_countery|un_bin_counter [1])))) # (!\inst_countery|un_bin_counter [3] & (\inst_countery|un_bin_counter [0] & (\inst_countery|un_bin_counter 
// [2] $ (!\inst_countery|un_bin_counter [1]))))

	.dataa(\inst_countery|un_bin_counter [0]),
	.datab(\inst_countery|un_bin_counter [2]),
	.datac(\inst_countery|un_bin_counter [3]),
	.datad(\inst_countery|un_bin_counter [1]),
	.cin(gnd),
	.combout(\inst_sev_secy|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secy|Mux0~0 .lut_mask = 16'h08C2;
defparam \inst_sev_secy|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N4
fiftyfivenm_lcell_comb \inst_sev_mux|DOUT_TEMP[6]~2 (
// Equation(s):
// \inst_sev_mux|DOUT_TEMP[6]~2_combout  = (\inst_sev_mux|clk_proc:COUNT[10]~q  & (!\inst_sev_secx|Mux0~0_combout )) # (!\inst_sev_mux|clk_proc:COUNT[10]~q  & ((!\inst_sev_secy|Mux0~0_combout )))

	.dataa(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.datab(\inst_sev_secx|Mux0~0_combout ),
	.datac(\inst_sev_secy|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_sev_mux|DOUT_TEMP[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|DOUT_TEMP[6]~2 .lut_mask = 16'h2727;
defparam \inst_sev_mux|DOUT_TEMP[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N12
fiftyfivenm_lcell_comb \inst_sev_secx|Mux6~0 (
// Equation(s):
// \inst_sev_secx|Mux6~0_combout  = (\inst_counterx|un_bin_counter [0] & ((\inst_counterx|un_bin_counter [2]) # (\inst_counterx|un_bin_counter [1] $ (\inst_counterx|un_bin_counter [3])))) # (!\inst_counterx|un_bin_counter [0] & 
// ((\inst_counterx|un_bin_counter [1]) # ((\inst_counterx|un_bin_counter [3]))))

	.dataa(\inst_counterx|un_bin_counter [1]),
	.datab(\inst_counterx|un_bin_counter [2]),
	.datac(\inst_counterx|un_bin_counter [0]),
	.datad(\inst_counterx|un_bin_counter [3]),
	.cin(gnd),
	.combout(\inst_sev_secx|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secx|Mux6~0 .lut_mask = 16'hDFEA;
defparam \inst_sev_secx|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N18
fiftyfivenm_lcell_comb \inst_sev_secy|Mux6~0 (
// Equation(s):
// \inst_sev_secy|Mux6~0_combout  = (\inst_countery|un_bin_counter [0] & ((\inst_countery|un_bin_counter [2]) # (\inst_countery|un_bin_counter [3] $ (\inst_countery|un_bin_counter [1])))) # (!\inst_countery|un_bin_counter [0] & 
// (((\inst_countery|un_bin_counter [3]) # (\inst_countery|un_bin_counter [1]))))

	.dataa(\inst_countery|un_bin_counter [0]),
	.datab(\inst_countery|un_bin_counter [2]),
	.datac(\inst_countery|un_bin_counter [3]),
	.datad(\inst_countery|un_bin_counter [1]),
	.cin(gnd),
	.combout(\inst_sev_secy|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secy|Mux6~0 .lut_mask = 16'hDFF8;
defparam \inst_sev_secy|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N28
fiftyfivenm_lcell_comb \inst_sev_mux|DOUT[0]~0 (
// Equation(s):
// \inst_sev_mux|DOUT[0]~0_combout  = (\inst_sev_mux|clk_proc:COUNT[10]~q  & (\inst_sev_secx|Mux6~0_combout )) # (!\inst_sev_mux|clk_proc:COUNT[10]~q  & ((\inst_sev_secy|Mux6~0_combout )))

	.dataa(\inst_sev_secx|Mux6~0_combout ),
	.datab(gnd),
	.datac(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.datad(\inst_sev_secy|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst_sev_mux|DOUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|DOUT[0]~0 .lut_mask = 16'hAFA0;
defparam \inst_sev_mux|DOUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N0
fiftyfivenm_lcell_comb \inst_sev_secy|Mux4~0 (
// Equation(s):
// \inst_sev_secy|Mux4~0_combout  = (\inst_countery|un_bin_counter [2] & (((!\inst_countery|un_bin_counter [0] & !\inst_countery|un_bin_counter [1])) # (!\inst_countery|un_bin_counter [3]))) # (!\inst_countery|un_bin_counter [2] & 
// ((\inst_countery|un_bin_counter [0]) # ((\inst_countery|un_bin_counter [3]))))

	.dataa(\inst_countery|un_bin_counter [0]),
	.datab(\inst_countery|un_bin_counter [2]),
	.datac(\inst_countery|un_bin_counter [3]),
	.datad(\inst_countery|un_bin_counter [1]),
	.cin(gnd),
	.combout(\inst_sev_secy|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secy|Mux4~0 .lut_mask = 16'h3E7E;
defparam \inst_sev_secy|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N30
fiftyfivenm_lcell_comb \inst_sev_secx|Mux4~0 (
// Equation(s):
// \inst_sev_secx|Mux4~0_combout  = (\inst_counterx|un_bin_counter [2] & (((!\inst_counterx|un_bin_counter [1] & !\inst_counterx|un_bin_counter [0])) # (!\inst_counterx|un_bin_counter [3]))) # (!\inst_counterx|un_bin_counter [2] & 
// (((\inst_counterx|un_bin_counter [0]) # (\inst_counterx|un_bin_counter [3]))))

	.dataa(\inst_counterx|un_bin_counter [1]),
	.datab(\inst_counterx|un_bin_counter [2]),
	.datac(\inst_counterx|un_bin_counter [0]),
	.datad(\inst_counterx|un_bin_counter [3]),
	.cin(gnd),
	.combout(\inst_sev_secx|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secx|Mux4~0 .lut_mask = 16'h37FC;
defparam \inst_sev_secx|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N2
fiftyfivenm_lcell_comb \inst_sev_mux|DOUT[2]~2 (
// Equation(s):
// \inst_sev_mux|DOUT[2]~2_combout  = (\inst_sev_mux|clk_proc:COUNT[10]~q  & ((\inst_sev_secx|Mux4~0_combout ))) # (!\inst_sev_mux|clk_proc:COUNT[10]~q  & (\inst_sev_secy|Mux4~0_combout ))

	.dataa(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.datab(\inst_sev_secy|Mux4~0_combout ),
	.datac(\inst_sev_secx|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_sev_mux|DOUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|DOUT[2]~2 .lut_mask = 16'hE4E4;
defparam \inst_sev_mux|DOUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N26
fiftyfivenm_lcell_comb \inst_sev_secy|Mux3~0 (
// Equation(s):
// \inst_sev_secy|Mux3~0_combout  = (\inst_countery|un_bin_counter [3] & (\inst_countery|un_bin_counter [2] $ (((\inst_countery|un_bin_counter [0]) # (!\inst_countery|un_bin_counter [1]))))) # (!\inst_countery|un_bin_counter [3] & 
// (\inst_countery|un_bin_counter [1] $ (((\inst_countery|un_bin_counter [2] & \inst_countery|un_bin_counter [0])))))

	.dataa(\inst_countery|un_bin_counter [3]),
	.datab(\inst_countery|un_bin_counter [2]),
	.datac(\inst_countery|un_bin_counter [0]),
	.datad(\inst_countery|un_bin_counter [1]),
	.cin(gnd),
	.combout(\inst_sev_secy|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secy|Mux3~0 .lut_mask = 16'h3D62;
defparam \inst_sev_secy|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N28
fiftyfivenm_lcell_comb \inst_sev_secx|Mux3~0 (
// Equation(s):
// \inst_sev_secx|Mux3~0_combout  = (\inst_counterx|un_bin_counter [0] & (\inst_counterx|un_bin_counter [2] $ (((\inst_counterx|un_bin_counter [1]) # (\inst_counterx|un_bin_counter [3]))))) # (!\inst_counterx|un_bin_counter [0] & 
// (\inst_counterx|un_bin_counter [1] $ (((!\inst_counterx|un_bin_counter [2] & \inst_counterx|un_bin_counter [3])))))

	.dataa(\inst_counterx|un_bin_counter [0]),
	.datab(\inst_counterx|un_bin_counter [1]),
	.datac(\inst_counterx|un_bin_counter [2]),
	.datad(\inst_counterx|un_bin_counter [3]),
	.cin(gnd),
	.combout(\inst_sev_secx|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secx|Mux3~0 .lut_mask = 16'h4B6C;
defparam \inst_sev_secx|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N20
fiftyfivenm_lcell_comb \inst_sev_mux|DOUT[3]~3 (
// Equation(s):
// \inst_sev_mux|DOUT[3]~3_combout  = (\inst_sev_mux|clk_proc:COUNT[10]~q  & ((\inst_sev_secx|Mux3~0_combout ))) # (!\inst_sev_mux|clk_proc:COUNT[10]~q  & (\inst_sev_secy|Mux3~0_combout ))

	.dataa(gnd),
	.datab(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.datac(\inst_sev_secy|Mux3~0_combout ),
	.datad(\inst_sev_secx|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst_sev_mux|DOUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|DOUT[3]~3 .lut_mask = 16'hFC30;
defparam \inst_sev_mux|DOUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N8
fiftyfivenm_lcell_comb \inst_sev_secy|Mux2~0 (
// Equation(s):
// \inst_sev_secy|Mux2~0_combout  = (\inst_countery|un_bin_counter [1] & (((\inst_countery|un_bin_counter [3])) # (!\inst_countery|un_bin_counter [0]))) # (!\inst_countery|un_bin_counter [1] & (!\inst_countery|un_bin_counter [0] & 
// (!\inst_countery|un_bin_counter [2] & \inst_countery|un_bin_counter [3])))

	.dataa(\inst_countery|un_bin_counter [1]),
	.datab(\inst_countery|un_bin_counter [0]),
	.datac(\inst_countery|un_bin_counter [2]),
	.datad(\inst_countery|un_bin_counter [3]),
	.cin(gnd),
	.combout(\inst_sev_secy|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secy|Mux2~0 .lut_mask = 16'hAB22;
defparam \inst_sev_secy|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N22
fiftyfivenm_lcell_comb \inst_sev_secx|Mux2~0 (
// Equation(s):
// \inst_sev_secx|Mux2~0_combout  = (\inst_counterx|un_bin_counter [0] & (\inst_counterx|un_bin_counter [1] & ((\inst_counterx|un_bin_counter [3])))) # (!\inst_counterx|un_bin_counter [0] & ((\inst_counterx|un_bin_counter [1]) # 
// ((!\inst_counterx|un_bin_counter [2] & \inst_counterx|un_bin_counter [3]))))

	.dataa(\inst_counterx|un_bin_counter [0]),
	.datab(\inst_counterx|un_bin_counter [1]),
	.datac(\inst_counterx|un_bin_counter [2]),
	.datad(\inst_counterx|un_bin_counter [3]),
	.cin(gnd),
	.combout(\inst_sev_secx|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_secx|Mux2~0 .lut_mask = 16'hCD44;
defparam \inst_sev_secx|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N16
fiftyfivenm_lcell_comb \inst_sev_mux|DOUT[4]~4 (
// Equation(s):
// \inst_sev_mux|DOUT[4]~4_combout  = (\inst_sev_mux|clk_proc:COUNT[10]~q  & ((\inst_sev_secx|Mux2~0_combout ))) # (!\inst_sev_mux|clk_proc:COUNT[10]~q  & (\inst_sev_secy|Mux2~0_combout ))

	.dataa(\inst_sev_mux|clk_proc:COUNT[10]~q ),
	.datab(gnd),
	.datac(\inst_sev_secy|Mux2~0_combout ),
	.datad(\inst_sev_secx|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst_sev_mux|DOUT[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_sev_mux|DOUT[4]~4 .lut_mask = 16'hFA50;
defparam \inst_sev_mux|DOUT[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N22
fiftyfivenm_io_ibuf \pb_n[1]~input (
	.i(pb_n[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pb_n[1]~input_o ));
// synopsys translate_off
defparam \pb_n[1]~input .bus_hold = "false";
defparam \pb_n[1]~input .listen_to_nsleep_signal = "false";
defparam \pb_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N15
fiftyfivenm_io_ibuf \sw[7]~input (
	.i(sw[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[7]~input_o ));
// synopsys translate_off
defparam \sw[7]~input .bus_hold = "false";
defparam \sw[7]~input .listen_to_nsleep_signal = "false";
defparam \sw[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y3_N22
fiftyfivenm_io_ibuf \sw[6]~input (
	.i(sw[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[6]~input_o ));
// synopsys translate_off
defparam \sw[6]~input .bus_hold = "false";
defparam \sw[6]~input .listen_to_nsleep_signal = "false";
defparam \sw[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y10_N1
fiftyfivenm_io_ibuf \sw[5]~input (
	.i(sw[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[5]~input_o ));
// synopsys translate_off
defparam \sw[5]~input .bus_hold = "false";
defparam \sw[5]~input .listen_to_nsleep_signal = "false";
defparam \sw[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
fiftyfivenm_io_ibuf \sw[4]~input (
	.i(sw[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[4]~input_o ));
// synopsys translate_off
defparam \sw[4]~input .bus_hold = "false";
defparam \sw[4]~input .listen_to_nsleep_signal = "false";
defparam \sw[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y20_N15
fiftyfivenm_io_ibuf \sw[3]~input (
	.i(sw[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[3]~input_o ));
// synopsys translate_off
defparam \sw[3]~input .bus_hold = "false";
defparam \sw[3]~input .listen_to_nsleep_signal = "false";
defparam \sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N29
fiftyfivenm_io_ibuf \sw[2]~input (
	.i(sw[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[2]~input_o ));
// synopsys translate_off
defparam \sw[2]~input .bus_hold = "false";
defparam \sw[2]~input .listen_to_nsleep_signal = "false";
defparam \sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N8
fiftyfivenm_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .listen_to_nsleep_signal = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y25_N22
fiftyfivenm_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .listen_to_nsleep_signal = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N22
fiftyfivenm_io_ibuf \pb_n[0]~input (
	.i(pb_n[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pb_n[0]~input_o ));
// synopsys translate_off
defparam \pb_n[0]~input .bus_hold = "false";
defparam \pb_n[0]~input .listen_to_nsleep_signal = "false";
defparam \pb_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign leds[0] = \leds[0]~output_o ;

assign leds[1] = \leds[1]~output_o ;

assign leds[2] = \leds[2]~output_o ;

assign leds[3] = \leds[3]~output_o ;

assign leds[4] = \leds[4]~output_o ;

assign leds[5] = \leds[5]~output_o ;

assign leds[6] = \leds[6]~output_o ;

assign leds[7] = \leds[7]~output_o ;

assign xreg[0] = \xreg[0]~output_o ;

assign xreg[1] = \xreg[1]~output_o ;

assign xreg[2] = \xreg[2]~output_o ;

assign xreg[3] = \xreg[3]~output_o ;

assign yreg[0] = \yreg[0]~output_o ;

assign yreg[1] = \yreg[1]~output_o ;

assign yreg[2] = \yreg[2]~output_o ;

assign yreg[3] = \yreg[3]~output_o ;

assign xPOS[0] = \xPOS[0]~output_o ;

assign xPOS[1] = \xPOS[1]~output_o ;

assign xPOS[2] = \xPOS[2]~output_o ;

assign xPOS[3] = \xPOS[3]~output_o ;

assign yPOS[0] = \yPOS[0]~output_o ;

assign yPOS[1] = \yPOS[1]~output_o ;

assign yPOS[2] = \yPOS[2]~output_o ;

assign yPOS[3] = \yPOS[3]~output_o ;

assign seg7_data[0] = \seg7_data[0]~output_o ;

assign seg7_data[1] = \seg7_data[1]~output_o ;

assign seg7_data[2] = \seg7_data[2]~output_o ;

assign seg7_data[3] = \seg7_data[3]~output_o ;

assign seg7_data[4] = \seg7_data[4]~output_o ;

assign seg7_data[5] = \seg7_data[5]~output_o ;

assign seg7_data[6] = \seg7_data[6]~output_o ;

assign seg7_char1 = \seg7_char1~output_o ;

assign seg7_char2 = \seg7_char2~output_o ;

endmodule
