# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 510 0.000512 512 0.2 910 12288 3.13523 0.876544 9.58832 26.3373 40.1427 40.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 510 0.000512 512 0.2 910 12288 3.13872 0.876448 9.15142 26.3594 39.7308 39.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 510 0.000512 512 0.2 910 12288 3.13306 0.883104 9.01654 26.356 39.5953 39.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 510 0.000512 512 0.2 910 12288 3.14608 0.877888 27.3523 26.3614 57.9408 58.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 510 0.000512 512 0.2 910 9216 3.15014 0.821376 8.8073 24.9863 37.9663 38.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 510 0.000512 512 0.2 910 9216 3.13917 0.827008 8.48794 24.9877 37.6449 37.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 510 0.000512 512 0.2 910 9216 3.13907 0.823296 8.39005 24.97 37.5254 37.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 510 0.000512 512 0.2 910 9216 3.15133 0.821728 15.6355 24.9848 44.7955 44.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 510 0.000512 512 0.2 910 10240 3.2111 0.865312 10.1526 26.0019 40.4323 40.5789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 510 0.000512 512 0.2 910 10240 3.2112 0.864256 9.72019 26.0245 40.0258 40.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 510 0.000512 512 0.2 910 10240 3.2127 0.86448 9.58656 26.0205 39.8851 40.0282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 510 0.000512 512 0.2 910 10240 3.22006 0.865408 21.2735 26.002 51.565 51.7018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 510 0.000512 512 0.2 910 9216 3.13014 0.825344 8.57066 25.0065 37.7316 37.8735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 510 0.000512 512 0.2 910 9216 3.13338 0.825088 8.30813 25.0044 37.4722 37.6117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 510 0.000512 512 0.2 910 9216 3.12947 0.824096 8.1303 24.9863 37.273 37.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 510 0.000512 512 0.2 910 9216 3.13584 0.821888 20.031 24.9782 49.1676 49.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 510 0.000512 512 0.2 910 9600 3.27107 0.862592 8.99645 26.0381 39.3716 39.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 510 0.000512 512 0.2 910 9600 3.27782 0.866304 8.75811 26.033 39.1371 39.2809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 510 0.000512 512 0.2 910 9600 3.27546 0.864768 8.56627 26.0419 38.9514 39.0897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 510 0.000512 512 0.2 910 9600 3.28378 0.866496 21.014 26.0366 51.4023 51.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 510 0.000512 512 0.2 910 7168 3.15664 0.796352 6.89546 24.3279 35.3781 35.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 510 0.000512 512 0.2 910 7168 3.15968 0.798304 6.61619 24.306 35.0852 35.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 510 0.000512 512 0.2 910 7168 3.15821 0.792576 6.5377 24.3239 35.0127 35.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 510 0.000512 512 0.2 910 7168 3.16886 0.79408 9.40064 24.3262 37.8879 38.0273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 510 0.000512 512 0.2 910 11520 3.14515 0.864448 11.1038 26.0477 41.3612 41.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 510 0.000512 512 0.2 910 11520 3.14067 0.862784 10.5453 26.0536 40.8 40.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 510 0.000512 512 0.2 910 11520 3.14266 0.868192 10.396 26.0579 40.6631 40.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 510 0.000512 512 0.2 910 11520 3.1511 0.864256 14.5997 26.0494 44.8624 45.0064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 510 0.000512 512 0.2 910 8192 3.19786 0.825344 7.72768 25.0239 36.973 37.1159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 510 0.000512 512 0.2 910 8192 3.20192 0.82752 7.34333 25.0101 36.5806 36.7227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 510 0.000512 512 0.2 910 8192 3.20099 0.823712 7.21978 25.0297 36.4724 36.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 510 0.000512 512 0.2 910 8192 3.20778 0.82384 10.0955 25.0046 39.3317 39.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 510 0.000512 512 0.2 910 6144 3.32963 0.828896 5.93421 25.0662 35.3571 35.4961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 510 0.000512 512 0.2 910 6144 3.3289 0.822912 5.54304 25.0674 34.9607 35.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 510 0.000512 512 0.2 910 6144 3.32586 0.823008 5.40835 25.066 34.8245 34.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 510 0.000512 512 0.2 910 6400 3.456 0.868352 6.67382 26.2146 37.4121 37.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 510 0.000512 512 0.2 910 6400 3.44861 0.862208 6.37485 26.085 36.9734 37.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 510 0.000512 512 0.2 910 6400 3.45098 0.86544 6.27904 26.0728 36.8708 37.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 510 0.000512 512 0.2 910 0 0.732448 0.01504 22.2774 23.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 2 64 10 510 0.000512 512 0.2 910 0 0.731424 0.015136 22.2971 23.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 2 64 10 510 0.000512 512 0.2 910 0 0.729376 0.015168 22.2803 23.1076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 510 0.000512 512 0.2 915 12288 3.12432 0.882336 9.68541 26.33 40.2288 40.3722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 510 0.000512 512 0.2 915 12288 3.12384 0.876544 9.23968 26.3413 39.7781 39.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 510 0.000512 512 0.2 915 12288 3.12282 0.876832 9.0265 26.3157 39.5421 39.6823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 510 0.000512 512 0.2 915 12288 3.13808 0.87888 27.2423 26.3332 57.795 57.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 510 0.000512 512 0.2 915 11520 3.14605 0.863776 9.23568 25.975 39.4228 39.5561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 510 0.000512 512 0.2 915 11520 3.15274 0.864256 8.77395 26.0006 38.9927 39.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 510 0.000512 512 0.2 915 11520 3.14998 0.862336 8.61904 25.9748 38.809 38.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 510 0.000512 512 0.2 915 11520 3.15011 0.864256 25.9934 25.9755 56.1847 56.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 510 0.000512 512 0.2 915 10752 3.184 0.862624 8.64762 25.9821 38.8796 39.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 510 0.000512 512 0.2 915 10752 3.17776 0.860448 8.19245 25.9806 38.4126 38.5556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 510 0.000512 512 0.2 915 10752 3.17808 0.866816 7.9792 26.0055 38.2313 38.3713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 510 0.000512 512 0.2 915 10752 3.18979 0.863776 16.7039 25.9818 46.9422 47.0835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 510 0.000512 512 0.2 915 10752 3.11936 0.83792 8.75661 25.4726 38.3889 38.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 510 0.000512 512 0.2 915 10752 3.12227 0.84032 8.31395 25.4657 37.9469 38.0892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 510 0.000512 512 0.2 915 10752 3.12362 0.839872 8.08778 25.489 37.7471 37.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 510 0.000512 512 0.2 915 10752 3.13542 0.835872 20.9863 25.4761 50.6349 50.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 510 0.000512 512 0.2 915 12288 3.13306 0.878592 10.2529 26.3373 40.8027 40.9429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 510 0.000512 512 0.2 915 12288 3.13936 0.876544 9.72976 26.3345 40.2829 40.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 510 0.000512 512 0.2 915 12288 3.13776 0.876672 9.50013 26.3607 40.0798 40.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 510 0.000512 512 0.2 915 12288 3.14701 0.879104 26.0556 26.3548 56.6353 56.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 510 0.000512 512 0.2 915 9216 3.14266 0.823456 8.9121 24.9606 38.0429 38.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 510 0.000512 512 0.2 915 9216 3.14182 0.822144 8.56643 24.9844 37.7186 37.8601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 510 0.000512 512 0.2 915 9216 3.14192 0.820992 8.40899 24.9846 37.5593 37.7013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 510 0.000512 512 0.2 915 9216 3.15098 0.823296 12.2257 24.9908 41.3921 41.5333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 510 0.000512 512 0.2 915 10240 3.216 0.862176 9.73974 26.0024 40.0195 40.1655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 510 0.000512 512 0.2 915 10240 3.21795 0.864256 9.30403 25.9962 39.5816 39.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 510 0.000512 512 0.2 915 10240 3.21382 0.864256 9.13984 26.0036 39.4243 39.5644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 510 0.000512 512 0.2 915 10240 3.22605 0.863808 12.8747 26.0248 43.1909 43.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 510 0.000512 512 0.2 915 9216 3.12723 0.82528 9.28109 24.9998 38.4338 38.5722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 510 0.000512 512 0.2 915 9216 3.13366 0.823296 8.55696 24.9788 37.6972 37.8393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 510 0.000512 512 0.2 915 9216 3.13398 0.821696 8.29104 25.0034 37.4523 37.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 510 0.000512 512 0.2 915 9216 3.14051 0.821152 13.6778 25.0046 42.8489 42.9955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 510 0.000512 512 0.2 915 9600 3.27661 0.865984 9.75875 26.0204 40.1216 40.2663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 510 0.000512 512 0.2 915 9600 3.27494 0.864256 8.94589 26.0101 39.2964 39.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 510 0.000512 512 0.2 915 9600 3.27571 0.866272 8.75898 26.0421 39.1451 39.2864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 510 0.000512 512 0.2 915 9600 3.29168 0.866304 14.447 26.0358 44.8421 44.9849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 510 0.000512 512 0.2 915 7168 3.16058 0.795744 7.28822 24.2968 35.7462 35.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 510 0.000512 512 0.2 915 7168 3.16221 0.792576 6.83446 24.3012 35.2938 35.4345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 510 0.000512 512 0.2 915 7168 3.15974 0.793216 6.66163 24.3352 35.153 35.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 510 0.000512 512 0.2 915 11520 3.14496 0.865216 11.5632 26.0456 41.8243 41.9592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 510 0.000512 512 0.2 915 11520 3.13853 0.862816 10.888 26.0335 41.1263 41.2655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 510 0.000512 512 0.2 915 11520 3.1433 0.861824 10.6436 26.0285 40.8791 41.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 510 0.000512 512 0.2 915 8192 3.19754 0.82848 7.94122 25.0236 37.1969 37.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 510 0.000512 512 0.2 915 8192 3.20288 0.821568 7.52368 25.0051 36.7531 36.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 510 0.000512 512 0.2 915 8192 3.20179 0.824416 7.36086 25.0064 36.597 36.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 510 0.000512 512 0.2 915 6144 3.32211 0.823296 6.59414 25.0649 36.0013 36.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 510 0.000512 512 0.2 915 6144 3.32154 0.82304 6.00973 25.0487 35.4052 35.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 510 0.000512 512 0.2 915 6144 3.31888 0.82576 5.71053 25.0676 35.1311 35.2707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 510 0.000512 512 0.2 915 6400 3.4512 0.866432 7.26781 26.0985 37.8891 38.0314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 510 0.000512 512 0.2 915 6400 3.44966 0.867872 6.80067 26.1063 37.4248 37.5648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 510 0.000512 512 0.2 915 6400 3.4519 0.864256 6.51555 26.1049 37.1349 37.2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 510 0.000512 512 0.2 915 0 0.731744 0.014912 22.2781 23.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 2 64 15 510 0.000512 512 0.2 915 0 0.730656 0.015648 22.2981 23.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 510 0.000512 512 0.2 920 11264 3.18474 0.87888 8.50829 26.3389 39.1087 39.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 510 0.000512 512 0.2 920 11264 3.18957 0.877184 8.09254 26.3392 38.7006 38.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 510 0.000512 512 0.2 920 11264 3.18781 0.877248 7.96 26.318 38.5451 38.6888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 510 0.000512 512 0.2 920 11264 3.19379 0.876672 22.7511 26.313 53.3333 53.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 510 0.000512 512 0.2 920 10240 3.22922 0.864256 8.74646 25.9755 39.018 39.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 510 0.000512 512 0.2 920 10240 3.22634 0.863136 8.33034 26.0014 38.6197 38.7607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 510 0.000512 512 0.2 920 10240 3.22493 0.864384 8.09344 26.0063 38.3937 38.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 510 0.000512 512 0.2 920 10240 3.22982 0.864384 18.3132 25.9929 48.6044 48.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 510 0.000512 512 0.2 920 10752 3.18179 0.862656 8.69776 25.9812 38.9244 39.0665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 510 0.000512 512 0.2 920 10752 3.18538 0.86416 8.22733 25.9808 38.4589 38.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 510 0.000512 512 0.2 920 10752 3.18182 0.86112 8.00477 25.9792 38.2267 38.3701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 510 0.000512 512 0.2 920 10752 3.18819 0.863488 21.841 25.9813 52.0805 52.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 510 0.000512 512 0.2 920 8960 3.22842 0.838144 7.43811 25.4713 37.1725 37.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 510 0.000512 512 0.2 920 8960 3.22442 0.841408 6.93427 25.4748 36.6783 36.8271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 510 0.000512 512 0.2 920 8960 3.22717 0.837792 6.79728 25.4878 36.5534 36.6957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 510 0.000512 512 0.2 920 8960 3.23888 0.837632 10.3492 25.484 40.1115 40.2555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 510 0.000512 512 0.2 920 10240 3.26125 0.878592 8.36346 26.3556 39.0588 39.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 510 0.000512 512 0.2 920 10240 3.2584 0.877248 7.95613 26.3616 38.6531 38.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 510 0.000512 512 0.2 920 10240 3.25875 0.8784 7.6607 26.353 38.3497 38.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 510 0.000512 512 0.2 920 10240 3.27603 0.87744 11.7798 26.3352 42.4698 42.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 510 0.000512 512 0.2 920 9216 3.14618 0.8216 9.47043 24.9676 38.6081 38.7502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 510 0.000512 512 0.2 920 9216 3.14518 0.82272 8.78592 24.967 37.9317 38.0727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 510 0.000512 512 0.2 920 9216 3.14486 0.823168 8.54723 24.9713 37.6841 37.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 510 0.000512 512 0.2 920 9216 3.14893 0.822016 13.2188 24.9921 42.3831 42.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 510 0.000512 512 0.2 920 9216 3.13664 0.823296 6.99562 25.0374 36.1939 36.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 510 0.000512 512 0.2 920 9216 3.1384 0.825088 6.65306 25.0139 35.8333 35.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 510 0.000512 512 0.2 920 9216 3.13021 0.823296 6.46483 25.018 35.6345 35.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 510 0.000512 512 0.2 920 9216 3.13862 0.821056 8.15414 25.0107 37.3215 37.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 510 0.000512 512 0.2 920 10240 3.21389 0.863392 10.3882 26.0201 40.6872 40.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 510 0.000512 512 0.2 920 10240 3.21552 0.864224 9.6257 26.0251 39.9279 40.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 510 0.000512 512 0.2 920 10240 3.21245 0.86944 9.39869 26.0039 39.6861 39.8281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 510 0.000512 512 0.2 920 5120 3.27434 0.800576 4.03434 24.3618 32.6746 32.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 510 0.000512 512 0.2 920 5120 3.27373 0.79824 3.83792 24.3564 32.4668 32.6072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 510 0.000512 512 0.2 920 5120 3.27283 0.79872 3.71376 24.3598 32.3448 32.4878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 510 0.000512 512 0.2 920 9216 3.1233 0.82336 8.81597 25.0033 37.9695 38.1148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 510 0.000512 512 0.2 920 9216 3.1312 0.823744 8.22634 24.9837 37.3691 37.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 510 0.000512 512 0.2 920 9216 3.13293 0.823456 8.01117 25.0065 37.1767 37.3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 510 0.000512 512 0.2 920 6144 3.3304 0.82672 4.54301 25.0482 33.9517 34.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 510 0.000512 512 0.2 920 6144 3.32326 0.824608 4.30595 25.0728 33.7269 33.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 510 0.000512 512 0.2 920 6144 3.32512 0.823584 4.20998 25.0454 33.6059 33.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 510 0.000512 512 0.2 920 9600 3.27434 0.866304 9.43363 26.0153 39.7916 39.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 510 0.000512 512 0.2 920 9600 3.27894 0.872384 8.93034 26.0184 39.3001 39.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 510 0.000512 512 0.2 920 9600 3.27507 0.864352 8.73331 26.0407 39.1111 39.2558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 510 0.000512 512 0.2 920 6400 3.4519 0.86576 4.9055 26.0777 35.5019 35.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 510 0.000512 512 0.2 920 6400 3.44947 0.866432 4.71722 26.1049 35.3428 35.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 510 0.000512 512 0.2 920 6400 3.45062 0.866304 4.60307 26.0986 35.2184 35.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 510 0.000512 512 0.2 920 7168 3.16221 0.79408 8.84045 24.3285 37.3257 37.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 510 0.000512 512 0.2 920 7168 3.16064 0.800064 7.51581 24.3298 36.0057 36.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 510 0.000512 512 0.2 920 7168 3.1624 0.792736 7.13904 24.3212 35.6177 35.7581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 510 0.000512 512 0.2 920 7168 3.16701 0.802208 6.11302 24.3809 34.6644 34.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 510 0.000512 512 0.2 920 7168 3.16106 0.79872 5.5175 24.3847 34.0638 34.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 510 0.000512 512 0.2 920 7168 3.1664 0.796672 5.17014 24.4115 33.7439 33.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 510 0.000512 512 0.2 920 7680 3.36602 0.865856 9.20915 26.0528 39.6952 39.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 510 0.000512 512 0.2 920 7680 3.36426 0.864704 7.92477 26.0235 38.3804 38.5234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 510 0.000512 512 0.2 920 7680 3.37152 0.865376 7.5664 26.0243 38.0268 38.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 510 0.000512 512 0.2 920 7680 3.36733 0.864256 6.52666 26.1165 37.0738 37.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 510 0.000512 512 0.2 920 7680 3.3697 0.866048 5.87203 26.1044 36.4173 36.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 510 0.000512 512 0.2 920 7680 3.3696 0.864352 5.53779 26.1017 36.0726 36.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 510 0.000512 512 0.2 920 8192 3.20026 0.823296 9.54624 25.0223 38.7964 38.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 510 0.000512 512 0.2 920 8192 3.20109 0.822848 8.31466 25.026 37.5683 37.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 510 0.000512 512 0.2 920 8192 3.20976 0.822688 7.96342 25.0007 37.195 37.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 510 0.000512 512 0.2 920 0 0.730112 0.014528 22.281 23.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 32 20 510 0.000512 512 0.2 920 0 0.731072 0.015776 22.2848 23.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 4 32 20 510 0.000512 512 0.2 920 0 0.728416 0.015104 22.2776 23.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 510 0.000512 512 0.2 920 6144 3.32163 0.827392 6.70835 25.0546 36.1142 36.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 510 0.000512 512 0.2 920 6144 3.32038 0.823296 6.22502 25.0638 35.6365 35.7753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 510 0.000512 512 0.2 920 0 0.831008 0.014464 25.1064 26.0384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 48 20 510 0.000512 512 0.2 920 0 0.830016 0.014336 25.0993 26.0286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 510 0.000512 512 0.2 920 6400 3.45376 0.86384 7.46624 26.0973 38.0821 38.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 510 0.000512 512 0.2 920 6400 3.45366 0.864256 7.19869 26.1047 37.8237 37.9699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 510 0.000512 512 0.2 912 12288 3.12685 0.878592 9.2655 26.3146 39.7893 39.9301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 510 0.000512 512 0.2 912 12288 3.12141 0.878592 8.81078 26.3318 39.3425 39.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 510 0.000512 512 0.2 912 12288 3.11827 0.876608 8.55274 26.5725 39.3196 39.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 510 0.000512 512 0.2 912 12288 3.13734 0.880032 15.5742 26.3114 46.1054 46.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 510 0.000512 512 0.2 912 11520 3.14403 0.864256 9.264 25.9754 39.4463 39.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 510 0.000512 512 0.2 912 11520 3.144 0.863968 8.76813 25.9929 38.9685 39.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 510 0.000512 512 0.2 912 11520 3.14637 0.871744 8.53526 25.9751 38.7324 38.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 510 0.000512 512 0.2 912 11520 3.15027 0.866816 22.6756 26.0042 52.8971 53.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 510 0.000512 512 0.2 912 10752 3.18131 0.864256 8.5391 25.9781 38.7614 38.9018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 510 0.000512 512 0.2 912 10752 3.18339 0.864256 7.98464 25.9781 38.211 38.3553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 510 0.000512 512 0.2 912 10752 3.18275 0.862304 7.84035 26.0018 38.0877 38.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 510 0.000512 512 0.2 912 10752 3.18784 0.864256 12.0636 26.003 42.3186 42.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 510 0.000512 512 0.2 912 9216 3.13005 0.822144 5.10198 24.9803 34.2414 34.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 510 0.000512 512 0.2 912 9216 3.13126 0.823296 4.79994 24.9957 33.9548 34.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 510 0.000512 512 0.2 912 9216 3.12662 0.821248 4.6472 24.9821 33.7761 33.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 510 0.000512 512 0.2 912 9216 3.13232 0.82848 6.40147 25.0073 35.5685 35.7096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 510 0.000512 512 0.2 912 10752 3.12221 0.838464 9.7193 25.4951 39.3714 39.5109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 510 0.000512 512 0.2 912 10752 3.13229 0.83712 8.72794 25.4674 38.3644 38.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 510 0.000512 512 0.2 912 10752 3.12362 0.842944 8.21069 25.4899 37.8674 38.0075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 510 0.000512 512 0.2 912 10752 3.13427 0.837504 13.1801 25.4875 42.8351 42.9773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 510 0.000512 512 0.2 912 7168 3.15917 0.792512 4.57344 24.3275 33.0582 33.1963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 510 0.000512 512 0.2 912 7168 3.1593 0.795296 4.10003 24.3269 32.5838 32.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 510 0.000512 512 0.2 912 7168 3.15568 0.795936 3.85939 24.3256 32.3352 32.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 510 0.000512 512 0.2 912 7168 3.1616 0.794016 5.43946 24.3095 33.9057 34.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 510 0.000512 512 0.2 912 12288 3.13776 0.8776 10.6327 26.3323 41.178 41.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 510 0.000512 512 0.2 912 12288 3.13805 0.87824 9.74029 26.3567 40.3133 40.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 510 0.000512 512 0.2 912 12288 3.13504 0.874944 9.19318 26.3328 39.7366 39.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 510 0.000512 512 0.2 912 8192 3.20528 0.825344 5.04659 25.2444 34.524 34.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 510 0.000512 512 0.2 912 8192 3.20557 0.823296 4.66586 25.0236 33.9175 34.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 510 0.000512 512 0.2 912 8192 3.20669 0.823232 4.43206 25.003 33.6666 33.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 510 0.000512 512 0.2 912 9216 3.14464 0.821536 9.1449 24.9657 38.2815 38.4249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 510 0.000512 512 0.2 912 9216 3.14829 0.821728 8.5904 24.96 37.7184 37.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 510 0.000512 512 0.2 912 9216 3.1401 0.826464 8.39597 24.9652 37.5315 37.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 510 0.000512 512 0.2 912 9216 3.14058 0.823712 6.83088 25.0353 36.0331 36.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 510 0.000512 512 0.2 912 9216 3.13907 0.822976 6.50794 25.0136 35.6856 35.8277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 510 0.000512 512 0.2 912 9216 3.13504 0.824192 6.39424 25.0358 35.5836 35.7283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 510 0.000512 512 0.2 912 10240 3.21248 0.862816 9.80694 26.0183 40.1048 40.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 510 0.000512 512 0.2 912 10240 3.21517 0.863424 9.19139 25.9995 39.4652 39.6063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 510 0.000512 512 0.2 912 10240 3.22054 0.862528 8.99062 26.0229 39.2951 39.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 510 0.000512 512 0.2 912 5120 3.2815 0.79872 3.83619 24.3583 32.4792 32.6209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 510 0.000512 512 0.2 912 5120 3.28237 0.797984 3.69219 24.3565 32.3309 32.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 510 0.000512 512 0.2 912 5120 3.27219 0.798752 3.59741 24.3627 32.2351 32.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 510 0.000512 512 0.2 912 9216 3.12528 0.826336 10.7268 24.9982 39.8808 40.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 510 0.000512 512 0.2 912 9216 3.13066 0.82384 9.09654 24.9867 38.2373 38.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 510 0.000512 512 0.2 912 9216 3.13101 0.821248 8.65402 24.9874 37.7906 37.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 510 0.000512 512 0.2 912 6144 3.32266 0.825344 5.00541 25.0689 34.4162 34.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 510 0.000512 512 0.2 912 6144 3.32512 0.824672 4.55622 25.0506 33.9529 34.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 510 0.000512 512 0.2 912 6144 3.32214 0.82608 4.30973 25.05 33.7044 33.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 510 0.000512 512 0.2 912 9600 3.27549 0.866464 11.2213 26.0391 41.6017 41.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 510 0.000512 512 0.2 912 9600 3.27558 0.86528 9.67152 26.0337 40.0433 40.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 510 0.000512 512 0.2 912 9600 3.27562 0.864448 9.27158 26.0364 39.6515 39.7966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 510 0.000512 512 0.2 912 6400 3.45024 0.864288 5.39818 26.0778 35.9954 36.1349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 510 0.000512 512 0.2 912 6400 3.45517 0.86832 4.87402 26.1044 35.501 35.6469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 510 0.000512 512 0.2 912 6400 3.44934 0.866304 4.65939 26.1019 35.2795 35.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 510 0.000512 512 0.2 912 7168 3.15728 0.794624 8.25392 24.3251 36.7352 36.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 510 0.000512 512 0.2 912 7168 3.16176 0.796992 7.39942 24.3283 35.8892 36.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 510 0.000512 512 0.2 912 7168 3.15683 0.794528 7.14941 24.3145 35.6122 35.7578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 510 0.000512 512 0.2 912 7168 3.17098 0.798656 5.77834 24.3899 34.3369 34.4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 510 0.000512 512 0.2 912 7168 3.17021 0.799008 5.42042 24.3816 33.9725 34.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 510 0.000512 512 0.2 912 7168 3.53555 0.79872 5.23405 24.403 34.4302 34.9614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 510 0.000512 512 0.2 912 11520 3.15091 0.863488 12.2493 26.0532 42.5189 42.6614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 510 0.000512 512 0.2 912 11520 3.14522 0.860704 11.4141 26.05 41.6748 41.8159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 510 0.000512 512 0.2 912 11520 3.14448 0.860832 10.9754 26.0536 41.2387 41.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 510 0.000512 512 0.2 912 7680 3.37251 0.866112 6.06736 26.1302 36.6417 36.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 510 0.000512 512 0.2 912 7680 3.37178 0.866208 5.76122 26.1394 36.3369 36.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 510 0.000512 512 0.2 912 7680 3.368 0.868192 5.55808 26.1254 36.1208 36.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 510 0.000512 512 0.2 912 8192 3.19984 0.827424 8.8103 25.0036 38.0427 38.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 510 0.000512 512 0.2 912 8192 3.19715 0.824352 8.24669 25.008 37.4782 37.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 510 0.000512 512 0.2 912 0 0.729088 0.01552 22.2952 23.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 32 24 510 0.000512 512 0.2 912 0 0.729408 0.0152 22.2912 23.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 510 0.000512 512 0.2 925 11264 3.18854 0.884032 9.62989 26.3322 40.2396 40.3784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 510 0.000512 512 0.2 925 11264 3.18678 0.882144 9.21658 26.312 39.8032 39.9421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 510 0.000512 512 0.2 925 11264 3.18816 0.884928 8.94147 26.3388 39.5545 39.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 510 0.000512 512 0.2 925 11264 3.18982 0.876832 19.5183 26.3151 50.1016 50.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 510 0.000512 512 0.2 925 11520 3.14224 0.862208 8.9953 25.9781 39.1798 39.3234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 510 0.000512 512 0.2 925 11520 3.1407 0.868384 8.5608 25.9927 38.7605 38.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 510 0.000512 512 0.2 925 11520 3.14285 0.864224 8.31661 25.9722 38.4975 38.6358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 510 0.000512 512 0.2 925 11520 3.15965 0.86464 23.0022 25.99 53.2218 53.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 510 0.000512 512 0.2 925 10240 3.21581 0.864768 5.55846 26.0185 35.8591 35.9998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 510 0.000512 512 0.2 925 10240 3.21091 0.865376 5.33258 26.0052 35.6154 35.7603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 510 0.000512 512 0.2 925 10240 3.21424 0.86384 5.19312 26.0154 35.4905 35.6346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 510 0.000512 512 0.2 925 10240 3.22483 0.864288 12.0363 26.0049 42.3329 42.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 510 0.000512 512 0.2 925 10752 3.18061 0.863616 9.03216 25.9787 39.2535 39.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 510 0.000512 512 0.2 925 10752 3.18112 0.864256 8.54739 26.0053 38.797 38.9404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 510 0.000512 512 0.2 925 10752 3.18774 0.862208 8.24611 25.9716 38.4716 38.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 510 0.000512 512 0.2 925 10752 3.18934 0.864704 12.9374 26.0084 43.2018 43.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 510 0.000512 512 0.2 925 9216 3.13046 0.823392 5.40803 24.9844 34.5473 34.6876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 510 0.000512 512 0.2 925 9216 3.12566 0.821856 5.08726 24.976 34.2148 34.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 510 0.000512 512 0.2 925 9216 3.13024 0.825344 4.92275 24.9853 34.0616 34.2018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 510 0.000512 512 0.2 925 9216 3.13824 0.823904 6.68096 24.9817 35.8238 35.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 510 0.000512 512 0.2 925 10752 3.12458 0.83968 9.52054 25.4631 39.149 39.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 510 0.000512 512 0.2 925 10752 3.12586 0.839808 8.5239 25.488 38.1858 38.3252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 510 0.000512 512 0.2 925 10752 3.12986 0.837632 8.00896 25.4854 37.6639 37.7958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 510 0.000512 512 0.2 925 10752 3.13206 0.837632 13.2971 25.4719 42.9445 43.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 510 0.000512 512 0.2 925 7168 3.16317 0.792576 4.49037 24.3274 32.9711 33.1141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 510 0.000512 512 0.2 925 7168 3.15638 0.792896 4.03728 24.3037 32.492 32.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 510 0.000512 512 0.2 925 7168 3.15392 0.792576 3.79805 24.3311 32.281 32.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 510 0.000512 512 0.2 925 7168 3.17107 0.794496 5.43344 24.3234 33.9202 34.0661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 510 0.000512 512 0.2 925 10240 3.26202 0.8808 9.24346 26.3612 39.9462 40.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 510 0.000512 512 0.2 925 10240 3.26326 0.88112 8.63002 26.3328 39.3055 39.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 510 0.000512 512 0.2 925 10240 3.26448 0.876544 8.2512 26.3382 38.9316 39.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 510 0.000512 512 0.2 925 8192 3.20429 0.823488 5.35376 25.0227 34.6087 34.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 510 0.000512 512 0.2 925 8192 3.19997 0.823296 5.06944 24.9948 34.2862 34.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 510 0.000512 512 0.2 925 8192 3.19674 0.823296 4.82003 25.0245 34.0647 34.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 510 0.000512 512 0.2 925 9216 3.14352 0.821248 9.53901 24.9736 38.6799 38.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 510 0.000512 512 0.2 925 9216 3.14109 0.8192 8.92214 24.9843 38.0661 38.2075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 510 0.000512 512 0.2 925 9216 3.14365 0.821248 8.7464 24.9887 37.8986 38.0375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 510 0.000512 512 0.2 925 9216 3.13459 0.821504 7.08832 25.0357 36.2856 36.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 510 0.000512 512 0.2 925 9216 3.14138 0.823648 6.74314 25.0133 35.9218 36.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 510 0.000512 512 0.2 925 9216 3.1319 0.824704 6.65222 25.0166 35.8318 35.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 510 0.000512 512 0.2 925 10240 3.21238 0.862208 10.1115 25.9969 40.3866 40.5317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 510 0.000512 512 0.2 925 10240 3.21853 0.859648 9.55107 26.0065 39.8377 39.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 510 0.000512 512 0.2 925 10240 3.21216 0.864256 9.35338 26.0226 39.6524 39.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 510 0.000512 512 0.2 925 5120 3.27504 0.79888 4.02662 24.3445 32.6478 32.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 510 0.000512 512 0.2 925 5120 3.27488 0.799328 3.89002 24.3598 32.5258 32.6662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 510 0.000512 512 0.2 925 5120 3.27744 0.79872 3.79677 24.3618 32.4386 32.5798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 510 0.000512 512 0.2 925 9216 3.12992 0.827392 10.8732 24.9823 40.0147 40.1558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 510 0.000512 512 0.2 925 9216 3.13443 0.824128 9.35587 24.9926 38.5052 38.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 510 0.000512 512 0.2 925 9216 3.12995 0.824672 8.89658 25.0067 38.0544 38.1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 510 0.000512 512 0.2 925 6144 3.32432 0.823296 5.19859 25.0727 34.6196 34.7607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 510 0.000512 512 0.2 925 6144 3.32525 0.8256 4.75094 25.0464 34.1506 34.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 510 0.000512 512 0.2 925 6144 3.32714 0.825408 4.49398 25.0663 33.9164 34.0568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 510 0.000512 512 0.2 925 9600 3.27952 0.865664 11.4367 26.0244 41.8052 41.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 510 0.000512 512 0.2 925 9600 3.27386 0.8704 9.96643 26.0199 40.332 40.4704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 510 0.000512 512 0.2 925 9600 3.27808 0.862208 9.55642 26.0123 39.9126 40.0548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 510 0.000512 512 0.2 925 6400 3.45459 0.865952 5.63517 26.1004 36.2523 36.3968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 510 0.000512 512 0.2 925 6400 3.45069 0.866528 5.10262 26.1044 35.7231 35.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 510 0.000512 512 0.2 925 6400 3.45162 0.86592 4.87264 26.0789 35.4677 35.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 510 0.000512 512 0.2 925 7168 3.1656 0.797984 8.16307 24.3035 36.6301 36.7693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 510 0.000512 512 0.2 925 7168 3.16086 0.794464 7.41555 24.3068 35.8775 36.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 510 0.000512 512 0.2 925 7168 3.15802 0.794592 7.13581 24.3109 35.594 35.7378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 510 0.000512 512 0.2 925 7168 3.16541 0.796896 5.88237 24.402 34.4485 34.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 510 0.000512 512 0.2 925 7168 3.17037 0.79872 5.57549 24.3805 34.1282 34.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 510 0.000512 512 0.2 925 7168 3.17293 0.796704 5.3215 24.4002 33.892 34.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 510 0.000512 512 0.2 925 11520 3.14458 0.864128 12.4933 26.0496 42.7509 42.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 510 0.000512 512 0.2 925 11520 3.1472 0.863328 11.6716 26.02 41.8995 42.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 510 0.000512 512 0.2 925 11520 3.14378 0.86016 11.1821 26.0288 41.416 41.5607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 510 0.000512 512 0.2 925 7680 3.36733 0.864896 6.29706 26.1268 36.8572 37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 510 0.000512 512 0.2 925 7680 3.37088 0.866304 5.93994 26.1253 36.5052 36.6456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 510 0.000512 512 0.2 925 7680 3.3687 0.866304 5.73069 26.1255 36.29 36.4319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 510 0.000512 512 0.2 925 8192 3.20384 0.824864 9.17958 25.0282 38.4346 38.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 510 0.000512 512 0.2 925 8192 3.19786 0.825024 8.58016 25.007 37.8083 37.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 510 0.000512 512 0.2 925 0 0.728 0.015584 22.2921 23.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 32 25 510 0.000512 512 0.2 925 0 0.729088 0.014464 22.2926 23.1225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 510 0.000512 512 0.2 928 11264 3.18762 0.88064 8.69011 26.3113 39.276 39.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 510 0.000512 512 0.2 928 11264 3.19594 0.882688 8.24237 26.336 38.8603 38.9989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 510 0.000512 512 0.2 928 11264 3.18259 0.879104 8.07488 26.3168 38.6544 38.7953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 510 0.000512 512 0.2 928 11264 3.19811 0.880512 12.0957 26.3153 42.6938 42.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 510 0.000512 512 0.2 928 10240 3.26397 0.876832 5.45059 26.3536 36.1398 36.2842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 510 0.000512 512 0.2 928 10240 3.2608 0.877088 5.25894 26.3525 35.9474 36.0902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 510 0.000512 512 0.2 928 10240 3.26314 0.87712 5.13482 26.3557 35.8269 35.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 510 0.000512 512 0.2 928 10240 3.27242 0.878592 7.09488 26.3363 37.7868 37.9314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 510 0.000512 512 0.2 928 10240 3.22106 0.860608 8.15539 25.9899 38.4312 38.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 510 0.000512 512 0.2 928 10240 3.22282 0.862496 7.71306 25.9752 37.976 38.1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 510 0.000512 512 0.2 928 10240 3.23136 0.86464 7.41946 25.9983 37.7147 37.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 510 0.000512 512 0.2 928 10240 3.23325 0.863392 11.833 25.9709 42.1018 42.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 510 0.000512 512 0.2 928 10240 3.21805 0.864224 5.62621 26.0038 35.9137 36.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 510 0.000512 512 0.2 928 10240 3.21562 0.863712 5.3071 26.0021 35.5856 35.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 510 0.000512 512 0.2 928 10240 3.2185 0.864 5.12454 26.0005 35.411 35.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 510 0.000512 512 0.2 928 10240 3.23306 0.865024 7.02387 25.9916 37.3114 37.4571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 510 0.000512 512 0.2 928 10752 3.18192 0.862016 9.30275 25.9796 39.5207 39.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 510 0.000512 512 0.2 928 10752 3.17712 0.86256 8.28989 26.0029 38.5363 38.6783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 510 0.000512 512 0.2 928 10752 3.1767 0.862656 7.84083 25.9843 38.0671 38.2072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 510 0.000512 512 0.2 928 9216 3.13066 0.823488 5.48099 24.9782 34.6149 34.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 510 0.000512 512 0.2 928 9216 3.13725 0.824 5.01328 24.9854 34.1596 34.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 510 0.000512 512 0.2 928 9216 3.13437 0.825344 4.74285 24.9957 33.9009 34.0395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 510 0.000512 512 0.2 928 8960 3.2208 0.838976 7.68941 25.4954 37.4422 37.5815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 510 0.000512 512 0.2 928 8960 3.22538 0.837632 7.02797 25.4645 36.7616 36.9009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 510 0.000512 512 0.2 928 8960 3.22198 0.841728 6.73104 25.4916 36.4858 36.6244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 510 0.000512 512 0.2 928 7168 3.16086 0.794208 4.24918 24.3068 32.7135 32.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 510 0.000512 512 0.2 928 7168 3.16106 0.79584 3.94518 24.3123 32.4117 32.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 510 0.000512 512 0.2 928 7168 3.16019 0.791104 3.7145 24.3059 32.177 32.3154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 510 0.000512 512 0.2 928 5376 3.43914 0.843872 2.98358 25.5622 33.032 33.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 510 0.000512 512 0.2 928 5376 3.43562 0.843776 2.70304 25.5439 32.7247 32.8703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 510 0.000512 512 0.2 928 5376 3.43638 0.845312 2.54099 25.5356 32.5636 32.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 510 0.000512 512 0.2 928 10240 3.26054 0.882688 8.87405 26.3587 39.5795 39.7189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 510 0.000512 512 0.2 928 10240 3.2616 0.878016 8.22886 26.3549 38.9266 39.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 510 0.000512 512 0.2 928 10240 3.26339 0.877696 8.86368 26.3347 39.5412 39.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 510 0.000512 512 0.2 928 8192 3.19933 0.821728 4.96931 25.0241 34.2163 34.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 510 0.000512 512 0.2 928 8192 3.20285 0.823296 4.70106 25.0056 33.9339 34.0734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 510 0.000512 512 0.2 928 8192 3.2001 0.82688 4.78355 25.0247 34.033 34.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 510 0.000512 512 0.2 928 6144 3.32714 0.824832 3.43078 25.0514 32.8346 32.9786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 510 0.000512 512 0.2 928 6144 3.32403 0.823936 3.24835 25.0709 32.6716 32.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 510 0.000512 512 0.2 928 6144 3.32586 0.825152 3.26336 25.0678 32.6823 32.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 510 0.000512 512 0.2 928 9216 3.14141 0.821632 11.0527 24.9952 40.2073 40.3497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 510 0.000512 512 0.2 928 9216 3.14266 0.823456 9.44989 24.9671 38.5809 38.7277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 510 0.000512 512 0.2 928 9216 3.15101 0.821376 9.04454 24.9927 38.2076 38.3454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 510 0.000512 512 0.2 928 9216 3.13869 0.823296 7.39923 25.0199 36.5876 36.7268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 510 0.000512 512 0.2 928 9216 3.13606 0.82448 6.81411 25.0181 35.9921 36.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 510 0.000512 512 0.2 928 9216 3.13702 0.821248 6.45898 25.018 35.6379 35.7786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 510 0.000512 512 0.2 928 6912 3.07373 0.765952 5.01581 23.5246 32.5767 32.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 510 0.000512 512 0.2 928 6912 3.0689 0.764864 4.71603 23.5318 32.2818 32.4225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 510 0.000512 512 0.2 928 6912 3.06982 0.768128 4.59197 23.5133 32.1454 32.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 510 0.000512 512 0.2 928 10240 3.21459 0.862528 11.7695 25.9985 42.0507 42.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 510 0.000512 512 0.2 928 10240 3.21331 0.870176 10.2605 25.9976 40.54 40.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 510 0.000512 512 0.2 928 10240 3.21392 0.861056 9.80787 26.0229 40.111 40.2532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 510 0.000512 512 0.2 928 5120 3.27133 0.79872 4.36986 24.3613 33.0006 33.1335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 510 0.000512 512 0.2 928 5120 3.27389 0.79872 3.95814 24.3399 32.5704 32.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 510 0.000512 512 0.2 928 5120 3.27677 0.799456 3.76634 24.3405 32.3816 32.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 510 0.000512 512 0.2 928 7680 3.37085 0.864352 5.33062 26.1102 35.873 36.0151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 510 0.000512 512 0.2 928 7680 3.37152 0.864672 5.15821 26.1076 35.7027 35.8442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 510 0.000512 512 0.2 928 7680 3.37712 0.866208 4.97763 26.1083 35.5318 35.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 510 0.000512 512 0.2 928 9216 3.12915 0.823296 9.89888 25.0052 39.056 39.1994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 510 0.000512 512 0.2 928 9216 3.12854 0.823264 9.24358 24.9836 38.3771 38.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 510 0.000512 512 0.2 928 6144 3.32262 0.826144 4.89622 25.0482 34.3006 34.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 510 0.000512 512 0.2 928 6144 3.32586 0.824096 4.61178 25.0674 34.0371 34.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 510 0.000512 512 0.2 928 9216 3.14518 0.831232 6.44064 25.1268 35.7446 35.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 510 0.000512 512 0.2 928 9216 3.14832 0.827104 6.27398 25.1165 35.5662 35.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 510 0.000512 512 0.2 928 9600 3.27466 0.868352 10.7249 26.0436 41.1122 41.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 510 0.000512 512 0.2 928 9600 3.27802 0.865856 9.99885 26.0155 40.3613 40.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 510 0.000512 512 0.2 928 6400 3.45469 0.86352 5.23907 26.0784 35.8364 35.9815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 510 0.000512 512 0.2 928 6400 3.45104 0.86464 5.03645 26.0906 35.6398 35.7851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 510 0.000512 512 0.2 928 9600 3.29613 0.870624 6.78058 26.1445 37.295 37.4426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 510 0.000512 512 0.2 928 9600 3.29626 0.868352 6.6743 26.1479 37.185 37.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 510 0.000512 512 0.2 928 7168 3.1583 0.793984 7.63722 24.3287 36.1172 36.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 510 0.000512 512 0.2 928 7168 3.16125 0.801312 7.19395 24.2988 35.6569 35.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 510 0.000512 512 0.2 928 7168 3.16934 0.798912 5.67149 24.4003 34.2394 34.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 510 0.000512 512 0.2 928 7168 3.17242 0.79872 5.42214 24.4011 34.0009 34.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 510 0.000512 512 0.2 928 0 0.719712 0.014336 21.9862 22.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 28 32 510 0.000512 512 0.2 928 0 0.71632 0.014976 21.9821 22.7978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 510 0.000512 512 0.2 928 7680 3.37162 0.864736 8.3071 26.0311 38.7741 38.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 510 0.000512 512 0.2 928 7680 3.37037 0.864096 7.76317 26.0236 38.2228 38.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 510 0.000512 512 0.2 928 7680 3.37363 0.868352 6.15482 26.1301 36.7304 36.8743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 510 0.000512 512 0.2 928 7680 3.37002 0.868352 5.88 26.1054 36.4233 36.5711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 510 0.000512 512 0.2 928 0 0.771936 0.015584 23.5459 24.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 30 32 510 0.000512 512 0.2 928 0 0.77152 0.016128 23.5662 24.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 510 0.000512 512 0.2 928 8192 3.20304 0.823008 8.5233 25.0028 37.7533 37.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 510 0.000512 512 0.2 928 8192 3.20166 0.825664 8.2737 25.028 37.5305 37.6696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 510 0.000512 512 0.2 928 0 0.728768 0.015456 22.2686 23.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 32 32 510 0.000512 512 0.2 928 0 0.730688 0.015776 22.2904 23.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 510 0.000512 512 0.2 928 0 0.829952 0.016128 25.1091 26.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 32 32 510 0.000512 512 0.2 928 0 0.830112 0.015552 25.132 26.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 510 0.000512 512 0.2 920 11264 3.18848 0.880512 8.79117 26.3152 39.3789 39.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 510 0.000512 512 0.2 920 11264 3.18026 0.882464 8.30109 26.3305 38.8959 39.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 510 0.000512 512 0.2 920 11264 3.18589 0.880384 8.03869 26.3316 38.6378 38.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 510 0.000512 512 0.2 920 11264 3.19344 0.876416 12.7482 26.3151 43.3329 43.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 510 0.000512 512 0.2 920 10240 3.26672 0.87728 5.55245 26.3379 36.2348 36.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 510 0.000512 512 0.2 920 10240 3.2623 0.878592 5.22854 26.3344 35.9039 36.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 510 0.000512 512 0.2 920 10240 3.26166 0.876544 5.04506 26.3559 35.7381 35.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 510 0.000512 512 0.2 920 10240 3.27258 0.882336 6.89949 26.3633 37.6148 37.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 510 0.000512 512 0.2 920 10240 3.22026 0.864544 8.86874 25.9758 39.1284 39.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 510 0.000512 512 0.2 920 10240 3.22499 0.86704 8.28195 25.9738 38.5547 38.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 510 0.000512 512 0.2 920 10240 3.22717 0.865472 7.88202 25.9965 38.172 38.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 510 0.000512 512 0.2 920 10240 3.21648 0.864864 6.18138 26.0043 36.4713 36.6127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 510 0.000512 512 0.2 920 10240 3.21011 0.864256 5.78141 26.0028 36.0576 36.1947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 510 0.000512 512 0.2 920 10240 3.21658 0.864224 5.47123 26.0238 35.7764 35.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 510 0.000512 512 0.2 920 7680 3.37491 0.864416 4.25424 26.0441 34.7427 34.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 510 0.000512 512 0.2 920 7680 3.36922 0.866304 3.86016 26.0514 34.3525 34.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 510 0.000512 512 0.2 920 7680 3.37574 0.862208 3.69357 26.0354 34.1647 34.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 510 0.000512 512 0.2 920 10752 3.18157 0.863488 8.88374 26.0007 39.1275 39.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 510 0.000512 512 0.2 920 10752 3.17834 0.862176 8.05005 25.9763 38.2717 38.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 510 0.000512 512 0.2 920 10752 3.18634 0.86368 7.78122 25.9963 38.0346 38.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 510 0.000512 512 0.2 920 9216 3.13027 0.823712 5.30691 24.9843 34.4442 34.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 510 0.000512 512 0.2 920 9216 3.13082 0.821248 4.95446 25.0059 34.1116 34.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 510 0.000512 512 0.2 920 9216 3.13085 0.823232 4.69373 24.9844 33.8309 33.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 510 0.000512 512 0.2 920 9216 3.13472 0.823296 4.68515 25.0333 33.878 34.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 510 0.000512 512 0.2 920 9216 3.13955 0.821248 4.30349 25.0145 33.4794 33.6192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 510 0.000512 512 0.2 920 9216 3.13978 0.822752 4.43325 25.0395 33.6386 33.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 510 0.000512 512 0.2 920 8960 3.22323 0.843776 9.86502 25.471 39.6074 39.7475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 510 0.000512 512 0.2 920 8960 3.22557 0.839264 8.2281 25.4678 37.9639 38.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 510 0.000512 512 0.2 920 8960 3.22413 0.843616 7.47971 25.4642 37.2133 37.3567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 510 0.000512 512 0.2 920 7168 3.15981 0.795808 5.55514 24.3271 34.0411 34.1829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 510 0.000512 512 0.2 920 7168 3.16045 0.794048 4.93174 24.3334 33.4183 33.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 510 0.000512 512 0.2 920 7168 3.16211 0.795424 4.21331 24.3273 32.7009 32.8443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 510 0.000512 512 0.2 920 5376 3.43814 0.845824 3.93136 25.5452 33.9614 34.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 510 0.000512 512 0.2 920 5376 3.43978 0.849728 3.30019 25.5547 33.3438 33.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 510 0.000512 512 0.2 920 5376 3.43978 0.845472 2.96813 25.5664 33.0181 33.1595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 510 0.000512 512 0.2 920 10240 3.2625 0.881984 10.7221 26.333 41.3986 41.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 510 0.000512 512 0.2 920 10240 3.2585 0.878592 9.08726 26.3322 39.7534 39.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 510 0.000512 512 0.2 920 10240 3.26298 0.879104 8.48486 26.3361 39.1612 39.3017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 510 0.000512 512 0.2 920 8192 3.20032 0.823136 6.06035 25.0226 35.3068 35.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 510 0.000512 512 0.2 920 8192 3.20589 0.825344 5.404 25.0071 34.6429 34.7817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 510 0.000512 512 0.2 920 8192 3.19917 0.823136 4.83859 25.0164 34.0805 34.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 510 0.000512 512 0.2 920 6144 3.32621 0.825344 4.12253 25.0726 33.5513 33.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 510 0.000512 512 0.2 920 6144 3.31968 0.823584 3.73014 25.0454 33.1254 33.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 510 0.000512 512 0.2 920 6144 3.32918 0.825344 3.38947 25.0419 32.7928 32.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 510 0.000512 512 0.2 920 9216 3.14797 0.821248 10.0257 24.9629 39.1601 39.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 510 0.000512 512 0.2 920 9216 3.14746 0.823552 9.30202 24.9621 38.4342 38.5747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 510 0.000512 512 0.2 920 9216 3.14886 0.821696 8.96205 24.9872 38.1232 38.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 510 0.000512 512 0.2 920 9216 3.13802 0.823296 7.31968 25.034 36.5191 36.6591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 510 0.000512 512 0.2 920 9216 3.13379 0.823296 6.89149 25.0117 36.066 36.2045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 510 0.000512 512 0.2 920 9216 3.13341 0.821792 6.62886 25.0145 35.801 35.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 510 0.000512 512 0.2 920 6912 3.0689 0.765248 5.2511 23.5277 32.811 32.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 510 0.000512 512 0.2 920 6912 3.0737 0.769088 5.09565 23.533 32.671 32.8108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 40 510 0.000512 512 0.2 920 6912 3.06957 0.766848 4.76243 23.5366 32.3387 32.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 510 0.000512 512 0.2 920 9216 3.14742 0.829568 6.41178 25.1141 35.7094 35.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 510 0.000512 512 0.2 920 9216 3.14912 0.827808 6.1616 25.1079 35.4491 35.5897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 18 40 510 0.000512 512 0.2 920 9216 3.14851 0.827776 5.93075 25.1307 35.2412 35.3816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 510 0.000512 512 0.2 920 10240 3.2127 0.86416 10.9691 26.0046 41.2487 41.3921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 510 0.000512 512 0.2 920 10240 3.21715 0.866304 10.1544 25.9957 40.4378 40.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 510 0.000512 512 0.2 920 5120 3.28163 0.800032 4.40851 24.359 33.0511 33.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 510 0.000512 512 0.2 920 5120 3.28413 0.79872 4.19018 24.3445 32.8175 32.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 510 0.000512 512 0.2 920 7680 3.37677 0.864512 5.70314 26.129 36.2795 36.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 510 0.000512 512 0.2 920 7680 3.37546 0.86624 5.57629 26.1263 36.149 36.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 510 0.000512 512 0.2 920 0 0.68608 0.014368 20.9621 21.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 40 510 0.000512 512 0.2 920 0 0.685504 0.014592 20.946 21.7335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 510 0.000512 512 0.2 920 9216 3.13264 0.824192 9.72298 25.0116 38.8897 39.0329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 510 0.000512 512 0.2 920 9216 3.13232 0.826432 9.04154 24.9977 38.1983 38.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 510 0.000512 512 0.2 920 6144 3.32285 0.828768 5.07322 25.069 34.4983 34.6399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 510 0.000512 512 0.2 920 6144 3.32816 0.828544 4.83091 25.0722 34.2605 34.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 510 0.000512 512 0.2 920 9216 3.14986 0.8288 6.49904 25.1063 35.7853 35.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 510 0.000512 512 0.2 920 9216 3.14874 0.827712 6.3815 25.1248 35.6852 35.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 510 0.000512 512 0.2 920 0 0.831488 0.014368 25.1266 26.0561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 24 40 510 0.000512 512 0.2 920 0 0.831488 0.014336 25.106 26.0377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 510 0.000512 512 0.2 920 9600 3.27706 0.864832 10.1363 26.0383 40.5177 40.6623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 510 0.000512 512 0.2 920 9600 3.27715 0.864256 9.78912 26.0356 40.1659 40.3064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 510 0.000512 512 0.2 920 6400 3.45789 0.865472 5.52934 26.1023 36.1563 36.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 510 0.000512 512 0.2 920 6400 3.45766 0.864416 5.21434 26.1007 35.8358 35.9773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 510 0.000512 512 0.2 920 9600 3.29926 0.868 7.01363 26.1766 37.5508 37.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 510 0.000512 512 0.2 920 9600 3.29818 0.868672 6.99891 26.1655 37.531 37.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 510 0.000512 512 0.2 912 10240 3.25296 0.884 8.75034 26.3352 39.424 39.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 510 0.000512 512 0.2 912 10240 3.25002 0.87728 7.78176 26.3395 38.4499 38.5944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 510 0.000512 512 0.2 912 10240 3.25466 0.878592 7.38637 26.3127 38.0332 38.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 510 0.000512 512 0.2 912 10240 3.26214 0.87664 5.79853 26.3347 36.4738 36.6134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 510 0.000512 512 0.2 912 10240 3.26829 0.878592 5.34854 26.3339 36.0288 36.1677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 510 0.000512 512 0.2 912 10240 3.26733 0.876544 5.04832 26.361 35.7509 35.8953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 510 0.000512 512 0.2 912 6144 3.30019 0.821216 3.17574 25.0044 32.4982 32.6407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 510 0.000512 512 0.2 912 6144 3.30365 0.823296 2.91235 24.9812 32.2224 32.3646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 510 0.000512 512 0.2 912 6144 3.29856 0.82304 2.75926 24.9787 32.0587 32.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 510 0.000512 512 0.2 912 8960 3.29597 0.864256 7.55197 25.9946 37.9106 38.0499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 510 0.000512 512 0.2 912 8960 3.29549 0.867424 6.86506 25.9897 37.2181 37.3604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 510 0.000512 512 0.2 912 8960 3.29405 0.864288 6.57779 26.0039 36.9453 37.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 510 0.000512 512 0.2 912 7680 3.352 0.865024 4.40598 26.022 34.8448 34.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 510 0.000512 512 0.2 912 7680 3.3567 0.863968 4.12141 25.9988 34.5425 34.6857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 510 0.000512 512 0.2 912 7680 3.35395 0.862912 3.86912 26.0275 34.3158 34.4553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 510 0.000512 512 0.2 912 7680 3.37286 0.863584 3.8961 26.0271 34.3661 34.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 510 0.000512 512 0.2 912 7680 3.37469 0.86016 3.59494 26.0268 34.053 34.1947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 510 0.000512 512 0.2 912 7680 3.37178 0.86352 3.66762 26.0513 34.1601 34.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 510 0.000512 512 0.2 912 9216 3.25914 0.864256 9.87248 25.9987 40.2 40.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 510 0.000512 512 0.2 912 9216 3.26685 0.870336 8.22237 25.9812 38.5387 38.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 510 0.000512 512 0.2 912 9216 3.26666 0.86656 7.46381 25.9806 37.7792 37.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 510 0.000512 512 0.2 912 6144 3.30931 0.821248 4.60221 25.0003 33.9352 34.0766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 510 0.000512 512 0.2 912 6144 3.30394 0.823296 4.08938 24.9818 33.4037 33.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 510 0.000512 512 0.2 912 6144 3.30522 0.822208 3.47962 25.0068 32.8182 32.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 510 0.000512 512 0.2 912 4608 3.39344 0.821568 3.11904 25.0144 32.5444 32.6868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 510 0.000512 512 0.2 912 4608 3.39373 0.821504 2.62272 25.0332 32.0715 32.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 510 0.000512 512 0.2 912 4608 3.39696 0.823232 2.36966 25.0363 31.83 31.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 510 0.000512 512 0.2 912 6144 3.32902 0.82656 3.55261 25.0671 32.978 33.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 510 0.000512 512 0.2 912 6144 3.33018 0.825248 3.08426 25.0686 32.5104 32.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 510 0.000512 512 0.2 912 6144 3.33034 0.8288 2.76867 25.048 32.1823 32.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 510 0.000512 512 0.2 912 8960 3.22419 0.839456 9.32688 25.4726 39.0626 39.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 510 0.000512 512 0.2 912 8960 3.22992 0.838176 7.97034 25.4891 37.7263 37.8716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 510 0.000512 512 0.2 912 8960 3.22259 0.840064 7.36995 25.4864 37.1173 37.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 510 0.000512 512 0.2 912 7168 3.16026 0.79232 5.22595 24.3286 33.7056 33.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 510 0.000512 512 0.2 912 7168 3.1577 0.796192 4.66358 24.3262 33.1408 33.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 510 0.000512 512 0.2 912 7168 3.16496 0.792224 4.14083 24.3223 32.6202 32.7637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 510 0.000512 512 0.2 912 5376 3.44445 0.845824 3.46669 25.5644 33.5195 33.6578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 510 0.000512 512 0.2 912 5376 3.4401 0.844224 3.07418 25.5472 33.1021 33.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 510 0.000512 512 0.2 912 5376 3.44387 0.842784 2.75216 25.537 32.7781 32.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 510 0.000512 512 0.2 912 7168 3.17555 0.800224 4.09114 24.3995 32.6637 32.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 510 0.000512 512 0.2 912 7168 3.17232 0.800768 3.55376 24.3823 32.1064 32.2478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 48 510 0.000512 512 0.2 912 7168 3.17494 0.798624 3.27786 24.3996 31.8548 32.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 510 0.000512 512 0.2 912 10240 3.26451 0.884064 10.2571 26.3556 40.9644 41.1053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 510 0.000512 512 0.2 912 10240 3.25882 0.878592 8.84256 26.3574 39.5368 39.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 510 0.000512 512 0.2 912 8192 3.20134 0.821248 5.74458 25.0027 34.9701 35.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 510 0.000512 512 0.2 912 8192 3.20384 0.824384 5.1808 25.0074 34.4209 34.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 510 0.000512 512 0.2 912 6144 3.3287 0.823872 3.82442 25.074 33.2506 33.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 510 0.000512 512 0.2 912 6144 3.32643 0.82464 3.47738 25.0651 32.8993 33.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 510 0.000512 512 0.2 912 0 0.72784 0.01456 22.2913 23.1209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 48 510 0.000512 512 0.2 912 0 0.729216 0.015776 22.292 23.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 510 0.000512 512 0.2 912 6912 3.27293 0.821376 7.19226 24.9677 36.4594 36.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 510 0.000512 512 0.2 912 6912 3.27674 0.83088 6.81757 24.989 36.1185 36.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 510 0.000512 512 0.2 912 4608 3.39555 0.821632 3.7409 25.0152 33.178 33.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 510 0.000512 512 0.2 912 4608 3.39302 0.821952 3.59066 25.0133 33.0289 33.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 510 0.000512 512 0.2 912 0 0.765952 0.016384 23.4718 24.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 18 48 510 0.000512 512 0.2 912 0 0.7664 0.015872 23.4481 24.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 510 0.000512 512 0.2 912 0 0.825856 0.014336 25.067 25.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 18 48 510 0.000512 512 0.2 912 0 0.826048 0.015072 25.065 25.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 510 0.000512 512 0.2 912 7680 3.34922 1.40611 8.02154 26.0295 39.0415 39.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 510 0.000512 512 0.2 912 7680 3.35059 0.864256 7.5128 26.0196 37.9502 38.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 510 0.000512 512 0.2 912 5120 3.27802 0.79872 4.12384 24.3613 32.7646 32.9088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 510 0.000512 512 0.2 912 5120 3.27744 0.797856 3.95741 24.3647 32.5956 32.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 510 0.000512 512 0.2 912 7680 3.37405 0.866368 5.28467 26.1324 35.861 36.0007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 510 0.000512 512 0.2 912 7680 3.37443 0.864544 5.12 26.109 35.6693 35.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 510 0.000512 512 0.2 912 0 0.684384 0.014432 20.9591 21.7409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 48 510 0.000512 512 0.2 912 0 0.687424 0.016032 20.9652 21.7545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 510 0.000512 512 0.2 950 9216 3.30576 0.878592 8.2976 26.3342 39.017 39.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 510 0.000512 512 0.2 950 9216 3.30186 0.877568 7.75482 26.5609 38.7007 38.8424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 510 0.000512 512 0.2 950 9216 3.29997 0.877792 7.36154 26.3024 38.0443 38.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 510 0.000512 512 0.2 950 8192 3.37738 0.879072 5.22794 26.3608 36.0459 36.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 510 0.000512 512 0.2 950 8192 3.3743 0.878592 4.87606 26.3366 35.6684 35.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 510 0.000512 512 0.2 950 8192 3.3768 0.877568 4.62397 26.3387 35.4171 35.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 510 0.000512 512 0.2 950 6144 3.30666 0.823168 3.50208 24.9833 32.8202 32.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 510 0.000512 512 0.2 950 6144 3.30499 0.825056 3.23594 25.0026 32.5653 32.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 510 0.000512 512 0.2 950 6144 3.30019 0.825344 3.10288 25.0062 32.4304 32.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 510 0.000512 512 0.2 950 8960 3.30099 0.862304 7.77552 26.0028 38.1475 38.2873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 510 0.000512 512 0.2 950 8960 3.29686 0.864256 7.19754 26.0007 37.566 37.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 510 0.000512 512 0.2 950 8960 3.29485 0.864736 6.8791 25.994 37.2354 37.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 510 0.000512 512 0.2 950 7680 3.35213 0.864608 4.59907 25.9993 35.0132 35.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 510 0.000512 512 0.2 950 7680 3.3545 0.866304 4.30592 26.0032 34.7335 34.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 510 0.000512 512 0.2 950 7680 3.34867 0.862752 4.08339 26.024 34.52 34.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 510 0.000512 512 0.2 950 7680 3.37619 0.86208 4.04979 26.0489 34.5417 34.6865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 510 0.000512 512 0.2 950 7680 3.36941 0.868 3.79616 26.0312 34.263 34.4006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 510 0.000512 512 0.2 950 7680 3.37933 0.866144 3.87472 26.0283 34.3486 34.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 510 0.000512 512 0.2 950 5120 3.27766 0.798304 2.72547 24.3608 31.3646 31.5066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 510 0.000512 512 0.2 950 5120 3.27709 0.79872 2.50067 24.3451 31.1195 31.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 510 0.000512 512 0.2 950 5120 3.27731 0.799488 2.46518 24.3364 31.0813 31.2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 510 0.000512 512 0.2 950 9216 3.26394 0.8632 10.1434 25.9977 40.4708 40.6128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 510 0.000512 512 0.2 950 9216 3.26598 0.862208 8.44208 26 38.7695 38.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 510 0.000512 512 0.2 950 9216 3.26163 0.867264 7.77978 26.0031 38.1106 38.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 510 0.000512 512 0.2 950 6144 3.30358 0.823168 4.70941 25.0049 34.0428 34.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 510 0.000512 512 0.2 950 6144 3.29856 0.82176 4.23101 24.9996 33.5551 33.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 510 0.000512 512 0.2 950 6144 3.30179 0.82368 3.61914 25.0028 32.9487 33.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 510 0.000512 512 0.2 950 4608 3.39558 0.820736 3.15245 25.0187 32.5921 32.7385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 510 0.000512 512 0.2 950 4608 3.39091 0.821376 2.7191 25.0173 32.1459 32.2878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 510 0.000512 512 0.2 950 4608 3.39162 0.821248 2.41968 25.0156 31.8495 31.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 510 0.000512 512 0.2 950 6144 3.32909 0.825664 3.64272 25.0601 33.0603 33.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 510 0.000512 512 0.2 950 6144 3.32285 0.82496 3.16077 25.064 32.5718 32.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 510 0.000512 512 0.2 950 6144 3.3263 0.827392 2.88909 25.0765 32.3193 32.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 510 0.000512 512 0.2 950 7168 3.32662 0.83952 7.86528 25.4683 37.7048 37.8474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 510 0.000512 512 0.2 950 7168 3.32336 0.839168 6.62602 25.4927 36.4814 36.6251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 510 0.000512 512 0.2 950 7168 3.32659 0.836192 6.09456 25.4838 35.9435 36.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 510 0.000512 512 0.2 950 3584 3.35926 0.793408 2.85504 24.3256 31.5355 31.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 510 0.000512 512 0.2 950 3584 3.35962 0.794752 2.51709 24.3066 31.1811 31.3221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 510 0.000512 512 0.2 950 3584 3.36435 0.792704 2.26934 24.326 30.9466 31.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 510 0.000512 512 0.2 950 5376 3.44208 0.84224 3.52147 25.5444 33.5539 33.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 510 0.000512 512 0.2 950 5376 3.4384 0.844032 3.13562 25.5634 33.1846 33.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 510 0.000512 512 0.2 950 5376 3.44326 0.840448 2.79571 25.5678 32.8518 32.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 510 0.000512 512 0.2 950 0 0.79872 0.015584 24.3311 25.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 14 50 510 0.000512 512 0.2 950 0 0.796672 0.015968 24.3296 25.2273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 14 50 510 0.000512 512 0.2 950 0 0.798144 0.016032 24.3115 25.2083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 510 0.000512 512 0.2 950 8192 3.37216 0.876384 8.61037 26.3546 39.4151 39.5562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 510 0.000512 512 0.2 950 8192 3.38426 0.878208 7.69222 26.3317 38.4878 38.6291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 510 0.000512 512 0.2 950 4096 3.44378 0.82352 3.24464 25.0059 32.7218 32.8654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 510 0.000512 512 0.2 950 4096 3.44653 0.826592 2.99139 25.0256 32.4862 32.6301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 510 0.000512 512 0.2 950 6144 3.32835 0.825024 4.08192 25.0501 33.4885 33.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 510 0.000512 512 0.2 950 6144 3.32656 0.826272 3.73309 25.066 33.1535 33.3005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 510 0.000512 512 0.2 950 0 0.727776 0.015008 22.2995 23.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 50 510 0.000512 512 0.2 950 0 0.731136 0.014688 22.2761 23.1055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 510 0.000512 512 0.2 950 6912 3.27475 0.82496 7.81859 24.9679 37.0846 37.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 510 0.000512 512 0.2 950 6912 3.2728 0.823296 7.38861 24.9588 36.6467 36.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 510 0.000512 512 0.2 950 4608 3.39552 0.825568 4.02717 25.0102 33.467 33.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 510 0.000512 512 0.2 950 4608 3.39552 0.821248 3.89267 25.0144 33.326 33.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 510 0.000512 512 0.2 950 0 0.764 0.01568 23.4437 24.3077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 18 50 510 0.000512 512 0.2 950 0 0.76448 0.016064 23.4696 24.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 510 0.000512 512 0.2 950 0 0.828416 0.014976 25.0464 25.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 18 50 510 0.000512 512 0.2 950 0 0.827552 0.014176 25.0413 25.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 510 0.000512 512 0.2 950 0 0.770688 0.014656 23.5452 24.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 18 50 510 0.000512 512 0.2 950 0 0.768448 0.015808 23.5393 24.4129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 510 0.000512 512 0.2 950 7680 3.3528 0.864448 8.30477 26.0043 38.7234 38.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 510 0.000512 512 0.2 950 7680 3.35114 0.86464 7.90291 26.0234 38.3494 38.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 510 0.000512 512 0.2 950 5120 3.27898 0.799616 4.37594 24.3534 33.0081 33.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 510 0.000512 512 0.2 950 5120 3.2785 0.79872 4.14557 24.338 32.7664 32.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 510 0.000512 512 0.2 950 7680 3.37309 0.866304 5.54096 26.1263 36.1085 36.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 510 0.000512 512 0.2 950 7680 3.37536 0.867712 5.43155 26.1334 36.0147 36.1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 510 0.000512 512 0.2 950 0 0.685056 0.014784 20.9448 21.7307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 50 510 0.000512 512 0.2 950 0 0.6888 0.014912 20.9622 21.7509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 510 0.000512 512 0.2 960 9216 3.30333 0.880352 7.93523 26.3338 38.6569 38.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 510 0.000512 512 0.2 960 9216 3.30886 0.878496 7.2703 26.3363 37.9979 38.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 510 0.000512 512 0.2 960 9216 3.3049 0.878336 6.98224 26.3191 37.6825 37.8254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 510 0.000512 512 0.2 960 8192 3.37875 0.876544 4.87469 26.3333 35.6652 35.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 510 0.000512 512 0.2 960 8192 3.3745 0.87968 4.54768 26.3604 35.3626 35.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 510 0.000512 512 0.2 960 8192 3.37914 0.876768 4.31402 26.3271 35.1007 35.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 510 0.000512 512 0.2 960 6144 3.30298 0.821248 3.37885 25.0043 32.7034 32.8466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 510 0.000512 512 0.2 960 6144 3.30957 0.819968 3.09766 25.0045 32.4284 32.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 510 0.000512 512 0.2 960 6144 3.3047 0.821248 3.13683 24.985 32.45 32.5902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 510 0.000512 512 0.2 960 4096 3.43926 0.822176 2.43629 25.0058 31.9047 32.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 510 0.000512 512 0.2 960 4096 3.44266 0.825344 2.20077 25.0217 31.6922 31.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 510 0.000512 512 0.2 960 4096 3.43533 0.823456 2.2161 25.0094 31.6862 31.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 510 0.000512 512 0.2 960 7680 3.36397 0.863456 8.39293 25.9744 38.8011 38.9406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 510 0.000512 512 0.2 960 7680 3.36637 0.864256 7.0409 26.0019 37.4762 37.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 510 0.000512 512 0.2 960 7680 3.37347 0.862176 6.49952 25.9715 36.9032 37.0493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 510 0.000512 512 0.2 960 7680 3.35677 0.860896 5.8593 25.998 36.2744 36.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 510 0.000512 512 0.2 960 7680 3.35328 0.862208 5.25379 26.0201 35.692 35.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 510 0.000512 512 0.2 960 7680 3.35574 0.86208 4.52966 26.0041 34.9518 35.0962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 510 0.000512 512 0.2 960 7680 3.37414 0.863744 5.02989 26.0252 35.4967 35.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 510 0.000512 512 0.2 960 7680 3.37846 0.863808 4.34656 26.054 34.8415 34.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 510 0.000512 512 0.2 960 7680 3.37539 0.870272 3.85037 26.0184 34.3185 34.4649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 510 0.000512 512 0.2 960 5120 3.2783 0.799488 3.39344 24.3456 32.0232 32.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 510 0.000512 512 0.2 960 5120 3.27642 0.796704 2.95462 24.3404 31.5686 31.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 510 0.000512 512 0.2 960 5120 3.27309 0.796672 2.68048 24.3388 31.2939 31.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 510 0.000512 512 0.2 960 7680 3.3528 0.861056 8.37725 25.9805 38.7762 38.9219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 510 0.000512 512 0.2 960 7680 3.3569 0.862432 7.1039 25.9813 37.5113 37.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 510 0.000512 512 0.2 960 7680 3.35037 0.86768 6.61638 25.9865 37.0222 37.1615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 510 0.000512 512 0.2 960 6144 3.30429 0.821664 4.66051 24.9829 33.9677 34.1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 510 0.000512 512 0.2 960 6144 3.30582 0.821344 4.12826 24.981 33.4343 33.5785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 510 0.000512 512 0.2 960 6144 3.29798 0.821312 3.71731 24.9843 33.0235 33.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 510 0.000512 512 0.2 960 4608 3.39184 0.822976 3.34262 25.0366 32.7946 32.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 510 0.000512 512 0.2 960 4608 3.39062 0.822976 2.96253 25.0183 32.4013 32.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 510 0.000512 512 0.2 960 4608 3.392 0.821312 2.66384 25.0134 32.0925 32.2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 510 0.000512 512 0.2 960 6144 3.33155 0.822272 3.93981 25.0447 33.342 33.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 510 0.000512 512 0.2 960 6144 3.32918 0.822272 3.43411 25.0666 32.854 32.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 510 0.000512 512 0.2 960 6144 3.32733 0.821536 3.20138 25.0507 32.6058 32.7478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 510 0.000512 512 0.2 960 7680 3.37133 0.862208 4.40851 26.1314 34.9769 35.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 510 0.000512 512 0.2 960 7680 3.37325 0.866304 3.92694 26.1101 34.4701 34.6171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 510 0.000512 512 0.2 960 7680 3.37114 0.866304 3.70109 26.1066 34.2471 34.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 510 0.000512 512 0.2 960 7168 3.32774 0.838016 7.34122 25.4869 37.196 37.3417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 510 0.000512 512 0.2 960 7168 3.31875 0.838656 6.45203 25.47 36.2786 36.4193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 510 0.000512 512 0.2 960 3584 3.35952 0.794272 3.00992 24.3011 31.6647 31.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 510 0.000512 512 0.2 960 3584 3.36566 0.793952 2.74195 24.3286 31.4326 31.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 510 0.000512 512 0.2 960 5376 3.43712 0.844352 3.78461 25.5523 33.8202 33.9749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 510 0.000512 512 0.2 960 5376 3.43354 0.843392 3.38694 25.5571 33.4262 33.5647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 510 0.000512 512 0.2 960 0 0.796672 0.016384 24.3129 25.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 14 60 510 0.000512 512 0.2 960 0 0.799008 0.01584 24.3161 25.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 510 0.000512 512 0.2 960 0 0.796672 0.015136 24.3479 25.2459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 14 60 510 0.000512 512 0.2 960 0 0.79872 0.014752 24.3518 25.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 510 0.000512 512 0.2 960 8192 3.37741 0.877888 8.17235 26.3587 38.9883 39.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 510 0.000512 512 0.2 960 8192 3.38147 0.881088 7.36131 26.34 38.1668 38.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 510 0.000512 512 0.2 960 4096 3.44211 0.824416 3.41162 24.9978 32.8752 33.0158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 510 0.000512 512 0.2 960 4096 3.43795 0.823296 3.16563 25.0058 32.6372 32.7798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 510 0.000512 512 0.2 960 6144 3.32538 0.825344 4.36691 25.066 33.7857 33.9272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 510 0.000512 512 0.2 960 6144 3.32957 0.82144 3.96496 25.0449 33.3595 33.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 510 0.000512 512 0.2 960 0 0.729248 0.014912 22.2913 23.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 60 510 0.000512 512 0.2 960 0 0.729088 0.014912 22.3022 23.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 510 0.000512 512 0.2 960 0 0.684032 0.01488 20.9613 21.7454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 16 60 510 0.000512 512 0.2 960 0 0.68304 0.014944 20.9581 21.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 510 0.000512 512 0.2 960 8192 3.35789 0.878944 6.93875 26.3132 37.685 37.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 510 0.000512 512 0.2 960 8192 3.35808 0.878912 6.4168 26.3133 37.1697 37.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 510 0.000512 512 0.2 960 8192 3.36378 0.875136 6.91539 26.3365 37.6958 37.8388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 510 0.000512 512 0.2 960 8192 3.37773 0.878592 4.7936 26.3334 35.5842 35.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 510 0.000512 512 0.2 960 8192 3.37229 0.878688 4.49619 26.3414 35.2906 35.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 510 0.000512 512 0.2 960 8192 3.3768 0.878592 4.61354 26.3554 35.4172 35.5644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 510 0.000512 512 0.2 960 6144 3.30336 0.825344 3.37872 25.0079 32.7121 32.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 510 0.000512 512 0.2 960 6144 3.30874 0.825888 3.13462 24.9851 32.458 32.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 510 0.000512 512 0.2 960 6144 3.29994 0.823296 3.17542 25.0006 32.5063 32.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 510 0.000512 512 0.2 960 4096 3.44192 0.82656 2.53498 25.0256 32.0287 32.1699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 510 0.000512 512 0.2 960 4096 3.44538 0.824192 2.30627 25.003 31.784 31.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 510 0.000512 512 0.2 960 4096 3.44378 0.825088 2.27693 25.0029 31.7463 31.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 510 0.000512 512 0.2 960 7680 3.3648 0.866304 8.32474 25.9736 38.7337 38.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 510 0.000512 512 0.2 960 7680 3.36544 0.862368 6.99331 25.9981 37.424 37.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 510 0.000512 512 0.2 960 7680 3.36186 0.862816 6.48666 25.9819 36.8916 37.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 510 0.000512 512 0.2 960 7680 3.35578 0.864224 5.87245 26.0271 36.3198 36.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 510 0.000512 512 0.2 960 7680 3.35446 0.865888 5.23418 26.0264 35.6827 35.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 510 0.000512 512 0.2 960 7680 3.35437 0.864928 4.57088 26.0165 35.0104 35.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 510 0.000512 512 0.2 960 7680 3.37702 0.861024 4.88986 26.0232 35.3572 35.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 510 0.000512 512 0.2 960 7680 3.3727 0.864928 4.32822 26.0501 34.8163 34.9599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 510 0.000512 512 0.2 960 7680 3.37389 0.862368 3.85018 26.0499 34.3393 34.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 510 0.000512 512 0.2 960 5120 3.27792 0.79872 3.49034 24.3392 32.1127 32.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 510 0.000512 512 0.2 960 5120 3.28272 0.7968 3.02842 24.3415 31.6491 31.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 510 0.000512 512 0.2 960 5120 3.27782 0.801888 2.80256 24.3399 31.4191 31.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 510 0.000512 512 0.2 960 6400 3.4551 0.866304 3.90336 26.1014 34.531 34.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 510 0.000512 512 0.2 960 6400 3.45533 0.862208 3.4352 26.1044 34.0517 34.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 510 0.000512 512 0.2 960 6400 3.45597 0.86816 3.25101 26.1006 33.8762 34.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 510 0.000512 512 0.2 960 7680 3.35686 0.86448 8.17648 25.999 38.6036 38.7435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 510 0.000512 512 0.2 960 7680 3.35216 0.862208 6.96131 26.0054 37.3816 37.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 510 0.000512 512 0.2 960 6144 3.30301 0.823264 4.59882 25.006 33.9369 34.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 510 0.000512 512 0.2 960 6144 3.30733 0.82336 4.06224 24.9848 33.3793 33.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 510 0.000512 512 0.2 960 4608 3.39494 0.823296 3.41299 25.0356 32.8644 33.0137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 510 0.000512 512 0.2 960 4608 3.39421 0.827392 3.01667 25.0131 32.4507 32.5939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 510 0.000512 512 0.2 960 6144 3.32496 0.824864 4.07232 25.0744 33.4951 33.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 510 0.000512 512 0.2 960 6144 3.32611 0.824192 3.50861 25.0504 32.9056 33.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 510 0.000512 512 0.2 960 7680 3.3704 0.866304 4.44483 26.1346 35.0155 35.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 510 0.000512 512 0.2 960 7680 3.36787 0.866624 4.07693 26.1012 34.6147 34.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 510 0.000512 512 0.2 960 7168 3.31693 0.839648 7.06806 25.4685 36.8949 37.0395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 510 0.000512 512 0.2 960 7168 3.32054 0.840736 6.20566 25.4848 36.0562 36.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 510 0.000512 512 0.2 960 3584 3.35917 0.794624 3.06342 24.3043 31.721 31.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 510 0.000512 512 0.2 960 3584 3.35827 0.794752 2.81053 24.3044 31.47 31.6138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 510 0.000512 512 0.2 960 5376 3.43773 0.844832 3.8512 25.5649 33.9021 34.0439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 510 0.000512 512 0.2 960 5376 3.44483 0.843936 3.45974 25.5709 33.5228 33.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 510 0.000512 512 0.2 960 0 0.796672 0.015008 24.3341 25.2284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 14 64 510 0.000512 512 0.2 960 0 0.800224 0.014432 24.3154 25.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 510 0.000512 512 0.2 960 0 0.796896 0.014368 24.3535 25.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 14 64 510 0.000512 512 0.2 960 0 0.799008 0.014464 24.3724 25.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 510 0.000512 512 0.2 960 8192 3.37549 0.878592 8.03136 26.3585 38.8436 38.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 510 0.000512 512 0.2 960 8192 3.376 0.877312 7.23488 26.352 38.0396 38.1816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 510 0.000512 512 0.2 960 4096 3.44016 0.82432 3.5465 25.0229 33.0367 33.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 510 0.000512 512 0.2 960 4096 3.44448 0.823328 3.26074 25.0017 32.73 32.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 510 0.000512 512 0.2 960 6144 3.32842 0.825344 4.46794 25.0557 33.8743 34.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 510 0.000512 512 0.2 960 6144 3.32781 0.825344 4.09395 25.0677 33.5163 33.6634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 510 0.000512 512 0.2 960 0 0.728352 0.014336 22.2714 23.0987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 64 510 0.000512 512 0.2 960 0 0.72912 0.01488 22.2773 23.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 510 0.000512 512 0.2 960 0 0.686112 0.014336 20.9375 21.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 16 64 510 0.000512 512 0.2 960 0 0.686176 0.01552 20.964 21.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 510 0.000512 512 0.2 960 0 0.831456 0.014656 25.1035 26.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 16 64 510 0.000512 512 0.2 960 0 0.831488 0.014592 25.1023 26.0305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 510 0.000512 512 0.2 1024 2560 3.71581 0.876192 2.55526 26.3039 33.6504 33.7939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 510 0.000512 512 0.2 1024 2560 3.71318 0.876832 2.3401 26.3235 33.4495 33.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 510 0.000512 512 0.2 1024 2560 3.71731 0.876544 2.44346 26.2992 33.5415 33.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 510 0.000512 512 0.2 1024 2048 3.73856 0.880768 2.59587 26.3142 33.7342 33.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 510 0.000512 512 0.2 1024 2048 3.7328 0.877472 2.30826 26.318 33.434 33.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 510 0.000512 512 0.2 1024 2048 3.75104 0.878272 2.20573 26.3405 33.3764 33.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 510 0.000512 512 0.2 1024 2048 3.75037 0.8792 2.01427 26.3585 33.2004 33.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 128 510 0.000512 512 0.2 1024 0 0.82368 0.01584 24.9338 25.8602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 8 128 510 0.000512 512 0.2 1024 0 0.825344 0.016064 24.9318 25.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 128 510 0.000512 512 0.2 1024 0 0.825344 0.014336 24.9615 25.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 8 128 510 0.000512 512 0.2 1024 0 0.823008 0.015488 24.9368 25.8576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 8 128 510 0.000512 512 0.2 1024 0 0.825344 0.01504 24.9803 25.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 8 128 510 0.000512 512 0.2 1024 0 0.82544 0.014912 24.9814 25.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 60 510 0.000512 512 0.2 960 0 0.79808 0.01632 24.3112 25.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 8 60 510 0.000512 512 0.2 960 0 0.79872 0.01648 24.3131 25.2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 14 8 60 510 0.000512 512 0.2 960 0 0.79872 0.015488 24.3132 25.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 510 0.000512 512 0.2 960 0 0.796672 0.016032 24.335 25.2327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 8 64 510 0.000512 512 0.2 960 0 0.797344 0.016096 24.3168 25.2181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 14 8 64 510 0.000512 512 0.2 960 0 0.798848 0.016384 24.3212 25.2237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 510 0.000512 512 0.2 950 0 0.800768 0.014336 24.3705 25.2753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 10 50 510 0.000512 512 0.2 950 0 0.799264 0.014336 24.3497 25.2479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 14 10 50 510 0.000512 512 0.2 950 0 0.799008 0.015104 24.3727 25.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 510 0.000512 512 0.2 912 0 0.79872 0.014336 24.3527 25.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 10 48 510 0.000512 512 0.2 912 0 0.79872 0.014336 24.3507 25.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 14 10 48 510 0.000512 512 0.2 912 0 0.799712 0.014336 24.3556 25.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 510 0.000512 512 0.2 928 8192 3.20624 0.822464 3.46221 25.0045 32.6918 32.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 510 0.000512 512 0.2 928 8192 3.19898 0.82592 3.31053 25.0054 32.5432 32.6896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 510 0.000512 512 0.2 928 8192 3.20157 0.82192 3.20874 25.0078 32.4367 32.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 510 0.000512 512 0.2 928 8192 3.21034 0.824544 3.98093 25.0231 33.2404 33.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 510 0.000512 512 0.2 928 0 0.68768 0.014336 21.0578 21.8468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 20 32 510 0.000512 512 0.2 928 0 0.68752 0.015456 21.0507 21.8384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 12 20 32 510 0.000512 512 0.2 928 0 0.687872 0.015104 21.0659 21.8523
