---
layout: default
title: Lectures
nav: lectures
---

##Lectures 

###Lecture Schedule

|  Lec      |                                          Topic                                                             |    Slides   | 
| :-------: | :--------------------------------------------------------------------------------------------------------- | ----------- | 
| **1**     | Course Overview &ndash;<br>Digital Logic Review  | [[Overview](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit0_Intro.pdf)]<br>[[Digital Logic Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit1_LogicReview_Notes.pdf)]<br>[[Digital Logic Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit1_LogicReview.pdf)] |
| **2**     | Constrol Unit Design                             | Previous Slide Unit | 
| **3**     | Verilog Review                                   | [[PDF](http://ee.usc.edu/~redekopp/ee457/slides/VerilogDiscussion.pdf)]        | 
| **4**     | Performance Metrics / Fixed Point Arithmetic     | [[Performance Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit2_Performance_Notes.pdf)]<br>
                                                                 [[Performance Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit2_Performance.pdf)]<br>
                                                                 [[Performance Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit4a_FixedPoint_Notes.pdf)]<br>
                                                                 [[Performance Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit4a_FixedPoint.pdf)] | 
| **5**     | Insruction Sets / MIPS ISA                       | [[ISA Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit3_ISA_Notes.pdf)]<br>
                                                                 [[ISA Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit3_ISA.pdf)] | 
| **6**     | More IPS ISA                                     | Previous Slide Unit | 
| **7**     | Computer Arithmetic                              | [[Adders Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit4b_FastAdders_Notes.pdf)]<br>
                                                                 [[Adders Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit4b_FastAdders.pdf)]<br>
                                                                 [[Multipliers Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit4c_FastMultipliers_Notes.pdf)]<br>
                                                                 [[Multipliers Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit4c_FastMultipliers.pdf |  
| **8**     | Single-Cycle CPU                                 | [[Single Cyle Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit3_SingleCycle_Notes.pdf)]<br>
                                                                 [[Single Cycle Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit3_SingleCycle.pdf)] |
| **9**     | Pipelined Processor Design                       | [[Pipelining Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit6a_Pipelining_Notes.pdf)]<br>
                                                                 [[Pipelining Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit6a_Pipelining.pdf)] |
| **10**    | Hazard Detection, Forwarding, Branch Delay Slots | [[Data Hazards Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit6b_DataHazards_Notes.pdf)]<br>
                                                                 [[Data Hazards Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit6b_DataHazards.pdf)]<br>
                                                                 [[Control Hazards Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit6c_ControlHazards_Notes.pdf)]<br>
                                                                 [[Control Hazards Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit6c_ControlHazards.pdf |  
| **11**    | Cache Performance                                | [[Cache Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit7a_Cache_Notes.pdf)]<br>
                                                                 [[Cache Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit7a_Cache.pdf)] |
| **12**    | Cache Mapping Schemes                            | Previous Slide Unit | 
| **13**    | **Midterm**                                      | |
| **14**    | Cache and Main Memory Organization               | [[Memory Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit7b_Interleaving_Notes.pdf)]<br>
                                                                 [[Memory Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit7b_Interleaving.pdf)] |
| **15**    | Virtual Memory                                   | [[VM Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit7c_VirtualMem_Notes.pdf)]<br>
                                                                 [[VM Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit7c_VirtualMem.pdf)] |
| **16**    | Virtual Memory (cont.) / TLB's                   | Previous Slide Unit | 
| **17**    | Exceptions & Out-of-Order Execution              | [[Exceptions Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit8_Exceptions_Notes.pdf)]<br>
                                                                 [[Exceptions Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit8_Exceptions.pdf)]<br>
                                                                 [[OoO Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit9a_OoO_Notes.pdf)]<br>
                                                                 [[OoO Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit9a_OoO.pdf |  
| **18**    | Tomasulo Algorithm & Branch Prediction           | [[Spec. Exec. Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit9b_Speculation_Notes.pdf)]<br>
                                                                 [[Spec. Exce. Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit9b_Speculation.pdf |  
| **19**    | Thread Level Parallelism & Cache Coherency       | [[Threading Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit9c_CMT_Notes.pdf)]<br>
                                                                 [[Threading Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit9c_CMT.pdf)]<br>
                                                                 [[Coherence Notes](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit10_Coherence_Notes.pdf)]<br>
                                                                 [[Coherence Complete](http://ee.usc.edu/~redekopp/ee457/slides/EE457Unit10_Coherence.pdf |  
| **20**    | Final                                            |                                                                                 |


Unit 0 - Course Overview
Unit 1 - Digital Design Review Unit 1 - Digital Design Review item options
Hide Details
Unit 1 - Digital Design Completed Slides Unit 1 - Digital Design Completed Slides item options
Hide Details
Verilog Review Verilog Review item options
Hide Details
Unit 2 - Performance Notes Unit 2 - Performance Notes item options
Hide Details
Unit 3 - Instruction Sets Notes Unit 3 - Instruction Sets Notes item options
Hide Details
Unit 3 - Instruction Sets Unit 3 - Instruction Sets item options
Hide Details
Unit 4a - Fixed Point Arithmetic and ALUs Notes Unit 4a - Fixed Point Arithmetic and ALUs Notes item options
Hide Details
Unit 4a - Fixed Point Arithmetic and ALUs Unit 4a - Fixed Point Arithmetic and ALUs item options
Hide Details
Unit 4b - Fast Adder Notes Unit 4b - Fast Adder Notes item options
Hide Details
Unit 4b - Fast Adders Unit 4b - Fast Adders item options
Hide Details
Unit 5 - Single Cycle CPU Notes Unit 5 - Single Cycle CPU Notes item options
Hide Details
Unit 5 - Single Cycle CPU Unit 5 - Single Cycle CPU item options
Hide Details
Unit 6a - Pipelining Notes Unit 6a - Pipelining Notes item options
Hide Details
Unit 6a - Pipelining Unit 6a - Pipelining item options
Hide Details
Unit 6b - Data Hazards Notes Unit 6b - Data Hazards Notes item options
Hide Details
Unit 6b - Data Hazards Unit 6b - Data Hazards item options
Hide Details
Unit 6b - Control Hazards Notes Unit 6b - Control Hazards Notes item options
Hide Details
Unit 6b - Control Hazards Unit 6b - Control Hazards item options
Hide Details
Unit7a - Cache Notes Unit7a - Cache Notes item options
Hide Details
Unit7a - Cache Unit7a - Cache item options
Hide Details
Unit7b - Interleaving Notes Unit7b - Interleaving Notes item options
Hide Details
Unit7b - Interleaving Unit7b - Interleaving item options
Hide Details
Unit7c - Virtual Memory Notes Unit7c - Virtual Memory Notes item options
Hide Details
Unit7c - Virtual Memory Unit7c - Virtual Memory item options
Hide Details
Unit8 - Exceptions Notes Unit8 - Exceptions Notes item options
Hide Details
Unit8 - Exceptions Unit8 - Exceptions item options
Hide Details
Unit9a - Out-of-Order Execution Notes Unit9a - Out-of-Order Execution Notes item options
Hide Details
Unit9a - Out-of-Order Execution Unit9a - Out-of-Order Execution item options
Hide Details
Unit9b - In-Order Commit & Speculation Notes Unit9b - In-Order Commit & Speculation Notes item options
Hide Details
Unit9b - In-Order Commit & Speculation Unit9b - In-Order Commit & Speculation item options
Hide Details
Unit9c - CMP & CMT Notes Unit9c - CMP & CMT Notes item options
Hide Details
Unit9c - CMP & CMT Unit9c - CMP & CMT item options
Hide Details
Unit10 - Cache Coherency Protocol Notes Unit10 - Cache Coherency Protocol Notes item options
Hide Details
Unit10 - Cache Coherency Protocols Unit10 - Cache Coherency Protocols item options
Hide Details