// Seed: 3703420798
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1,
    input  supply1 id_2,
    output uwire   id_3,
    output supply0 id_4,
    output uwire   id_5
);
  tri0 id_7 = id_2;
  and (id_5, id_8, id_2, id_1, id_9, id_7);
  wire id_8;
  assign id_7 = 1;
  wire id_9;
  assign id_0 = 1;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8, id_9, id_8, id_8, id_9, id_9, id_8
  );
endmodule
