<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DSP/BIOSLink: dm648_hal_pci.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">vobs</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">rtenv</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000002.html">dsplink</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000003.html">product</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000004.html">export</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000005.html">dsplink_1_65_00_03</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000006.html">dsplink</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000007.html">temp</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000008.html">dsplink_1_65_00_03</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000009.html">gpp</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000010.html">inc</a></div>
<h1>dm648_hal_pci.h File Reference</h1>Hardware Abstraction Layer for PC-DM648 PCI interface. Defines interfaces to initialize the PCI interface. <a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="gpp_2inc_2dsplink_8h-source.html">dsplink.h</a>&gt;</code><br>
<code>#include &lt;<a class="el" href="dm648__hal_8h-source.html">dm648_hal.h</a>&gt;</code><br>

<p>
Include dependency graph for dm648_hal_pci.h:
<p>
This graph shows which files directly or indirectly include this file:
<p>
<a href="dm648__hal__pci_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM648__devRegs__tag.html">DM648_devRegs_tag</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM648__ddrRegs.html">DM648_ddrRegs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM648__paramEntry__tags.html">DM648_paramEntry_tags</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM648__edmaRegs__tag.html">DM648_edmaRegs_tag</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM648__pciRegs__tag.html">DM648_pciRegs_tag</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM648__HalPciPhyObj__tag.html">DM648_HalPciPhyObj_tag</a></td></tr>

<tr><td colspan="2"><br><h2>DM648_devRegs</h2></td></tr>
<tr><td colspan="2">Register Overlay Structure for Device config registers. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM648__devRegs__tag.html">DM648_devRegs_tag</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a32">DM648_devRegs</a></td></tr>

<tr><td colspan="2"><br><h2>DM648_paramEntry</h2></td></tr>
<tr><td colspan="2">Register Overlay Structure for PARAMENTRY. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM648__paramEntry__tags.html">DM648_paramEntry_tags</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a33">DM648_paramEntry</a></td></tr>

<tr><td colspan="2"><br><h2>DM648_edmaRegs</h2></td></tr>
<tr><td colspan="2">Register Overlay Structure for EDMA. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM648__edmaRegs__tag.html">DM648_edmaRegs_tag</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a34">DM648_edmaRegs</a></td></tr>

<tr><td colspan="2"><br><h2>DM648_pciRegs</h2></td></tr>
<tr><td colspan="2">PCI Back end register overlay structure. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM648__pciRegs__tag.html">DM648_pciRegs_tag</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a35">DM648_pciRegs</a></td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a0">DM648_HAL_PCI_H</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a1">NUM_BARS</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of BAR registers. ============================================================================.  <a href="#a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a2">PCI33_DMA_MAXTHROUGHPUT</a>&nbsp;&nbsp;&nbsp;132u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum through put of PCI interface. ============================================================================.  <a href="#a2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a3">SCRATCH_BAR_NUMBER</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BAR number for scratch. ============================================================================.  <a href="#a3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a4">DDR_REGS_BAR_NO</a>&nbsp;&nbsp;&nbsp;1u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number for the BAR register used for DDR EMIF register access. ============================================================================.  <a href="#a4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a5">CFG_REGS_BAR_NO</a>&nbsp;&nbsp;&nbsp;2u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number for the BAR register used for register access. ============================================================================.  <a href="#a5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a6">RWMEM_BAR_NO</a>&nbsp;&nbsp;&nbsp;4u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number for the BAR register used for L1DRAM access. ============================================================================.  <a href="#a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a7">SHMEM_BAR_NO</a>&nbsp;&nbsp;&nbsp;5u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number for the BAR register used for shared memory access. ============================================================================.  <a href="#a7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a8">LPSC_GEM</a>&nbsp;&nbsp;&nbsp;33u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Module number for GEM. ============================================================================.  <a href="#a8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a9">LPSC_EDMA_TPCC</a>&nbsp;&nbsp;&nbsp;0u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Module number for EDMA TPCC. ============================================================================.  <a href="#a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a10">LPSC_DDR</a>&nbsp;&nbsp;&nbsp;7u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Module number for DDR. ============================================================================.  <a href="#a10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a11">DM648_BAR2_BASE</a>&nbsp;&nbsp;&nbsp;0x02000000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Default value contained in BAR2. ============================================================================.  <a href="#a11"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a12">DM648_PCIMEM_BASE</a>&nbsp;&nbsp;&nbsp;0x40000000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PCI memory base in GEM memory space. ============================================================================.  <a href="#a12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a13">DM648_DEVREG_BASE</a>&nbsp;&nbsp;&nbsp;0x02049000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of Device config registers. ============================================================================.  <a href="#a13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a14">DM648_EDMAREG_BASE</a>&nbsp;&nbsp;&nbsp;0x02A00000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of EDMA registers. ============================================================================.  <a href="#a14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a15">DM648_DDRREG_BASE</a>&nbsp;&nbsp;&nbsp;0x78000000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of DDR PHY registers. ============================================================================.  <a href="#a15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a16">DM648_MDCTL_BASE</a>&nbsp;&nbsp;&nbsp;0x02046A00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of MDCTL registers. ============================================================================.  <a href="#a16"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a17">DM648_MDSTAT_BASE</a>&nbsp;&nbsp;&nbsp;0x02046800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of MDSTAT registers. ============================================================================.  <a href="#a17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a18">DM648_PTCMD_BASE</a>&nbsp;&nbsp;&nbsp;0x02046120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of MDCTL register. ============================================================================.  <a href="#a18"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a19">DM648_PTSTAT_BASE</a>&nbsp;&nbsp;&nbsp;0x02046128</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of MDCTL registers. ============================================================================.  <a href="#a19"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a20">DM648_PCIREG_BASE</a>&nbsp;&nbsp;&nbsp;0x02048400u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of PCI backend registers. ============================================================================.  <a href="#a20"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a21">DM648_SOFTINT0_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask for generating soft int0 (DSP-&gt;GPP) ============================================================================.  <a href="#a21"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a22">DM648_SOFTINT1_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask for generating soft int1 (GPP-&gt;DSP) ============================================================================.  <a href="#a22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a23">DM648_LRESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask for reseting/releasing GEM. ============================================================================.  <a href="#a23"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a24">DM648_INTSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bitmask for Interrupt status (DSP-&gt;GPP) ============================================================================.  <a href="#a24"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a25">DM648_BOOTCMPLTBC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bitmask for Setting BC bit in BOOTCOMPLT register. ============================================================================.  <a href="#a25"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a26">DM648_PCIADLEN</a>&nbsp;&nbsp;&nbsp;0x00800000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Length each segment of addressable PCI Space.. ============================================================================.  <a href="#a26"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a27">DM648_PCIADWRBITMASK</a>&nbsp;&nbsp;&nbsp;0xFF800000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask indicating writeable bits in PCI Address Window registers. ============================================================================.  <a href="#a27"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a28">DM648_PAGEWRBITMASK</a>&nbsp;&nbsp;&nbsp;0xFF800000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask indicating writeable bits in PCI Base Address Mask Register5. ============================================================================.  <a href="#a28"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a29">HAL_CONFIGURE_MAP</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Value indicating mapping has to be done. ============================================================================.  <a href="#a29"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a30">HAL_CONFIGURE_UNMAP</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Value indicating unmapping has to be done. ============================================================================.  <a href="#a30"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm648__hal__pci_8h.html#a31">HAL_CONFIGURE_SET</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Value indicating simply set the dsp for the given address. ============================================================================.  <a href="#a31"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Hardware Abstraction Layer for PC-DM648 PCI interface. Defines interfaces to initialize the PCI interface. 
<p>
============================================================================<p>
<dl compact><dt><b>Path:</b></dt><dd>/db/swcoe_asp/DSPLINK_Build/dsplink_linux_1_65_00_03/dsplink/gpp/inc/sys/arch/DM648/</dd></dl>
<dl compact><dt><b>Version:</b></dt><dd>1.65.00.03 ============================================================================ </dd></dl>
<dl compact><dt><b>Copyright:</b></dt><dd>Copyright (C) 2002-2009, Texas Instruments Incorporated - <a href="http://www.ti.com/">http://www.ti.com/</a></dd></dl>
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:<p>
* Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.<p>
* Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.<p>
* Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.<p>
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ============================================================================
<p>
Definition in file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.<hr><h2>Define Documentation</h2>
<a class="anchor" name="a5"></a><!-- doxytag: member="dm648_hal_pci.h::CFG_REGS_BAR_NO" ref="a5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define CFG_REGS_BAR_NO&nbsp;&nbsp;&nbsp;2u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number for the BAR register used for register access. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>CFG_REGS_BAR_NO</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00099">99</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a4"></a><!-- doxytag: member="dm648_hal_pci.h::DDR_REGS_BAR_NO" ref="a4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DDR_REGS_BAR_NO&nbsp;&nbsp;&nbsp;1u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number for the BAR register used for DDR EMIF register access. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DDR_REGS_BAR_NO</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00090">90</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a11"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_BAR2_BASE" ref="a11" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_BAR2_BASE&nbsp;&nbsp;&nbsp;0x02000000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Default value contained in BAR2. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_BAR2_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00147">147</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a25"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_BOOTCMPLTBC_MASK" ref="a25" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_BOOTCMPLTBC_MASK&nbsp;&nbsp;&nbsp;0x00000001u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bitmask for Setting BC bit in BOOTCOMPLT register. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_BOOTCMPLTBC_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00260">260</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a15"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_DDRREG_BASE" ref="a15" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_DDRREG_BASE&nbsp;&nbsp;&nbsp;0x78000000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of DDR PHY registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_DDRREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00179">179</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a13"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_DEVREG_BASE" ref="a13" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_DEVREG_BASE&nbsp;&nbsp;&nbsp;0x02049000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of Device config registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_DEVREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00163">163</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a14"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_EDMAREG_BASE" ref="a14" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_EDMAREG_BASE&nbsp;&nbsp;&nbsp;0x02A00000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of EDMA registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_EDMAREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00171">171</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a0"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_HAL_PCI_H" ref="a0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_HAL_PCI_H          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00045">45</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a24"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_INTSTATUS_MASK" ref="a24" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_INTSTATUS_MASK&nbsp;&nbsp;&nbsp;0x00080000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bitmask for Interrupt status (DSP-&gt;GPP) ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_INTSTATUS_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00252">252</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a23"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_LRESET_MASK" ref="a23" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_LRESET_MASK&nbsp;&nbsp;&nbsp;0x00000100u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask for reseting/releasing GEM. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_LRESET_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00244">244</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a16"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_MDCTL_BASE" ref="a16" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_MDCTL_BASE&nbsp;&nbsp;&nbsp;0x02046A00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of MDCTL registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_MDCTL_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00187">187</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a17"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_MDSTAT_BASE" ref="a17" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_MDSTAT_BASE&nbsp;&nbsp;&nbsp;0x02046800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of MDSTAT registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_MDSTAT_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00195">195</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a28"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PAGEWRBITMASK" ref="a28" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_PAGEWRBITMASK&nbsp;&nbsp;&nbsp;0xFF800000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask indicating writeable bits in PCI Base Address Mask Register5. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_PAGEWRBITMASK</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00284">284</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a26"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PCIADLEN" ref="a26" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_PCIADLEN&nbsp;&nbsp;&nbsp;0x00800000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Length each segment of addressable PCI Space.. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_PCIADLEN</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00268">268</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a27"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PCIADWRBITMASK" ref="a27" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_PCIADWRBITMASK&nbsp;&nbsp;&nbsp;0xFF800000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask indicating writeable bits in PCI Address Window registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_PCIADWRBITMASK</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00276">276</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a12"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PCIMEM_BASE" ref="a12" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_PCIMEM_BASE&nbsp;&nbsp;&nbsp;0x40000000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCI memory base in GEM memory space. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_PCIMEM_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00155">155</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a20"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PCIREG_BASE" ref="a20" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_PCIREG_BASE&nbsp;&nbsp;&nbsp;0x02048400u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of PCI backend registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_PCIREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00219">219</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a18"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PTCMD_BASE" ref="a18" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_PTCMD_BASE&nbsp;&nbsp;&nbsp;0x02046120          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of MDCTL register. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_PTCMD_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00203">203</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a19"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_PTSTAT_BASE" ref="a19" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_PTSTAT_BASE&nbsp;&nbsp;&nbsp;0x02046128          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of MDCTL registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_PTSTAT_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00211">211</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a21"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_SOFTINT0_MASK" ref="a21" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_SOFTINT0_MASK&nbsp;&nbsp;&nbsp;0x01000000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask for generating soft int0 (DSP-&gt;GPP) ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_SOFTINT0_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00228">228</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a22"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_SOFTINT1_MASK" ref="a22" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM648_SOFTINT1_MASK&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask for generating soft int1 (GPP-&gt;DSP) ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM648_SOFTINT1_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00236">236</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a29"></a><!-- doxytag: member="dm648_hal_pci.h::HAL_CONFIGURE_MAP" ref="a29" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define HAL_CONFIGURE_MAP&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Value indicating mapping has to be done. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>HAL_CONFIGURE_MAP</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00292">292</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a31"></a><!-- doxytag: member="dm648_hal_pci.h::HAL_CONFIGURE_SET" ref="a31" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define HAL_CONFIGURE_SET&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Value indicating simply set the dsp for the given address. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>HAL_CONFIGURE_SETP</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00308">308</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a30"></a><!-- doxytag: member="dm648_hal_pci.h::HAL_CONFIGURE_UNMAP" ref="a30" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define HAL_CONFIGURE_UNMAP&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Value indicating unmapping has to be done. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>HAL_CONFIGURE_UNMAP</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00300">300</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a10"></a><!-- doxytag: member="dm648_hal_pci.h::LPSC_DDR" ref="a10" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LPSC_DDR&nbsp;&nbsp;&nbsp;7u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module number for DDR. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>LPSC_DDR</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00139">139</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a9"></a><!-- doxytag: member="dm648_hal_pci.h::LPSC_EDMA_TPCC" ref="a9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LPSC_EDMA_TPCC&nbsp;&nbsp;&nbsp;0u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module number for EDMA TPCC. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>LPSC_EDMA_TPCC</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00131">131</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a8"></a><!-- doxytag: member="dm648_hal_pci.h::LPSC_GEM" ref="a8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LPSC_GEM&nbsp;&nbsp;&nbsp;33u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module number for GEM. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>LPSC_GEM</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00123">123</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a1"></a><!-- doxytag: member="dm648_hal_pci.h::NUM_BARS" ref="a1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define NUM_BARS&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of BAR registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>NUM_BARS</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00066">66</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a2"></a><!-- doxytag: member="dm648_hal_pci.h::PCI33_DMA_MAXTHROUGHPUT" ref="a2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PCI33_DMA_MAXTHROUGHPUT&nbsp;&nbsp;&nbsp;132u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Maximum through put of PCI interface. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>PCI33_DMA_MAXTHROUGHPUT</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00074">74</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a6"></a><!-- doxytag: member="dm648_hal_pci.h::RWMEM_BAR_NO" ref="a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RWMEM_BAR_NO&nbsp;&nbsp;&nbsp;4u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number for the BAR register used for L1DRAM access. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>RWMEM_BAR_NO</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00107">107</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a3"></a><!-- doxytag: member="dm648_hal_pci.h::SCRATCH_BAR_NUMBER" ref="a3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define SCRATCH_BAR_NUMBER&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BAR number for scratch. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>SCRATCH_BAR_NUMBER</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00082">82</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a7"></a><!-- doxytag: member="dm648_hal_pci.h::SHMEM_BAR_NO" ref="a7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define SHMEM_BAR_NO&nbsp;&nbsp;&nbsp;5u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number for the BAR register used for shared memory access. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>SHMEM_BAR_NO</dd></dl>

<p>
Definition at line <a class="el" href="dm648__hal__pci_8h-source.html#l00115">115</a> of file <a class="el" href="dm648__hal__pci_8h-source.html">dm648_hal_pci.h</a>.    </td>
  </tr>
</table>
<hr><h2>Typedef Documentation</h2>
<a class="anchor" name="a32"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_devRegs" ref="a32" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM648__devRegs__tag.html">DM648_devRegs_tag</a>  <a class="el" href="structDM648__devRegs__tag.html">DM648_devRegs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a class="anchor" name="a34"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_edmaRegs" ref="a34" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM648__edmaRegs__tag.html">DM648_edmaRegs_tag</a>  <a class="el" href="structDM648__edmaRegs__tag.html">DM648_edmaRegs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a class="anchor" name="a33"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_paramEntry" ref="a33" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM648__paramEntry__tags.html">DM648_paramEntry_tags</a>  <a class="el" href="structDM648__paramEntry__tags.html">DM648_paramEntry</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a class="anchor" name="a35"></a><!-- doxytag: member="dm648_hal_pci.h::DM648_pciRegs" ref="a35" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM648__pciRegs__tag.html">DM648_pciRegs_tag</a>  <a class="el" href="structDM648__pciRegs__tag.html">DM648_pciRegs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Fri Jul 16 14:34:06 2010 for DSP/BIOSLink by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.4 </small></address>
</body>
</html>
