#include <arch/barrier.hpp>
#include <arch/bit.hpp>
#include <helix/ipc.hpp>
#include <helix/memory.hpp>

#include "controller.hpp"
#include "queue.hpp"
#include "spec.hpp"

PciExpressQueue::PciExpressQueue(
    PciExpressController *controller,
    unsigned int qid,
    unsigned int depth,
    arch::mem_space doorbells,
    size_t interruptVector
)
: Queue(controller, qid, depth),
  doorbells_(doorbells),
  sqTail_(0),
  cqHead_(0),
  cqPhase_(1),
  interruptVector_{interruptVector} {}

async::result<void> PciExpressQueue::init() {
	auto align = 0x1000;
	size_t sqSize = ((depth_ << 6) + align - 1) & ~size_t(align - 1);
	size_t cqSize = ((depth_ * sizeof(spec::CompletionEntry)) + align - 1) & ~size_t(align - 1);

	cq_ = arch::dma_buffer{&controller_->memoryPool(), cqSize};
	cqes_ = reinterpret_cast<spec::CompletionEntry *>(cq_.data());
	memset(cqes_, 0, cqSize);

	sq_ = arch::dma_buffer{&controller_->memoryPool(), sqSize};
	sqCmds_ = sq_.data();

	co_return;
}

async::detached PciExpressQueue::run() {
	submitPendingLoop();

	co_return;
}

int PciExpressQueue::handleIrq() {
	using arch::convert_endian;
	using arch::endian;

	int found = 0;
	spec::CompletionEntry *cqe = &cqes_[cqHead_];

	while ((convert_endian<endian::little>(cqe->status.status) & 1) == cqPhase_) {
		found++;

		auto status = spec::CompletionStatus{convert_endian<endian::little>(cqe->status.status)};
		auto slot = cqe->commandId;
		assert(slot < queuedCmds_.size());
		assert(queuedCmds_[slot]);

		std::unique_ptr<Command> cmd = std::move(queuedCmds_[slot]);
		cmd->complete(status, cqe->result);

		if (++cqHead_ == depth_) {
			cqHead_ = 0;
			cqPhase_ ^= 1;
		}

		cqe = &cqes_[cqHead_];
	}

	if (commandsInFlight_ == depth_ && found > 0)
		freeSlotDoorbell_.raise();

	commandsInFlight_ -= found;

	if (found)
		doorbells_.store(arch::scalar_register<uint32_t>{0x4}, cqHead_);

	return found;
}

async::result<size_t> Queue::findFreeSlot() {
	if (commandsInFlight_ >= depth_)
		co_await freeSlotDoorbell_.async_wait();

	for (size_t i = 0; i < queuedCmds_.size(); i++) {
		if (!queuedCmds_[i]) {
			co_return i;
		}
	}

	assert(!"Command queue is full.");
	co_return 0;
}

async::detached PciExpressQueue::submitPendingLoop() {
	while (true) {
		auto cmd = co_await pendingCmdQueue_.async_get();
		assert(cmd);
		co_await submitCommandToDevice(std::move(cmd.value()));
	}
}

async::result<void> PciExpressQueue::submitCommandToDevice(std::unique_ptr<Command> cmd) {
	auto slot = co_await findFreeSlot();

	auto &cmdBuf = cmd->getCommandBuffer();
	cmdBuf.common.commandId = (uint16_t)slot;

	memcpy((uint8_t *)sqCmds_ + (sqTail_ << 6), &cmdBuf, sizeof(spec::Command));

	arch::dma_barrier barrier{true};
	barrier.writeback((uint8_t *) sqCmds_ + (sqTail_ << 6), sizeof(spec::Command));

	if (++sqTail_ == depth_)
		sqTail_ = 0;
	doorbells_.store(arch::scalar_register<uint32_t>{0}, sqTail_);

	queuedCmds_[slot] = std::move(cmd);
	commandsInFlight_++;
}

async::result<Command::Result> PciExpressQueue::submitCommand(std::unique_ptr<Command> cmd) {
	auto future = cmd->getFuture();

	pendingCmdQueue_.put(std::move(cmd));
	co_return *(co_await future.get());
}
