<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/84960381696</prism:url><dc:identifier>SCOPUS_ID:84960381696</dc:identifier><eid>2-s2.0-84960381696</eid><dc:title>High-performance computing on a honeycomb architecture</dc:title><prism:aggregationType>Book Series</prism:aggregationType><srctype>k</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>3</citedby-count><prism:publicationName>Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)</prism:publicationName><dc:publisher>Springer Verlagservice@springer.de</dc:publisher><source-id>25674</source-id><prism:isbn>9783540573142</prism:isbn><prism:issn>16113349 03029743</prism:issn><prism:volume>734 LNCS</prism:volume><prism:startingPage>1</prism:startingPage><prism:endingPage>13</prism:endingPage><prism:pageRange>1-13</prism:pageRange><prism:coverDate>1993-01-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><publishercopyright>© 1993, Springer Verlag. All rights reserved.</publishercopyright><ce:para>We explore time and space optimization problems involved in the mapping of parallel algorithms onto a honeycomb architecture. When a well-known mapping is used, mapped algorithms generally exhibit execution slow-down and require too large area. We design several optimization techniques and enhance the mapping process. Experimental results show more than 50% saving in processor resources and 30% saving in execution time, on average. Since computing performances are improved, also the applicability of the honeycomb architecture is wider.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/84960381696" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=84960381696&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=84960381696&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author><author seq="2" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></authors><language xml:lang="eng"/><authkeywords/><idxterms><mainterm weight="b" candidate="n">Computing performance</mainterm><mainterm weight="b" candidate="n">High performance computing</mainterm><mainterm weight="b" candidate="n">Honeycomb architecture</mainterm><mainterm weight="b" candidate="n">Mapping process</mainterm><mainterm weight="b" candidate="n">Optimization problems</mainterm><mainterm weight="b" candidate="n">Optimization techniques</mainterm><mainterm weight="b" candidate="n">Processor resources</mainterm></idxterms><subject-areas><subject-area code="2614" abbrev="MATH">Theoretical Computer Science</subject-area><subject-area code="1700" abbrev="COMP">Computer Science (all)</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-addon-generated-timestamp>2019-04-05T23:59:33.224Z</xocs:funding-addon-generated-timestamp><xocs:funding-addon-type>http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp</xocs:funding-addon-type><xocs:funding><xocs:funding-agency-matched-string>Ministry of Science and Technology of the Republic of Slovenia</xocs:funding-agency-matched-string><xocs:funding-id>P2-5092-106/93</xocs:funding-id><xocs:funding-agency>Ministry of Science and Technology of the People's Republic of China</xocs:funding-agency><xocs:funding-agency-id>http://data.elsevier.com/vocabulary/SciValFunders/501100002855</xocs:funding-agency-id><xocs:funding-agency-country>http://sws.geonames.org/1814991/</xocs:funding-agency-country></xocs:funding><xocs:funding-text>For this reason, a universal processor array, i.e. an array capable of executing arbitrary algorithms, was suggested in \[2\]T. he array consists of cells (processing elements) which are arranged in rows, each pair of rows being separated by the communication bus (Fig. la). The bus enables cells to communicate with a host computer for algorithm down-loading and data I/O. Each cell has six immediate neighbors, and is connected to them by point-to-point links. The computation is data-driven, i.e. each cell is capable of testing for the presence of its operands and executing only tile instructions for which all the necessary operands have arrived. The name honeycomb is suggested by Fig. lb, where only cells are depicted. An * This research is supported by the Ministry of Science and Technology of the Republic of Slovenia under grant P2-5092-106/93.</xocs:funding-text></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered year="2019" month="04" day="30" timestamp="2019-04-30T02:44:16.000016-04:00"/><ait:date-sort year="1993" month="01" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2017 Elsevier B.V., All rights reserved.</copyright><itemidlist><itemid idtype="PUI">618196831</itemid><itemid idtype="CAR-ID">686311399</itemid><itemid idtype="CPX">20173704142230</itemid><itemid idtype="SCOPUS">20170383441</itemid><itemid idtype="SCP">84960381696</itemid><itemid idtype="SGR">84960381696</itemid></itemidlist><history><date-created year="2017" month="09" day="10" timestamp="BST 17:05:19"/></history><dbcollection>CPX</dbcollection><dbcollection>SCOPUS</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">High-performance computing on a honeycomb architecture</titletext></citation-title><author-group><author auid="55947972500" seq="1" type="auth"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name></author><author auid="6602885301" seq="2" type="auth"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name></author><affiliation afid="60023955" country="svn"><organization>Institute Jožef Stefan</organization><organization>Laboratory for Computer Architectures</organization><address-part>Jamova 39</address-part><city>Ljubljana</city><postal-code>61111</postal-code><affiliation-id afid="60023955"/><country>Slovenia</country></affiliation></author-group><abstracts><abstract original="y" xml:lang="eng"><publishercopyright>© 1993, Springer Verlag. All rights reserved.</publishercopyright><ce:para>We explore time and space optimization problems involved in the mapping of parallel algorithms onto a honeycomb architecture. When a well-known mapping is used, mapped algorithms generally exhibit execution slow-down and require too large area. We design several optimization techniques and enhance the mapping process. Experimental results show more than 50% saving in processor resources and 30% saving in execution time, on average. Since computing performances are improved, also the applicability of the honeycomb architecture is wider.</ce:para></abstract></abstracts><source srcid="25674" type="k" country="deu"><sourcetitle>Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)</sourcetitle><sourcetitle-abbrev>Lect. Notes Comput. Sci.</sourcetitle-abbrev><translated-sourcetitle xml:lang="eng">Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)</translated-sourcetitle><issuetitle>Parallel Computation - 2nd International ACPC Conference, Proceedings</issuetitle><issn type="electronic">16113349</issn><issn type="print">03029743</issn><isbn type="print" length="13" level="volume">9783540573142</isbn><volisspag><voliss volume="734 LNCS"/><pagerange first="1" last="13"/></volisspag><publicationyear first="1993"/><publicationdate><year>1993</year><date-text xfab-added="true">1993</date-text></publicationdate><website><ce:e-address type="email">http://springerlink.com/content/0302-9743/copyright/2005/</ce:e-address></website><contributor-group><contributor role="edit" seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Volkert J.</ce:indexed-name><ce:surname>Volkert</ce:surname><ce:given-name>Jens</ce:given-name></contributor></contributor-group><contributor-group><affiliation country="aut"><organization>Institut fur Informatik, Johannes Kepler Universitat Linz</organization><address-part>Altenbergerstr. 69</address-part><city>Linz</city><postal-code>A-4040</postal-code></affiliation></contributor-group><publisher><publishername>Springer Verlag</publishername><ce:e-address type="email">service@springer.de</ce:e-address></publisher><additional-srcinfo><conferenceinfo><confevent><confname>2nd International ACPC Conference on Parallel Computation, 1993</confname><confnumber>2nd</confnumber><confseriestitle>International ACPC Conference on Parallel Computation</confseriestitle><conflocation country="aut"><city>Gmunden </city></conflocation><confdate><startdate year="1993" month="10" day="04"/><enddate year="1993" month="10" day="06"/></confdate><confcode>156459</confcode><confsponsors complete="n"><confsponsor/></confsponsors></confevent><confpublication><procpartno>1 of 1</procpartno></confpublication></conferenceinfo></additional-srcinfo></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification> <classification-code>405.3</classification-code> <classification-description>Surveying</classification-description> </classification><classification> <classification-code>408.2</classification-code> <classification-description>Structural Members and Shapes</classification-description> </classification><classification> <classification-code>921.5</classification-code> <classification-description>Optimization Techniques</classification-description> </classification></classifications><classifications type="FLXCLASS"><classification> <classification-code>902</classification-code> <classification-description>FLUIDEX; Related Topics</classification-description> </classification></classifications><classifications type="ASJC"><classification>2614</classification><classification>1700</classification></classifications><classifications type="SUBJABBR"><classification>MATH</classification><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="18"><reference id="1"><ref-info><refd-itemidlist><itemid idtype="SGR">0003859414</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.Y.</ce:initials><ce:indexed-name>Kung S.Y.</ce:indexed-name><ce:surname>Kung</ce:surname></author></ref-authors><ref-sourcetitle>VLSI Array Processors</ref-sourcetitle><ref-publicationyear first="1988"/><ref-text>Prentice Hall</ref-text></ref-info><ref-fulltext>Kung, S.Y.: VLSI Array Processors. (Prentice Hall, 1988).</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>The Concept and Implementation of Data-Driven Array</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0023386582</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>I.</ce:initials><ce:indexed-name>Koren I.</ce:indexed-name><ce:surname>Koren</ce:surname></author><author seq="2"><ce:initials>I.</ce:initials><ce:indexed-name>Peled I.</ce:indexed-name><ce:surname>Peled</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Computer</ref-sourcetitle><ref-publicationyear first="1987"/><ref-volisspag><voliss volume="20"/><pagerange first="102" last="103"/></ref-volisspag><ref-text>July</ref-text></ref-info><ref-fulltext>Koren, I., Peled, I.: The Concept and Implementation of Data-Driven Array. IEEE Computer 20 (July 1987) 102-103.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>A Direct Mapping of Algorithms onto VLSI Processing Arrays Based on the Data Flow Approach</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0020590217</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>I.</ce:initials><ce:indexed-name>Koren I.</ce:indexed-name><ce:surname>Koren</ce:surname></author><author seq="2"><ce:initials>G.M.</ce:initials><ce:indexed-name>Silberman G.M.</ce:indexed-name><ce:surname>Silberman</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 1983 Int’l Conference on Parallel Processing</ref-sourcetitle><ref-publicationyear first="1983"/><ref-volisspag><pagerange first="335" last="337"/></ref-volisspag></ref-info><ref-fulltext>Koren, I., Silberman, G.M.: A Direct Mapping of Algorithms onto VLSI Processing Arrays Based on the Data Flow Approach. Proc. 1983 Int’l Conference on Parallel Processing, August 1983, 335-337.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>An Improved Mapping of Data Flow Programs on a VLSI Array of Processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0023534898</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Mendelson B.</ce:indexed-name><ce:surname>Mendelson</ce:surname></author><author seq="2"><ce:initials>G.M.</ce:initials><ce:indexed-name>Silberman G.M.</ce:indexed-name><ce:surname>Silberman</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 1987 Int’l Conference on Parallel Processing</ref-sourcetitle><ref-publicationyear first="1987"/><ref-volisspag><pagerange first="871" last="873"/></ref-volisspag><ref-text>August</ref-text></ref-info><ref-fulltext>Mendelson, B., Silberman, G.M.: An Improved Mapping of Data Flow Programs on a VLSI Array of Processors. Proc. 1987 Int’l Conference on Parallel Processing, August 1987, 871-873.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>Architectural Improvements for Data-Driven VLSI Processing Arrays</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84909826528</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Weiss S.</ce:indexed-name><ce:surname>Weiss</ce:surname></author><author seq="2"><ce:initials>I.</ce:initials><ce:indexed-name>Spillinger I.</ce:indexed-name><ce:surname>Spillinger</ce:surname></author><author seq="3"><ce:initials>G.M.</ce:initials><ce:indexed-name>Silberman G.M.</ce:indexed-name><ce:surname>Silberman</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 1989 Conference on Functional Programming Languages and Computer Architecture</ref-sourcetitle><ref-publicationyear first="1989"/><ref-volisspag><pagerange first="243" last="259"/></ref-volisspag><ref-text>September</ref-text></ref-info><ref-fulltext>Weiss, S., Spillinger, I., Silberman, G.M.: Architectural Improvements for Data-Driven VLSI Processing Arrays. Proc. 1989 Conference on Functional Programming Languages and Computer Architecture, September 1989, 243-259.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>Using Simulated Annealing for Mapping Algorithms onto Data-Driven Arrays</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84956692579</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Mendelson B.</ce:indexed-name><ce:surname>Mendelson</ce:surname></author><author seq="2"><ce:initials>I.</ce:initials><ce:indexed-name>Koren I.</ce:indexed-name><ce:surname>Koren</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 1991 Int’l Conference on Parallel Processing</ref-sourcetitle><ref-publicationyear first="1991"/><ref-text>August, I-123-I-127</ref-text></ref-info><ref-fulltext>Mendelson, B., Koren, I.: Using Simulated Annealing for Mapping Algorithms onto Data-Driven Arrays. Proc. 1991 Int’l Conference on Parallel Processing, August 1991, I-123-I-127.</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>A Data-Driven VLSI Array for Arbitrary Algorithms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0024088366</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>I.</ce:initials><ce:indexed-name>Koren I.</ce:indexed-name><ce:surname>Koren</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Mendelson B.</ce:indexed-name><ce:surname>Mendelson</ce:surname></author><author seq="3"><ce:initials>I.</ce:initials><ce:indexed-name>Peled I.</ce:indexed-name><ce:surname>Peled</ce:surname></author><author seq="4"><ce:initials>G.M.</ce:initials><ce:indexed-name>Silberman G.M.</ce:indexed-name><ce:surname>Silberman</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Computer</ref-sourcetitle><ref-publicationyear first="1988"/><ref-volisspag><voliss volume="21"/><pagerange first="30" last="43"/></ref-volisspag><ref-text>October</ref-text></ref-info><ref-fulltext>Koren, I., Mendelson, B., Peled, I., Silberman, G.M.: A Data-Driven VLSI Array for Arbitrary Algorithms. IEEE Computer 21 (October 1988) 30-43.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>Estimating the Potential Parallelism and Pipelining of Algorithms for Data Flow Machines</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026765741</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Mendelson B.</ce:indexed-name><ce:surname>Mendelson</ce:surname></author><author seq="2"><ce:initials>I.</ce:initials><ce:indexed-name>Koren I.</ce:indexed-name><ce:surname>Koren</ce:surname></author></ref-authors><ref-sourcetitle>Journal of Parallel and Distributed Computing</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss volume="14"/><pagerange first="15" last="28"/></ref-volisspag><ref-text>January</ref-text></ref-info><ref-fulltext>Mendelson, B., Koren, I.: Estimating the Potential Parallelism and Pipelining of Algorithms for Data Flow Machines. Journal of Parallel and Distributed Computing 14(January 1992) 15-28.</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>Mapping Data Flow Programs on a VLSI Array of Processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0023209763</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Mendelson B.</ce:indexed-name><ce:surname>Mendelson</ce:surname></author><author seq="2"><ce:initials>G.M.</ce:initials><ce:indexed-name>Silberman G.M.</ce:indexed-name><ce:surname>Silberman</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 14Th Annual Int’l Symposium on Computer Architecture</ref-sourcetitle><ref-publicationyear first="1987"/><ref-volisspag><pagerange first="72" last="80"/></ref-volisspag><ref-text>June</ref-text></ref-info><ref-fulltext>Mendelson, B., Silberman, G.M.: Mapping Data Flow Programs on a VLSI Array of Processors. Proc. 14th Annual Int’l Symposium on Computer Architecture, June 1987, 72-80.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>Area Optimization of Dataflow-Graph Mappings</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026825925</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Kolbezen P.</ce:indexed-name><ce:surname>Kolbezen</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author></ref-authors><ref-sourcetitle>Parallel Computing</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss volume="18" issue="3"/><pagerange first="297" last="311"/></ref-volisspag></ref-info><ref-fulltext>Robič, B., Kolbezen, P., Šilc, J.: Area Optimization of Dataflow-Graph Mappings. Parallel Computing 18, 3 (1992) 297-311.</ref-fulltext></reference><reference id="11"><ref-info><refd-itemidlist><itemid idtype="SGR">0003725604</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.H.</ce:initials><ce:indexed-name>Papadimitriou C.H.</ce:indexed-name><ce:surname>Papadimitriou</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Steiglitz K.</ce:indexed-name><ce:surname>Steiglitz</ce:surname></author></ref-authors><ref-sourcetitle>Combinatorial Optimization: Algorithms and Complexity</ref-sourcetitle><ref-publicationyear first="1982"/><ref-text>(Prentice Hall</ref-text></ref-info><ref-fulltext>Papadimitriou, C.H., Steiglitz, K.: Combinatorial Optimization: Algorithms and Complexity. (Prentice Hall, 1982).</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>Simulated Annealing (SA) &amp; Optimization: Modern Algorithms with VLSI, Optimal Design, and Missile Defence Applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84952162605</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.E.</ce:initials><ce:indexed-name>Johnson M.E.</ce:indexed-name><ce:surname>Johnson</ce:surname></author></ref-authors><ref-sourcetitle>American Journal of Mathematical and Management Sciences</ref-sourcetitle><ref-publicationyear first="1988"/><ref-volisspag><voliss volume="8" issue="3-4"/><pagerange first="205" last="449"/></ref-volisspag></ref-info><ref-fulltext>Johnson, M.E., ed.: Simulated Annealing (SA) &amp; Optimization: Modern Algorithms with VLSI, Optimal Design, and Missile Defence Applications. American Journal of Mathematical and Management Sciences 8, 3 &amp; 4 (1988) 205-449.</ref-fulltext></reference><reference id="13"><ref-info><refd-itemidlist><itemid idtype="SGR">84910969829</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Dueck G.</ce:indexed-name><ce:surname>Dueck</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Scheuer T.</ce:indexed-name><ce:surname>Scheuer</ce:surname></author></ref-authors><ref-sourcetitle>Threshold Accepting: A General Purpose Optimization Algorithm Appearing Superior to Simulated Annealing</ref-sourcetitle><ref-publicationyear first="1988"/><ref-text>Tech. Rep. TR 88.10.011, IBM Scientific Center, Heidelberg, October</ref-text></ref-info><ref-fulltext>Dueck, G., Scheuer, T.: Threshold Accepting: A General Purpose Optimization Algorithm Appearing Superior to Simulated Annealing. Tech. Rep. TR 88.10.011, IBM Scientific Center, Heidelberg, October 1988.</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>Comparing Quenching and Slow Simulated Annealing on the Mapping Problem</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">30244457333</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Lee C.</ce:indexed-name><ce:surname>Lee</ce:surname></author><author seq="2"><ce:initials>L.</ce:initials><ce:indexed-name>Bic L.</ce:indexed-name><ce:surname>Bic</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 3Rd Annual Parallel Processing Symposium</ref-sourcetitle><ref-publicationyear first="1989"/><ref-volisspag><pagerange first="671" last="685"/></ref-volisspag><ref-text>March</ref-text></ref-info><ref-fulltext>Lee, C., Bic, L.: Comparing Quenching and Slow Simulated Annealing on the Mapping Problem. Proc. 3rd Annual Parallel Processing Symposium, March 1989, 671-685.</ref-fulltext></reference><reference id="15"><ref-info><ref-title><ref-titletext>Graph Compactor for Mapping of Algorithms on VLSI Processor Arrays</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84909830682</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Kolbezen P.</ce:indexed-name><ce:surname>Kolbezen</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author></ref-authors><ref-sourcetitle>Proc. ISMM Int’l Workshop Parallel Computing</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><pagerange first="198" last="200"/></ref-volisspag><ref-text>September</ref-text></ref-info><ref-fulltext>Robič, B., Kolbezen, P., Šilc, J.: Graph Compactor for Mapping of Algorithms on VLSI Processor Arrays. Proc. ISMM Int’l Workshop Parallel Computing, September 1991, 198-200.</ref-fulltext></reference><reference id="16"><ref-info><refd-itemidlist><itemid idtype="SGR">84957533296</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Mendelson B.</ce:indexed-name><ce:surname>Mendelson</ce:surname></author><author seq="2"><ce:initials>G.M.</ce:initials><ce:indexed-name>Silberman G.M.</ce:indexed-name><ce:surname>Silberman</ce:surname></author></ref-authors><ref-sourcetitle>Private Communication</ref-sourcetitle></ref-info><ref-fulltext>Mendelson, B., Silberman, G.M.: Private communication.</ref-fulltext></reference><reference id="17"><ref-info><refd-itemidlist><itemid idtype="SGR">0346132052</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.A.</ce:initials><ce:indexed-name>Iannucci R.A.</ce:indexed-name><ce:surname>Iannucci</ce:surname></author></ref-authors><ref-sourcetitle>A Dataflow/Von Neumann Hybrid Architecture</ref-sourcetitle><ref-publicationyear first="1988"/><ref-text>Tech. Rep. TR-418, Lab. Computer Science, MIT, Massachusetts, May</ref-text></ref-info><ref-fulltext>Iannucci, R.A.: A Dataflow/von Neumann Hybrid Architecture. Tech. Rep. TR-418, Lab. Computer Science, MIT, Massachusetts, May 1988.</ref-fulltext></reference><reference id="18"><ref-info><ref-title><ref-titletext>Synchronous Dataflow-Based Architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0024716549</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessing and Microprogramming</ref-sourcetitle><ref-publicationyear first="1989"/><ref-volisspag><voliss volume="27" issue="1-5"/><pagerange first="315" last="322"/></ref-volisspag></ref-info><ref-fulltext>Šilc, J., Robič, B.: Synchronous Dataflow-Based Architecture. Microprocessing and Microprogramming 27, 1-5 (1989) 315-322</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>