{"vcs1":{"timestamp_begin":1733350022.482850893, "rt":0.42, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733350021.381725566}
{"VCS_COMP_START_TIME": 1733350021.381725566}
{"VCS_COMP_END_TIME": 1733350123.825036258}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -nc -xprop=tmerge -lca -debug_access+all+reverse +define+ -timescale=1ns/1ps test/precal_tb.sv verilog/pre_cal.sv verilog/matmul.sv verilog/fp_add.sv verilog/fp_mul.sv -o dve -R -gui -debug_acccess+all -kdb"}
