

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Aug  8 09:39:53 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv2_fp6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  116161|  120033|  116161|  120033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  116160|  120032|  60 ~ 62 |          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |      55|      55|         3|          1|          1|    54|    yes   |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|      40|   1306|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        1|      -|       8|      2|    -|
|Multiplexer      |        -|      -|       -|    194|    -|
|Register         |        -|      -|     212|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      3|     390|   1971|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U11  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  130|  469|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_4nhbi_U12  |cnn_mac_muladd_4nhbi  | i0 + i1 * i2 |
    |cnn_mac_muladd_4nhbi_U13  |cnn_mac_muladd_4nhbi  | i0 + i1 * i2 |
    |cnn_mul_mul_10s_1ibs_U14  |cnn_mul_mul_10s_1ibs  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U     |conv_2_conv_2_biag8j  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv_2_weights_V_U  |conv_2_conv_2_weifYi  |        1|  0|   0|    0|   864|   10|     1|         8640|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        1|  8|   2|    0|   880|   18|     2|         8768|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_1_fu_739_p2   |     +    |      0|   0|    8|           7|           7|
    |add_ln1116_2_fu_753_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1116_fu_674_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_1_fu_763_p2   |     +    |      0|   0|    8|          11|          11|
    |add_ln11_1_fu_1160_p2    |     +    |      0|   0|   15|           9|           1|
    |add_ln18_1_fu_511_p2     |     +    |      0|   0|   15|           6|           1|
    |add_ln18_fu_662_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln203_6_fu_485_p2    |     +    |      0|   0|   12|          12|          12|
    |add_ln21_fu_621_p2       |     +    |      0|   0|   15|           5|           1|
    |add_ln26_1_fu_595_p2     |     +    |      0|   0|   13|           4|           4|
    |add_ln26_fu_500_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln899_fu_962_p2      |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_378_p2        |     +    |      0|   0|   13|          11|           1|
    |add_ln908_fu_1012_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1093_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_434_p2              |     +    |      0|   0|   13|           4|           1|
    |ch_fu_615_p2             |     +    |      0|   0|   12|           3|           1|
    |f_fu_1155_p2             |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_888_p2      |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_1052_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_384_p2              |     +    |      0|   0|   13|           4|           1|
    |ret_V_fu_801_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_4_fu_821_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_563_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_517_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_1_fu_700_p2   |     -    |      0|   0|    8|           7|           7|
    |sub_ln1116_fu_649_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_727_p2     |     -    |      0|   0|    8|          11|          11|
    |sub_ln894_fu_878_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_914_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1027_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1088_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_840_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_942_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln18_fu_557_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln37_fu_428_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_976_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1149_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_21_fu_930_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_870_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_390_p2      |   icmp   |      0|   0|   13|           9|           8|
    |icmp_ln14_fu_422_p2      |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_505_p2      |   icmp   |      0|   0|   11|           6|           5|
    |icmp_ln21_fu_523_p2      |   icmp   |      0|   0|   11|           5|           5|
    |icmp_ln24_fu_551_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_827_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_936_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_904_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_372_p2       |   icmp   |      0|   0|   13|          11|           8|
    |icmp_ln908_fu_996_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_1139_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1133_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_924_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1017_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln21_fu_569_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln37_fu_440_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_982_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1145_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_1042_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln11_fu_1166_p3   |  select  |      0|   0|    9|           1|           1|
    |select_ln18_1_fu_537_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln18_2_fu_600_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln18_fu_529_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln21_1_fu_587_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln21_2_fu_607_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln21_3_fu_627_p3  |  select  |      0|   0|    5|           1|           1|
    |select_ln21_fu_575_p3    |  select  |      0|   0|    3|           1|           1|
    |select_ln37_1_fu_404_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln37_2_fu_446_p3  |  select  |      0|   0|    5|           1|           1|
    |select_ln37_3_fu_454_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln37_fu_396_p3    |  select  |      0|   0|    4|           1|           1|
    |select_ln915_fu_1080_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_845_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1036_p2     |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0            |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|    2|           2|           1|
    |xor_ln18_fu_545_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln37_fu_416_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_956_p2      |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1306|         656|         679|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_359_p4  |  15|          3|   14|         42|
    |ap_phi_mux_wc_0_phi_fu_326_p4        |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_304_p4        |   9|          2|    2|          4|
    |c_0_reg_267                          |   9|          2|    4|          8|
    |ch_0_reg_345                         |   9|          2|    3|          6|
    |f_0_reg_278                          |   9|          2|    5|         10|
    |indvar_flatten21_reg_289             |   9|          2|    6|         12|
    |indvar_flatten29_reg_255             |   9|          2|    9|         18|
    |indvar_flatten43_reg_233             |   9|          2|   11|         22|
    |indvar_flatten_reg_311               |   9|          2|    5|         10|
    |p_Val2_15_reg_333                    |   9|          2|   14|         28|
    |r_0_reg_244                          |   9|          2|    4|          8|
    |wc_0_reg_322                         |   9|          2|    2|          4|
    |wr_0_reg_300                         |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 194|         42|   86|        193|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln8_reg_1203                  |  11|   0|   11|          0|
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |c_0_reg_267                       |   4|   0|    4|          0|
    |ch_0_reg_345                      |   3|   0|    3|          0|
    |conv_out_V_addr_reg_1242          |  11|   0|   11|          0|
    |f_0_reg_278                       |   5|   0|    5|          0|
    |icmp_ln11_reg_1208                |   1|   0|    1|          0|
    |icmp_ln18_reg_1247                |   1|   0|    1|          0|
    |icmp_ln18_reg_1247_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln885_reg_1319               |   1|   0|    1|          0|
    |icmp_ln908_reg_1345               |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1365             |   1|   0|    1|          0|
    |icmp_ln924_reg_1360               |   1|   0|    1|          0|
    |indvar_flatten21_reg_289          |   6|   0|    6|          0|
    |indvar_flatten29_reg_255          |   9|   0|    9|          0|
    |indvar_flatten43_reg_233          |  11|   0|   11|          0|
    |indvar_flatten_reg_311            |   5|   0|    5|          0|
    |or_ln_reg_1340                    |   1|   0|   32|         31|
    |p_Result_24_reg_1323              |   1|   0|    1|          0|
    |p_Val2_15_reg_333                 |  14|   0|   14|          0|
    |r_0_reg_244                       |   4|   0|    4|          0|
    |select_ln18_1_reg_1256            |   2|   0|    2|          0|
    |select_ln21_1_reg_1270            |   2|   0|    2|          0|
    |select_ln21_2_reg_1276            |   4|   0|    4|          0|
    |select_ln21_reg_1264              |   3|   0|    3|          0|
    |select_ln37_1_reg_1213            |   4|   0|    4|          0|
    |select_ln37_2_reg_1219            |   5|   0|    5|          0|
    |select_ln37_3_reg_1224            |   4|   0|    4|          0|
    |sub_ln894_reg_1334                |  32|   0|   32|          0|
    |tmp_V_4_reg_1311                  |  14|   0|   14|          0|
    |tmp_V_5_reg_1328                  |  14|   0|   14|          0|
    |trunc_ln893_reg_1350              |  11|   0|   11|          0|
    |wc_0_reg_322                      |   2|   0|    2|          0|
    |wr_0_reg_300                      |   2|   0|    2|          0|
    |zext_ln203_10_reg_1237            |   5|   0|   11|          6|
    |zext_ln26_reg_1232                |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 212|   0|  308|         96|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   11|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 12 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln37_1, %Filter2_Loop_end ]" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 14 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln37_3, %Filter2_Loop_end ]" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 16 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten43, -112" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten43, 1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 18 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 20 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 22 'speclooptripcount' 'empty_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %indvar_flatten29, 176" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 23 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln11, i4 0, i4 %c_0" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 24 'select' 'select_ln37' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln37_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 25 'select' 'select_ln37_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln37_1 to i8" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 26 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i8 %zext_ln203, 11" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 27 'mul' 'mul_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln37)   --->   "%xor_ln37 = xor i1 %icmp_ln11, true" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 28 'xor' 'xor_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 29 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37 = and i1 %icmp_ln14, %xor_ln37" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 30 'and' 'and_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln37, 1" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 31 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_2)   --->   "%or_ln37 = or i1 %and_ln37, %icmp_ln11" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 33 'or' 'or_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln37_2 = select i1 %or_ln37, i5 0, i5 %f_0" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 34 'select' 'select_ln37_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln37_3 = select i1 %and_ln37, i4 %c, i4 %select_ln37" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 35 'select' 'select_ln37_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %select_ln37_3 to i8" [cnn_ap_lp/conv_2.cpp:37]   --->   Operation 36 'zext' 'zext_ln37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i8 %zext_ln37, %mul_ln203" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_17_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203, i4 0)" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 38 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3983) nounwind" [cnn_ap_lp/conv_2.cpp:15]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3983)" [cnn_ap_lp/conv_2.cpp:15]   --->   Operation 40 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln37_2 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 41 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i5 %select_ln37_2 to i11" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 42 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i5 %select_ln37_2 to i12" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 43 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.54ns)   --->   "%add_ln203_6 = add i12 %zext_ln203_11, %tmp_17_cast" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 44 'add' 'add_ln203_6' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i12 %add_ln203_6 to i64" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 45 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_12" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 46 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 47 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_2.cpp:41]   --->   Operation 48 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.68>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 [ 0, %Filter2_Loop_begin ], [ %add_ln18_1, %Filter1_Loop ]" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 49 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln18_1, %Filter1_Loop ]" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 50 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %Filter2_Loop_begin ], [ %select_ln21_3, %Filter1_Loop ]" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln21_1, %Filter1_Loop ]" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 52 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_15 = phi i14 [ 0, %Filter2_Loop_begin ], [ %w_sum_V, %Filter1_Loop ]"   --->   Operation 53 'phi' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %Filter1_Loop ]"   --->   Operation 54 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 55 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln37_3, %zext_ln21" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 56 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp eq i6 %indvar_flatten21, -10" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 57 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln18_1 = add i6 %indvar_flatten21, 1" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 58 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %Filter1_Loop" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 60 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %indvar_flatten, -14" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 61 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 62 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 63 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %icmp_ln21, true" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 64 'xor' 'xor_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 65 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln24, %xor_ln18" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 66 'and' 'and_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln18, 1" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 67 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln18, %icmp_ln21" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 68 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21, i3 0, i3 %ch_0" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 69 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc to i4" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 70 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln21_1 = select i1 %and_ln18, i2 %wc, i2 %select_ln18" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 71 'select' 'select_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %select_ln37_3, %zext_ln21_1" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 72 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%select_ln18_2 = select i1 %icmp_ln21, i4 %select_ln37_3, i4 %add_ln26" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 73 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln18, i4 %add_ln26_1, i4 %select_ln18_2" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 74 'select' 'select_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.65ns)   --->   "%ch = add i3 %select_ln21, 1" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 75 'add' 'ch' <Predicate = (!icmp_ln18)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %indvar_flatten, 1" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 76 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.21ns)   --->   "%select_ln21_3 = select i1 %icmp_ln21, i5 1, i5 %add_ln21" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 77 'select' 'select_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i2 %select_ln18_1 to i5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 78 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 79 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i4 %tmp_1 to i5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 80 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_1, %zext_ln1116" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 81 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 82 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln18_1 to i4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 83 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln37_1, %zext_ln18" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 84 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln18 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 85 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 86 'mul' 'mul_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %select_ln21_1 to i6" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 87 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %zext_ln21_2, %sext_ln1116" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 88 'add' 'add_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 89 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 90 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 91 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 92 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i4 %select_ln21_2 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 93 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117 = add i8 %zext_ln1117_1, %mul_ln1117" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 94 'add' 'add_ln1117' <Predicate = (!icmp_ln18)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 95 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 96 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %tmp_6 to i11" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 97 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i11 %p_shl_cast, %zext_ln1117_2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 98 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i3 %select_ln21 to i7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 99 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i3 %select_ln21 to i11" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 100 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i7 %zext_ln1116_2, %sub_ln1116_1" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 101 'add' 'add_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_24_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 102 'bitconcatenate' 'tmp_24_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %zext_ln203_10, %tmp_24_cast" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 103 'add' 'add_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i11 %add_ln1116_2 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 104 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i10]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_4" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 105 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117_1 = add i11 %zext_ln1116_3, %sub_ln1117" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 106 'add' 'add_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 107 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 108 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 109 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 110 'load' 'input_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 12.0>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 54, i64 54, i64 54)"   --->   Operation 112 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 113 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6986) nounwind" [cnn_ap_lp/conv_2.cpp:25]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6986)" [cnn_ap_lp/conv_2.cpp:25]   --->   Operation 115 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7987) nounwind" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 117 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 117 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %conv_2_weights_V_loa to i25" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 118 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 119 'load' 'input_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i25" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 120 'sext' 'sext_ln1118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1116_1, %sext_ln1118" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 121 'mul' 'r_V' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i25 %r_V to i28" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 122 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_15, i8 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 123 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 124 'zext' 'zext_ln728' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_1 to i29" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 125 'zext' 'zext_ln703' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln728, %zext_ln703" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 126 'add' 'ret_V' <Predicate = (!icmp_ln18)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 127 'partselect' 'w_sum_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6986, i32 %tmp_4)" [cnn_ap_lp/conv_2.cpp:27]   --->   Operation 128 'specregionend' 'empty_53' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 129 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.25>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 130 'getelementptr' 'conv_2_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (3.25ns)   --->   "%p_Val2_s = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 131 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 7 <SV = 4> <Delay = 7.27>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%p_Val2_s = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 132 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_s to i14" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 133 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.81ns)   --->   "%tmp_V_4 = add i14 %sext_ln1265, %p_Val2_15" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 134 'add' 'tmp_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_4, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 135 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 14.4>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_4, i32 13)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 137 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 138 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.70ns)   --->   "%tmp_V_5 = select i1 %p_Result_24, i14 %tmp_V, i14 %tmp_V_4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 139 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_5, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 140 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 141 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 142 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 143 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 144 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 145 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 146 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_8, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 147 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 148 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 149 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 150 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 151 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_21 = and i14 %tmp_V_5, %lshr_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 152 'and' 'p_Result_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_21, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 153 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 154 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 155 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_9, true" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 156 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 157 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_5, i14 %add_ln899)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 158 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_22, %xor_ln899" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 159 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 160 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 161 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_8 : Operation 162 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 162 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 163 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 16.8>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_5 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 164 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_5 to i32" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 165 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 166 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 167 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 168 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 169 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 170 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 171 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 172 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 173 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 174 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 175 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 176 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 177 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_10, i11 1023, i11 1022" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 178 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 179 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 180 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_24, i11 %add_ln915)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 181 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_5, i32 52, i32 63)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 182 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 183 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 184 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 185 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln4, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 186 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 187 'dcmp' 'tmp_3' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 11.4>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 188 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 189 'dcmp' 'tmp_3' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_3" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 190 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 191 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_10 : Operation 192 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 192 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_4, %_ifconv ]"   --->   Operation 193 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3983, i32 %tmp_s)" [cnn_ap_lp/conv_2.cpp:38]   --->   Operation 195 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln37_2, 1" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 196 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.82ns)   --->   "%add_ln11_1 = add i9 %indvar_flatten29, 1" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 197 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.96ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11_1" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 198 'select' 'select_ln11' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 01111111111]
indvar_flatten43     (phi              ) [ 00100000000]
r_0                  (phi              ) [ 00100000000]
indvar_flatten29     (phi              ) [ 00111111111]
c_0                  (phi              ) [ 00100000000]
f_0                  (phi              ) [ 00100000000]
icmp_ln8             (icmp             ) [ 00111111111]
add_ln8              (add              ) [ 01111111111]
br_ln8               (br               ) [ 00000000000]
r                    (add              ) [ 00000000000]
specloopname_ln0     (specloopname     ) [ 00000000000]
empty_55             (speclooptripcount) [ 00000000000]
icmp_ln11            (icmp             ) [ 00011111111]
select_ln37          (select           ) [ 00000000000]
select_ln37_1        (select           ) [ 01111111111]
zext_ln203           (zext             ) [ 00000000000]
mul_ln203            (mul              ) [ 00000000000]
xor_ln37             (xor              ) [ 00000000000]
icmp_ln14            (icmp             ) [ 00000000000]
and_ln37             (and              ) [ 00000000000]
c                    (add              ) [ 00000000000]
specloopname_ln0     (specloopname     ) [ 00000000000]
or_ln37              (or               ) [ 00000000000]
select_ln37_2        (select           ) [ 00011111111]
select_ln37_3        (select           ) [ 01111111111]
zext_ln37            (zext             ) [ 00000000000]
add_ln203            (add              ) [ 00000000000]
tmp_17_cast          (bitconcatenate   ) [ 00000000000]
specloopname_ln15    (specloopname     ) [ 00000000000]
tmp_s                (specregionbegin  ) [ 00011111111]
zext_ln26            (zext             ) [ 00011110000]
zext_ln203_10        (zext             ) [ 00011100000]
zext_ln203_11        (zext             ) [ 00000000000]
add_ln203_6          (add              ) [ 00000000000]
zext_ln203_12        (zext             ) [ 00000000000]
conv_out_V_addr      (getelementptr    ) [ 00011111111]
br_ln18              (br               ) [ 00111111111]
ret_ln41             (ret              ) [ 00000000000]
indvar_flatten21     (phi              ) [ 00010000000]
wr_0                 (phi              ) [ 00010000000]
indvar_flatten       (phi              ) [ 00010000000]
wc_0                 (phi              ) [ 00010000000]
p_Val2_15            (phi              ) [ 00011111000]
ch_0                 (phi              ) [ 00010000000]
zext_ln21            (zext             ) [ 00000000000]
add_ln26             (add              ) [ 00000000000]
icmp_ln18            (icmp             ) [ 00111111111]
add_ln18_1           (add              ) [ 00111111111]
br_ln18              (br               ) [ 00000000000]
wr                   (add              ) [ 00000000000]
icmp_ln21            (icmp             ) [ 00000000000]
select_ln18          (select           ) [ 00000000000]
select_ln18_1        (select           ) [ 00111111111]
xor_ln18             (xor              ) [ 00000000000]
icmp_ln24            (icmp             ) [ 00000000000]
and_ln18             (and              ) [ 00000000000]
wc                   (add              ) [ 00000000000]
or_ln21              (or               ) [ 00000000000]
select_ln21          (select           ) [ 00011000000]
zext_ln21_1          (zext             ) [ 00000000000]
select_ln21_1        (select           ) [ 00111111111]
add_ln26_1           (add              ) [ 00000000000]
select_ln18_2        (select           ) [ 00000000000]
select_ln21_2        (select           ) [ 00011000000]
ch                   (add              ) [ 00111111111]
add_ln21             (add              ) [ 00000000000]
select_ln21_3        (select           ) [ 00111111111]
zext_ln1116          (zext             ) [ 00000000000]
tmp_1                (bitconcatenate   ) [ 00000000000]
zext_ln1116_1        (zext             ) [ 00000000000]
sub_ln1116           (sub              ) [ 00000000000]
sext_ln1116          (sext             ) [ 00000000000]
zext_ln18            (zext             ) [ 00000000000]
add_ln18             (add              ) [ 00000000000]
zext_ln1117          (zext             ) [ 00000000000]
mul_ln1117           (mul              ) [ 00000000000]
zext_ln21_2          (zext             ) [ 00000000000]
add_ln1116           (add              ) [ 00000000000]
trunc_ln1116         (trunc            ) [ 00000000000]
p_shl                (bitconcatenate   ) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
sub_ln1116_1         (sub              ) [ 00000000000]
zext_ln1117_1        (zext             ) [ 00000000000]
add_ln1117           (add              ) [ 00000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000]
tmp_6                (bitconcatenate   ) [ 00000000000]
zext_ln1117_2        (zext             ) [ 00000000000]
sub_ln1117           (sub              ) [ 00000000000]
zext_ln1116_2        (zext             ) [ 00000000000]
zext_ln1116_3        (zext             ) [ 00000000000]
add_ln1116_1         (add              ) [ 00000000000]
tmp_24_cast          (bitconcatenate   ) [ 00000000000]
add_ln1116_2         (add              ) [ 00000000000]
zext_ln1116_4        (zext             ) [ 00000000000]
conv_2_weights_V_add (getelementptr    ) [ 00010100000]
add_ln1117_1         (add              ) [ 00000000000]
zext_ln1117_3        (zext             ) [ 00000000000]
input_V_addr         (getelementptr    ) [ 00010100000]
specloopname_ln0     (specloopname     ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
specloopname_ln0     (specloopname     ) [ 00000000000]
specloopname_ln25    (specloopname     ) [ 00000000000]
tmp_4                (specregionbegin  ) [ 00000000000]
specpipeline_ln26    (specpipeline     ) [ 00000000000]
conv_2_weights_V_loa (load             ) [ 00000000000]
sext_ln1116_1        (sext             ) [ 00000000000]
input_V_load         (load             ) [ 00000000000]
sext_ln1118          (sext             ) [ 00000000000]
r_V                  (mul              ) [ 00000000000]
sext_ln1118_1        (sext             ) [ 00000000000]
lhs_V                (bitconcatenate   ) [ 00000000000]
zext_ln728           (zext             ) [ 00000000000]
zext_ln703           (zext             ) [ 00000000000]
ret_V                (add              ) [ 00000000000]
w_sum_V              (partselect       ) [ 00111111111]
empty_53             (specregionend    ) [ 00000000000]
br_ln0               (br               ) [ 00111111111]
conv_2_bias_V_addr   (getelementptr    ) [ 00000001000]
p_Val2_s             (load             ) [ 00000000000]
sext_ln1265          (sext             ) [ 00000000000]
tmp_V_4              (add              ) [ 00000000111]
icmp_ln885           (icmp             ) [ 00111111111]
br_ln34              (br               ) [ 00000000000]
p_Result_24          (bitselect        ) [ 00000000010]
tmp_V                (sub              ) [ 00000000000]
tmp_V_5              (select           ) [ 00000000010]
p_Result_s           (partselect       ) [ 00000000000]
p_Result_25          (bitconcatenate   ) [ 00000000000]
l                    (cttz             ) [ 00000000000]
sub_ln894            (sub              ) [ 00000000010]
trunc_ln894          (trunc            ) [ 00000000000]
lsb_index            (add              ) [ 00000000000]
tmp_8                (partselect       ) [ 00000000000]
icmp_ln897           (icmp             ) [ 00000000000]
trunc_ln897          (trunc            ) [ 00000000000]
sub_ln897            (sub              ) [ 00000000000]
zext_ln897           (zext             ) [ 00000000000]
lshr_ln897           (lshr             ) [ 00000000000]
p_Result_21          (and              ) [ 00000000000]
icmp_ln897_1         (icmp             ) [ 00000000000]
a                    (and              ) [ 00000000000]
tmp_9                (bitselect        ) [ 00000000000]
xor_ln899            (xor              ) [ 00000000000]
add_ln899            (add              ) [ 00000000000]
p_Result_22          (bitselect        ) [ 00000000000]
and_ln899            (and              ) [ 00000000000]
or_ln899             (or               ) [ 00000000000]
or_ln                (bitconcatenate   ) [ 00000000010]
icmp_ln908           (icmp             ) [ 00000000010]
trunc_ln893          (trunc            ) [ 00000000010]
m                    (zext             ) [ 00000000000]
zext_ln907_1         (zext             ) [ 00000000000]
add_ln908            (add              ) [ 00000000000]
lshr_ln908           (lshr             ) [ 00000000000]
zext_ln908           (zext             ) [ 00000000000]
sub_ln908            (sub              ) [ 00000000000]
zext_ln908_1         (zext             ) [ 00000000000]
shl_ln908            (shl              ) [ 00000000000]
m_1                  (select           ) [ 00000000000]
zext_ln911           (zext             ) [ 00000000000]
m_2                  (add              ) [ 00000000000]
m_5                  (partselect       ) [ 00000000000]
m_6                  (zext             ) [ 00000000000]
tmp_10               (bitselect        ) [ 00000000000]
select_ln915         (select           ) [ 00000000000]
sub_ln915            (sub              ) [ 00000000000]
add_ln915            (add              ) [ 00000000000]
tmp_5                (bitconcatenate   ) [ 00000000000]
p_Result_26          (partset          ) [ 00000000000]
bitcast_ln729        (bitcast          ) [ 00111111001]
trunc_ln4            (partselect       ) [ 00000000000]
icmp_ln924           (icmp             ) [ 00111111001]
icmp_ln924_1         (icmp             ) [ 00111111001]
or_ln924             (or               ) [ 00000000000]
tmp_3                (dcmp             ) [ 00000000000]
and_ln924            (and              ) [ 00111111111]
br_ln34              (br               ) [ 00000000000]
br_ln0               (br               ) [ 00000000000]
storemerge           (phi              ) [ 00000000001]
store_ln35           (store            ) [ 00000000000]
empty_54             (specregionend    ) [ 00000000000]
f                    (add              ) [ 01111111111]
add_ln11_1           (add              ) [ 00000000000]
select_ln11          (select           ) [ 01111111111]
br_ln14              (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3983"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Filter1_L"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6986"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7987"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="conv_out_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="12" slack="0"/>
<pin id="186" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="conv_2_weights_V_add_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_V_add/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_V_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_V_loa/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="conv_2_bias_V_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="2"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_V_addr/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln35_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="6"/>
<pin id="230" dir="0" index="1" bw="14" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/10 "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvar_flatten43_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="1"/>
<pin id="235" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten43_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="r_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="r_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="indvar_flatten29_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="indvar_flatten29_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="9" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="c_0_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="c_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="f_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="f_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="5" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="indvar_flatten21_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="1"/>
<pin id="291" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="indvar_flatten21_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="wr_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="1"/>
<pin id="302" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="wr_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="2" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="311" class="1005" name="indvar_flatten_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="1"/>
<pin id="313" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="indvar_flatten_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="wc_0_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="1"/>
<pin id="324" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="wc_0_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="2" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="333" class="1005" name="p_Val2_15_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="1"/>
<pin id="335" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_Val2_15_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="14" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_15/3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="ch_0_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="1"/>
<pin id="347" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="ch_0_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="storemerge_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="358" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="storemerge_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="14" slack="3"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln8_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="r_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln11_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="0" index="1" bw="9" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln37_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln37_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="0"/>
<pin id="408" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln203_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln37_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln14_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln37_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="c_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln37_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln37_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln37_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln37_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_17_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln26_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln203_10_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln203_11_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln203_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="12" slack="0"/>
<pin id="488" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_6/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln203_12_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln21_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln26_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln18_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="6" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln18_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="wr_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln21_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln18_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="2" slack="0"/>
<pin id="532" dir="0" index="2" bw="2" slack="0"/>
<pin id="533" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln18_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="2" slack="0"/>
<pin id="540" dir="0" index="2" bw="2" slack="0"/>
<pin id="541" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln18_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln24_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="0" index="1" bw="3" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln18_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="wc_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln21_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln21_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="0" index="2" bw="3" slack="0"/>
<pin id="579" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln21_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="0"/>
<pin id="585" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln21_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="0" index="2" bw="2" slack="0"/>
<pin id="591" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln26_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="1"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln18_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="4" slack="1"/>
<pin id="603" dir="0" index="2" bw="4" slack="0"/>
<pin id="604" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln21_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="4" slack="0"/>
<pin id="610" dir="0" index="2" bw="4" slack="0"/>
<pin id="611" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="ch_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln21_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln21_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="0" index="2" bw="5" slack="0"/>
<pin id="631" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln1116_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="2" slack="1"/>
<pin id="637" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="1"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln1116_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sub_ln1116_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="0" index="1" bw="2" slack="0"/>
<pin id="652" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln1116_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln18_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="1"/>
<pin id="661" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln18_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="2"/>
<pin id="664" dir="0" index="1" bw="2" slack="0"/>
<pin id="665" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln1117_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln21_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="1"/>
<pin id="673" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln1116_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="0" index="1" bw="5" slack="0"/>
<pin id="677" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln1116_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_shl_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="0" index="1" bw="4" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="0" index="1" bw="6" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sub_ln1116_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="0"/>
<pin id="702" dir="0" index="1" bw="7" slack="0"/>
<pin id="703" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln1117_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_shl_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_6_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln1117_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="0"/>
<pin id="725" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln1117_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="11" slack="0"/>
<pin id="729" dir="0" index="1" bw="9" slack="0"/>
<pin id="730" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln1116_2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="1"/>
<pin id="735" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln1116_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="1"/>
<pin id="738" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln1116_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="0"/>
<pin id="741" dir="0" index="1" bw="7" slack="0"/>
<pin id="742" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_24_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="0"/>
<pin id="747" dir="0" index="1" bw="7" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_cast/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln1116_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="2"/>
<pin id="755" dir="0" index="1" bw="11" slack="0"/>
<pin id="756" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln1116_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="11" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln1117_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="0" index="1" bw="11" slack="0"/>
<pin id="766" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln1117_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="11" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sext_ln1116_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="10" slack="0"/>
<pin id="776" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln1118_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="14" slack="0"/>
<pin id="780" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln1118_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="24" slack="0"/>
<pin id="784" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="lhs_V_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="22" slack="0"/>
<pin id="787" dir="0" index="1" bw="14" slack="2"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln728_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="22" slack="0"/>
<pin id="795" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln703_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="24" slack="0"/>
<pin id="799" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="ret_V_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="22" slack="0"/>
<pin id="803" dir="0" index="1" bw="28" slack="0"/>
<pin id="804" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="w_sum_V_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="14" slack="0"/>
<pin id="809" dir="0" index="1" bw="29" slack="0"/>
<pin id="810" dir="0" index="2" bw="5" slack="0"/>
<pin id="811" dir="0" index="3" bw="6" slack="0"/>
<pin id="812" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln1265_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/7 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_V_4_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="14" slack="2"/>
<pin id="824" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/7 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_ln885_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="14" slack="0"/>
<pin id="829" dir="0" index="1" bw="14" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/7 "/>
</bind>
</comp>

<comp id="833" class="1004" name="p_Result_24_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="14" slack="1"/>
<pin id="836" dir="0" index="2" bw="5" slack="0"/>
<pin id="837" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_V_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="14" slack="1"/>
<pin id="843" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_V_5_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="14" slack="0"/>
<pin id="848" dir="0" index="2" bw="14" slack="1"/>
<pin id="849" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_Result_s_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="14" slack="0"/>
<pin id="854" dir="0" index="1" bw="14" slack="0"/>
<pin id="855" dir="0" index="2" bw="5" slack="0"/>
<pin id="856" dir="0" index="3" bw="1" slack="0"/>
<pin id="857" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_Result_25_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="0" index="2" bw="14" slack="0"/>
<pin id="866" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/8 "/>
</bind>
</comp>

<comp id="870" class="1004" name="l_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/8 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sub_ln894_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln894_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/8 "/>
</bind>
</comp>

<comp id="888" class="1004" name="lsb_index_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/8 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_8_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="31" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="0"/>
<pin id="897" dir="0" index="2" bw="1" slack="0"/>
<pin id="898" dir="0" index="3" bw="6" slack="0"/>
<pin id="899" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln897_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="31" slack="0"/>
<pin id="906" dir="0" index="1" bw="31" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/8 "/>
</bind>
</comp>

<comp id="910" class="1004" name="trunc_ln897_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/8 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sub_ln897_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="4" slack="0"/>
<pin id="916" dir="0" index="1" bw="4" slack="0"/>
<pin id="917" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln897_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="4" slack="0"/>
<pin id="922" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/8 "/>
</bind>
</comp>

<comp id="924" class="1004" name="lshr_ln897_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="4" slack="0"/>
<pin id="927" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/8 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_Result_21_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="14" slack="0"/>
<pin id="932" dir="0" index="1" bw="14" slack="0"/>
<pin id="933" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_21/8 "/>
</bind>
</comp>

<comp id="936" class="1004" name="icmp_ln897_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="14" slack="0"/>
<pin id="938" dir="0" index="1" bw="14" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/8 "/>
</bind>
</comp>

<comp id="942" class="1004" name="a_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/8 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_9_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="0" index="2" bw="6" slack="0"/>
<pin id="952" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="956" class="1004" name="xor_ln899_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/8 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln899_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="7" slack="0"/>
<pin id="964" dir="0" index="1" bw="14" slack="0"/>
<pin id="965" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/8 "/>
</bind>
</comp>

<comp id="968" class="1004" name="p_Result_22_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="14" slack="0"/>
<pin id="971" dir="0" index="2" bw="14" slack="0"/>
<pin id="972" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="and_ln899_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/8 "/>
</bind>
</comp>

<comp id="982" class="1004" name="or_ln899_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/8 "/>
</bind>
</comp>

<comp id="988" class="1004" name="or_ln_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="0" index="2" bw="1" slack="0"/>
<pin id="992" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="996" class="1004" name="icmp_ln908_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/8 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln893_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/8 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="m_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="14" slack="1"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/9 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="zext_ln907_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="14" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/9 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="add_ln908_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="7" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="1"/>
<pin id="1015" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/9 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="lshr_ln908_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="14" slack="0"/>
<pin id="1019" dir="0" index="1" bw="32" slack="0"/>
<pin id="1020" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/9 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln908_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="0"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/9 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sub_ln908_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="7" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="1"/>
<pin id="1030" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/9 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="zext_ln908_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="0"/>
<pin id="1034" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/9 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="shl_ln908_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="14" slack="0"/>
<pin id="1038" dir="0" index="1" bw="32" slack="0"/>
<pin id="1039" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/9 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="m_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="0" index="1" bw="64" slack="0"/>
<pin id="1045" dir="0" index="2" bw="64" slack="0"/>
<pin id="1046" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/9 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln911_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/9 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="m_2_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="0" index="1" bw="64" slack="0"/>
<pin id="1055" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/9 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="m_5_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="63" slack="0"/>
<pin id="1060" dir="0" index="1" bw="64" slack="0"/>
<pin id="1061" dir="0" index="2" bw="1" slack="0"/>
<pin id="1062" dir="0" index="3" bw="7" slack="0"/>
<pin id="1063" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/9 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="m_6_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="63" slack="0"/>
<pin id="1070" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_10_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="64" slack="0"/>
<pin id="1075" dir="0" index="2" bw="7" slack="0"/>
<pin id="1076" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="select_ln915_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="11" slack="0"/>
<pin id="1083" dir="0" index="2" bw="11" slack="0"/>
<pin id="1084" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/9 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="sub_ln915_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="4" slack="0"/>
<pin id="1090" dir="0" index="1" bw="11" slack="1"/>
<pin id="1091" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/9 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln915_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="0"/>
<pin id="1095" dir="0" index="1" bw="11" slack="0"/>
<pin id="1096" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/9 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_5_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="12" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="1"/>
<pin id="1102" dir="0" index="2" bw="11" slack="0"/>
<pin id="1103" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="p_Result_26_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="64" slack="0"/>
<pin id="1108" dir="0" index="1" bw="63" slack="0"/>
<pin id="1109" dir="0" index="2" bw="12" slack="0"/>
<pin id="1110" dir="0" index="3" bw="7" slack="0"/>
<pin id="1111" dir="0" index="4" bw="7" slack="0"/>
<pin id="1112" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/9 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="bitcast_ln729_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="64" slack="0"/>
<pin id="1120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/9 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="trunc_ln4_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="52" slack="0"/>
<pin id="1125" dir="0" index="1" bw="64" slack="0"/>
<pin id="1126" dir="0" index="2" bw="1" slack="0"/>
<pin id="1127" dir="0" index="3" bw="7" slack="0"/>
<pin id="1128" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/9 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="icmp_ln924_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="11" slack="0"/>
<pin id="1135" dir="0" index="1" bw="11" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/9 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="icmp_ln924_1_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="52" slack="0"/>
<pin id="1141" dir="0" index="1" bw="52" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/9 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="or_ln924_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="0" index="1" bw="1" slack="1"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/10 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="and_ln924_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/10 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="f_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="5" slack="6"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/10 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="add_ln11_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="9" slack="6"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/10 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="select_ln11_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="6"/>
<pin id="1168" dir="0" index="1" bw="9" slack="0"/>
<pin id="1169" dir="0" index="2" bw="9" slack="0"/>
<pin id="1170" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/10 "/>
</bind>
</comp>

<comp id="1173" class="1007" name="grp_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="4" slack="0"/>
<pin id="1175" dir="0" index="1" bw="8" slack="0"/>
<pin id="1176" dir="0" index="2" bw="4" slack="0"/>
<pin id="1177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln203/2 add_ln203/2 "/>
</bind>
</comp>

<comp id="1182" class="1007" name="grp_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="0"/>
<pin id="1184" dir="0" index="1" bw="8" slack="0"/>
<pin id="1185" dir="0" index="2" bw="4" slack="0"/>
<pin id="1186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1117/4 add_ln1117/4 "/>
</bind>
</comp>

<comp id="1192" class="1007" name="r_V_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="10" slack="0"/>
<pin id="1194" dir="0" index="1" bw="14" slack="0"/>
<pin id="1195" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="icmp_ln8_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="add_ln8_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="11" slack="0"/>
<pin id="1205" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="icmp_ln11_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="6"/>
<pin id="1210" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="select_ln37_1_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="4" slack="0"/>
<pin id="1215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="select_ln37_2_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="5" slack="6"/>
<pin id="1221" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="select_ln37_2 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="select_ln37_3_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="4" slack="0"/>
<pin id="1226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_3 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="zext_ln26_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="2"/>
<pin id="1234" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="zext_ln203_10_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="11" slack="2"/>
<pin id="1239" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_10 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="conv_out_V_addr_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="11" slack="6"/>
<pin id="1244" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="1247" class="1005" name="icmp_ln18_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="add_ln18_1_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="6" slack="0"/>
<pin id="1253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="select_ln18_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="2" slack="0"/>
<pin id="1258" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="select_ln21_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="1"/>
<pin id="1266" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="select_ln21_1_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="2" slack="0"/>
<pin id="1272" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="select_ln21_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="4" slack="1"/>
<pin id="1278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="ch_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="3" slack="0"/>
<pin id="1283" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1286" class="1005" name="select_ln21_3_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="5" slack="0"/>
<pin id="1288" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_3 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="conv_2_weights_V_add_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="10" slack="1"/>
<pin id="1293" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_V_add "/>
</bind>
</comp>

<comp id="1296" class="1005" name="input_V_addr_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="10" slack="1"/>
<pin id="1298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1301" class="1005" name="w_sum_V_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="14" slack="1"/>
<pin id="1303" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1306" class="1005" name="conv_2_bias_V_addr_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="4" slack="1"/>
<pin id="1308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_V_addr "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_V_4_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="14" slack="1"/>
<pin id="1313" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="icmp_ln885_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="3"/>
<pin id="1321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="p_Result_24_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_V_5_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="14" slack="1"/>
<pin id="1330" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="sub_ln894_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="or_ln_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1345" class="1005" name="icmp_ln908_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="trunc_ln893_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="11" slack="1"/>
<pin id="1352" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="bitcast_ln729_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="64" slack="1"/>
<pin id="1357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="icmp_ln924_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="1"/>
<pin id="1362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="icmp_ln924_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="1"/>
<pin id="1367" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_1 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="f_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="5" slack="1"/>
<pin id="1375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1378" class="1005" name="select_ln11_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="9" slack="1"/>
<pin id="1380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="189" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="196" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="14" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="371"><net_src comp="178" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="237" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="237" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="248" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="259" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="10" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="271" pin="4"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="390" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="384" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="248" pin="4"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="390" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="34" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="282" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="416" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="396" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="20" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="428" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="390" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="14" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="282" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="428" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="434" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="396" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="10" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="476"><net_src comp="446" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="446" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="446" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="466" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="499"><net_src comp="326" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="293" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="56" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="293" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="58" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="304" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="60" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="315" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="326" pin="4"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="523" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="517" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="304" pin="4"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="523" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="34" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="349" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="64" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="545" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="529" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="60" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="557" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="523" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="54" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="349" pin="4"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="563" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="557" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="563" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="529" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="583" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="523" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="500" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="557" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="595" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="600" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="575" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="66" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="315" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="68" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="523" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="68" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="621" pin="2"/><net_sink comp="627" pin=2"/></net>

<net id="643"><net_src comp="70" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="50" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="648"><net_src comp="638" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="635" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="666"><net_src comp="659" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="678"><net_src comp="671" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="655" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="74" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="54" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="76" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="674" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="78" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="684" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="692" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="714"><net_src comp="80" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="54" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="82" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="78" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="726"><net_src comp="716" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="709" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="743"><net_src comp="733" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="700" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="84" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="739" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="10" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="745" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="767"><net_src comp="736" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="727" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="777"><net_src comp="203" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="209" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="790"><net_src comp="104" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="333" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="106" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="785" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="782" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="793" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="813"><net_src comp="108" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="110" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="112" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="820"><net_src comp="222" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="333" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="52" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="116" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="118" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="844"><net_src comp="52" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="850"><net_src comp="833" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="840" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="858"><net_src comp="120" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="845" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="118" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="100" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="867"><net_src comp="122" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="124" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="852" pin="4"/><net_sink comp="862" pin=2"/></net>

<net id="875"><net_src comp="126" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="862" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="34" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="128" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="870" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="130" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="878" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="900"><net_src comp="132" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="902"><net_src comp="98" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="903"><net_src comp="134" pin="0"/><net_sink comp="894" pin=3"/></net>

<net id="908"><net_src comp="894" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="136" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="878" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="138" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="910" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="140" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="920" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="845" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="924" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="930" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="52" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="904" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="936" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="953"><net_src comp="142" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="888" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="134" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="948" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="34" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="144" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="884" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="973"><net_src comp="146" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="845" pin="3"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="962" pin="2"/><net_sink comp="968" pin=2"/></net>

<net id="980"><net_src comp="968" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="956" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="976" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="942" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="993"><net_src comp="148" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="136" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="995"><net_src comp="982" pin="2"/><net_sink comp="988" pin=2"/></net>

<net id="1000"><net_src comp="888" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="100" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="870" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1016"><net_src comp="150" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="1009" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1031"><net_src comp="152" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="1027" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1006" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1047"><net_src comp="1023" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1048"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=2"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1042" pin="3"/><net_sink comp="1052" pin=1"/></net>

<net id="1064"><net_src comp="154" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="98" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1067"><net_src comp="156" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1071"><net_src comp="1058" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1077"><net_src comp="158" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="1052" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="152" pin="0"/><net_sink comp="1072" pin=2"/></net>

<net id="1085"><net_src comp="1072" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="160" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="162" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1092"><net_src comp="164" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1097"><net_src comp="1088" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1080" pin="3"/><net_sink comp="1093" pin=1"/></net>

<net id="1104"><net_src comp="166" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=2"/></net>

<net id="1113"><net_src comp="168" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1068" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="1099" pin="3"/><net_sink comp="1106" pin=2"/></net>

<net id="1116"><net_src comp="170" pin="0"/><net_sink comp="1106" pin=3"/></net>

<net id="1117"><net_src comp="156" pin="0"/><net_sink comp="1106" pin=4"/></net>

<net id="1121"><net_src comp="1106" pin="5"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1129"><net_src comp="172" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="1052" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1131"><net_src comp="98" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1132"><net_src comp="170" pin="0"/><net_sink comp="1123" pin=3"/></net>

<net id="1137"><net_src comp="1093" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="174" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1123" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="176" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1153"><net_src comp="1145" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="367" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="68" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1164"><net_src comp="255" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="180" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1171"><net_src comp="180" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1172"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=2"/></net>

<net id="1178"><net_src comp="412" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1179"><net_src comp="32" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1180"><net_src comp="462" pin="1"/><net_sink comp="1173" pin=2"/></net>

<net id="1181"><net_src comp="1173" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="1187"><net_src comp="667" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1188"><net_src comp="72" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1189"><net_src comp="706" pin="1"/><net_sink comp="1182" pin=2"/></net>

<net id="1190"><net_src comp="1182" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="1191"><net_src comp="1182" pin="3"/><net_sink comp="716" pin=1"/></net>

<net id="1196"><net_src comp="774" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="778" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1198"><net_src comp="1192" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="1202"><net_src comp="372" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="378" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1211"><net_src comp="390" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1216"><net_src comp="404" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1222"><net_src comp="446" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1227"><net_src comp="454" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1231"><net_src comp="1224" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1235"><net_src comp="473" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1240"><net_src comp="477" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1245"><net_src comp="182" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1250"><net_src comp="505" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="511" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1259"><net_src comp="537" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1263"><net_src comp="1256" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1267"><net_src comp="575" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1273"><net_src comp="587" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1279"><net_src comp="607" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1284"><net_src comp="615" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1289"><net_src comp="627" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1294"><net_src comp="189" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1299"><net_src comp="196" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1304"><net_src comp="807" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1309"><net_src comp="215" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1314"><net_src comp="821" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1317"><net_src comp="1311" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="1318"><net_src comp="1311" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1322"><net_src comp="827" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="833" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1331"><net_src comp="845" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1337"><net_src comp="878" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1343"><net_src comp="988" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1348"><net_src comp="996" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1353"><net_src comp="1002" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1358"><net_src comp="1118" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1363"><net_src comp="1133" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1368"><net_src comp="1139" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1376"><net_src comp="1155" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1381"><net_src comp="1166" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="259" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {10 }
	Port: conv_2_weights_V | {}
	Port: conv_2_bias_V | {}
 - Input state : 
	Port: conv_2 : input_V | {4 5 }
	Port: conv_2 : conv_2_weights_V | {4 5 }
	Port: conv_2 : conv_2_bias_V | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln37 : 2
		select_ln37_1 : 2
		zext_ln203 : 3
		mul_ln203 : 4
		xor_ln37 : 2
		icmp_ln14 : 1
		and_ln37 : 2
		c : 3
		or_ln37 : 2
		select_ln37_2 : 2
		select_ln37_3 : 2
		zext_ln37 : 3
		add_ln203 : 4
		tmp_17_cast : 5
		zext_ln26 : 3
		zext_ln203_10 : 3
		zext_ln203_11 : 3
		add_ln203_6 : 6
		zext_ln203_12 : 7
		conv_out_V_addr : 8
	State 3
		zext_ln21 : 1
		add_ln26 : 2
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		xor_ln18 : 2
		icmp_ln24 : 1
		and_ln18 : 2
		wc : 3
		or_ln21 : 2
		select_ln21 : 2
		zext_ln21_1 : 4
		select_ln21_1 : 2
		add_ln26_1 : 5
		select_ln18_2 : 3
		select_ln21_2 : 6
		ch : 3
		add_ln21 : 1
		select_ln21_3 : 2
	State 4
		zext_ln1116_1 : 1
		sub_ln1116 : 2
		sext_ln1116 : 3
		add_ln18 : 1
		zext_ln1117 : 2
		mul_ln1117 : 3
		add_ln1116 : 4
		trunc_ln1116 : 5
		p_shl : 6
		tmp : 5
		sub_ln1116_1 : 7
		add_ln1117 : 4
		p_shl_cast : 5
		tmp_6 : 5
		zext_ln1117_2 : 6
		sub_ln1117 : 7
		add_ln1116_1 : 8
		tmp_24_cast : 9
		add_ln1116_2 : 10
		zext_ln1116_4 : 11
		conv_2_weights_V_add : 12
		add_ln1117_1 : 8
		zext_ln1117_3 : 9
		input_V_addr : 10
		conv_2_weights_V_loa : 13
		input_V_load : 11
	State 5
		sext_ln1116_1 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_1 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
		empty_53 : 1
	State 6
		p_Val2_s : 1
	State 7
		sext_ln1265 : 1
		tmp_V_4 : 2
		icmp_ln885 : 3
		br_ln34 : 4
	State 8
		tmp_V_5 : 1
		p_Result_s : 2
		p_Result_25 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_8 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_21 : 10
		icmp_ln897_1 : 10
		a : 11
		tmp_9 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_22 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 9
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_10 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_5 : 8
		p_Result_26 : 9
		bitcast_ln729 : 10
		trunc_ln4 : 5
		icmp_ln924 : 8
		icmp_ln924_1 : 6
		tmp_3 : 11
	State 10
		and_ln924 : 1
		br_ln34 : 1
		storemerge : 2
		store_ln35 : 3
		select_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_367      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_378    |    0    |    0    |    13   |
|          |       r_fu_384       |    0    |    0    |    13   |
|          |       c_fu_434       |    0    |    0    |    13   |
|          |  add_ln203_6_fu_485  |    0    |    0    |    12   |
|          |    add_ln26_fu_500   |    0    |    0    |    13   |
|          |   add_ln18_1_fu_511  |    0    |    0    |    15   |
|          |       wr_fu_517      |    0    |    0    |    10   |
|          |       wc_fu_563      |    0    |    0    |    10   |
|          |   add_ln26_1_fu_595  |    0    |    0    |    13   |
|          |       ch_fu_615      |    0    |    0    |    12   |
|          |    add_ln21_fu_621   |    0    |    0    |    15   |
|          |    add_ln18_fu_662   |    0    |    0    |    13   |
|    add   |   add_ln1116_fu_674  |    0    |    0    |    15   |
|          |  add_ln1116_1_fu_739 |    0    |    0    |    8    |
|          |  add_ln1116_2_fu_753 |    0    |    0    |    13   |
|          |  add_ln1117_1_fu_763 |    0    |    0    |    8    |
|          |     ret_V_fu_801     |    0    |    0    |    35   |
|          |    tmp_V_4_fu_821    |    0    |    0    |    19   |
|          |   lsb_index_fu_888   |    0    |    0    |    39   |
|          |   add_ln899_fu_962   |    0    |    0    |    19   |
|          |   add_ln908_fu_1012  |    0    |    0    |    39   |
|          |      m_2_fu_1052     |    0    |    0    |    71   |
|          |   add_ln915_fu_1093  |    0    |    0    |    8    |
|          |       f_fu_1155      |    0    |    0    |    15   |
|          |  add_ln11_1_fu_1160  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_372   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_390   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_422   |    0    |    0    |    11   |
|          |   icmp_ln18_fu_505   |    0    |    0    |    11   |
|          |   icmp_ln21_fu_523   |    0    |    0    |    11   |
|   icmp   |   icmp_ln24_fu_551   |    0    |    0    |    9    |
|          |   icmp_ln885_fu_827  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_904  |    0    |    0    |    18   |
|          |  icmp_ln897_1_fu_936 |    0    |    0    |    13   |
|          |   icmp_ln908_fu_996  |    0    |    0    |    18   |
|          |  icmp_ln924_fu_1133  |    0    |    0    |    13   |
|          | icmp_ln924_1_fu_1139 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_649  |    0    |    0    |    13   |
|          |  sub_ln1116_1_fu_700 |    0    |    0    |    8    |
|          |   sub_ln1117_fu_727  |    0    |    0    |    8    |
|    sub   |     tmp_V_fu_840     |    0    |    0    |    19   |
|          |   sub_ln894_fu_878   |    0    |    0    |    39   |
|          |   sub_ln897_fu_914   |    0    |    0    |    13   |
|          |   sub_ln908_fu_1027  |    0    |    0    |    39   |
|          |   sub_ln915_fu_1088  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln37_fu_396  |    0    |    0    |    4    |
|          | select_ln37_1_fu_404 |    0    |    0    |    4    |
|          | select_ln37_2_fu_446 |    0    |    0    |    5    |
|          | select_ln37_3_fu_454 |    0    |    0    |    4    |
|          |  select_ln18_fu_529  |    0    |    0    |    2    |
|          | select_ln18_1_fu_537 |    0    |    0    |    2    |
|          |  select_ln21_fu_575  |    0    |    0    |    3    |
|  select  | select_ln21_1_fu_587 |    0    |    0    |    2    |
|          | select_ln18_2_fu_600 |    0    |    0    |    4    |
|          | select_ln21_2_fu_607 |    0    |    0    |    4    |
|          | select_ln21_3_fu_627 |    0    |    0    |    5    |
|          |    tmp_V_5_fu_845    |    0    |    0    |    14   |
|          |      m_1_fu_1042     |    0    |    0    |    64   |
|          | select_ln915_fu_1080 |    0    |    0    |    11   |
|          |  select_ln11_fu_1166 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_924  |    0    |    0    |    11   |
|          |  lshr_ln908_fu_1017  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_1036  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_870       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln37_fu_428   |    0    |    0    |    2    |
|          |    and_ln18_fu_557   |    0    |    0    |    2    |
|    and   |  p_Result_21_fu_930  |    0    |    0    |    14   |
|          |       a_fu_942       |    0    |    0    |    2    |
|          |   and_ln899_fu_976   |    0    |    0    |    2    |
|          |   and_ln924_fu_1149  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln37_fu_440    |    0    |    0    |    2    |
|    or    |    or_ln21_fu_569    |    0    |    0    |    2    |
|          |    or_ln899_fu_982   |    0    |    0    |    2    |
|          |   or_ln924_fu_1145   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    xor_ln37_fu_416   |    0    |    0    |    2    |
|    xor   |    xor_ln18_fu_545   |    0    |    0    |    2    |
|          |   xor_ln899_fu_956   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_1173     |    1    |    0    |    0    |
|          |      grp_fu_1182     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    mul   |      r_V_fu_1192     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_412  |    0    |    0    |    0    |
|          |   zext_ln37_fu_462   |    0    |    0    |    0    |
|          |   zext_ln26_fu_473   |    0    |    0    |    0    |
|          | zext_ln203_10_fu_477 |    0    |    0    |    0    |
|          | zext_ln203_11_fu_481 |    0    |    0    |    0    |
|          | zext_ln203_12_fu_491 |    0    |    0    |    0    |
|          |   zext_ln21_fu_496   |    0    |    0    |    0    |
|          |  zext_ln21_1_fu_583  |    0    |    0    |    0    |
|          |  zext_ln1116_fu_635  |    0    |    0    |    0    |
|          | zext_ln1116_1_fu_645 |    0    |    0    |    0    |
|          |   zext_ln18_fu_659   |    0    |    0    |    0    |
|          |  zext_ln1117_fu_667  |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_671  |    0    |    0    |    0    |
|   zext   | zext_ln1117_1_fu_706 |    0    |    0    |    0    |
|          | zext_ln1117_2_fu_723 |    0    |    0    |    0    |
|          | zext_ln1116_2_fu_733 |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_736 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_758 |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_769 |    0    |    0    |    0    |
|          |   zext_ln728_fu_793  |    0    |    0    |    0    |
|          |   zext_ln703_fu_797  |    0    |    0    |    0    |
|          |   zext_ln897_fu_920  |    0    |    0    |    0    |
|          |       m_fu_1006      |    0    |    0    |    0    |
|          | zext_ln907_1_fu_1009 |    0    |    0    |    0    |
|          |  zext_ln908_fu_1023  |    0    |    0    |    0    |
|          | zext_ln908_1_fu_1032 |    0    |    0    |    0    |
|          |  zext_ln911_fu_1049  |    0    |    0    |    0    |
|          |      m_6_fu_1068     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_17_cast_fu_466  |    0    |    0    |    0    |
|          |     tmp_1_fu_638     |    0    |    0    |    0    |
|          |     p_shl_fu_684     |    0    |    0    |    0    |
|          |      tmp_fu_692      |    0    |    0    |    0    |
|          |   p_shl_cast_fu_709  |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_716     |    0    |    0    |    0    |
|          |  tmp_24_cast_fu_745  |    0    |    0    |    0    |
|          |     lhs_V_fu_785     |    0    |    0    |    0    |
|          |  p_Result_25_fu_862  |    0    |    0    |    0    |
|          |     or_ln_fu_988     |    0    |    0    |    0    |
|          |     tmp_5_fu_1099    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_655  |    0    |    0    |    0    |
|          | sext_ln1116_1_fu_774 |    0    |    0    |    0    |
|   sext   |  sext_ln1118_fu_778  |    0    |    0    |    0    |
|          | sext_ln1118_1_fu_782 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_817  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln1116_fu_680 |    0    |    0    |    0    |
|   trunc  |  trunc_ln894_fu_884  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_910  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_1002 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    w_sum_V_fu_807    |    0    |    0    |    0    |
|          |   p_Result_s_fu_852  |    0    |    0    |    0    |
|partselect|     tmp_8_fu_894     |    0    |    0    |    0    |
|          |      m_5_fu_1058     |    0    |    0    |    0    |
|          |   trunc_ln4_fu_1123  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_24_fu_833  |    0    |    0    |    0    |
| bitselect|     tmp_9_fu_948     |    0    |    0    |    0    |
|          |  p_Result_22_fu_968  |    0    |    0    |    0    |
|          |    tmp_10_fu_1072    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_26_fu_1106 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |   170   |   1668  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln18_1_reg_1251     |    6   |
|       add_ln8_reg_1203      |   11   |
|    bitcast_ln729_reg_1355   |   64   |
|         c_0_reg_267         |    4   |
|         ch_0_reg_345        |    3   |
|         ch_reg_1281         |    3   |
| conv_2_bias_V_addr_reg_1306 |    4   |
|conv_2_weights_V_add_reg_1291|   10   |
|   conv_out_V_addr_reg_1242  |   11   |
|         f_0_reg_278         |    5   |
|          f_reg_1373         |    5   |
|      icmp_ln11_reg_1208     |    1   |
|      icmp_ln18_reg_1247     |    1   |
|     icmp_ln885_reg_1319     |    1   |
|      icmp_ln8_reg_1199      |    1   |
|     icmp_ln908_reg_1345     |    1   |
|    icmp_ln924_1_reg_1365    |    1   |
|     icmp_ln924_reg_1360     |    1   |
|   indvar_flatten21_reg_289  |    6   |
|   indvar_flatten29_reg_255  |    9   |
|   indvar_flatten43_reg_233  |   11   |
|    indvar_flatten_reg_311   |    5   |
|    input_V_addr_reg_1296    |   10   |
|        or_ln_reg_1340       |   32   |
|     p_Result_24_reg_1323    |    1   |
|      p_Val2_15_reg_333      |   14   |
|         r_0_reg_244         |    4   |
|     select_ln11_reg_1378    |    9   |
|    select_ln18_1_reg_1256   |    2   |
|    select_ln21_1_reg_1270   |    2   |
|    select_ln21_2_reg_1276   |    4   |
|    select_ln21_3_reg_1286   |    5   |
|     select_ln21_reg_1264    |    3   |
|    select_ln37_1_reg_1213   |    4   |
|    select_ln37_2_reg_1219   |    5   |
|    select_ln37_3_reg_1224   |    4   |
|      storemerge_reg_356     |   14   |
|      sub_ln894_reg_1334     |   32   |
|       tmp_V_4_reg_1311      |   14   |
|       tmp_V_5_reg_1328      |   14   |
|     trunc_ln893_reg_1350    |   11   |
|       w_sum_V_reg_1301      |   14   |
|         wc_0_reg_322        |    2   |
|         wr_0_reg_300        |    2   |
|    zext_ln203_10_reg_1237   |   11   |
|      zext_ln26_reg_1232     |   64   |
+-----------------------------+--------+
|            Total            |   441  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_203    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_209    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_222    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten29_reg_255 |  p0  |   2  |   9  |   18   ||    9    |
|     p_Val2_15_reg_333    |  p0  |   2  |  14  |   28   ||    9    |
|        grp_fu_367        |  p0  |   2  |  64  |   128  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   222  ||  10.614 ||    54   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   170  |  1668  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   441  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |   611  |  1722  |
+-----------+--------+--------+--------+--------+
