
01_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c14  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08004e14  08004e14  00014e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f4c  08004f4c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004f4c  08004f4c  00014f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f54  08004f54  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f54  08004f54  00014f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f58  08004f58  00014f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a0  20000070  08004fcc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  08004fcc  00020610  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ffa4  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002507  00000000  00000000  00030042  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ce8  00000000  00000000  00032550  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bb0  00000000  00000000  00033238  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002935e  00000000  00000000  00033de8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000be26  00000000  00000000  0005d146  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fdb33  00000000  00000000  00068f6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00166a9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003774  00000000  00000000  00166b1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08004dfc 	.word	0x08004dfc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08004dfc 	.word	0x08004dfc

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <main>:
static void MX_USART6_UART_Init(void);
static void printmsg(char *format,...);

char somedata[] = "Hello from Bootloader\r\n";

int main(void){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005f4:	f000 fd23 	bl	800103e <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80005f8:	f000 f828 	bl	800064c <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005fc:	f000 f9aa 	bl	8000954 <MX_GPIO_Init>
	MX_ETH_Init();
 8000600:	f000 f8de 	bl	80007c0 <MX_ETH_Init>
	MX_USART3_UART_Init();
 8000604:	f000 f91c 	bl	8000840 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000608:	f000 f97a 	bl	8000900 <MX_USB_OTG_FS_PCD_Init>
	MX_CRC_Init();
 800060c:	f000 f8b6 	bl	800077c <MX_CRC_Init>
	MX_USART6_UART_Init();
 8000610:	f000 f946 	bl	80008a0 <MX_USART6_UART_Init>
//		uint32_t current_tick = HAL_GetTick();
//		printmsg("current_tick = %d\r\n", current_tick);
//		while (HAL_GetTick() <= (current_tick + 500));
//
//	}
	if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET){
 8000614:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000618:	4809      	ldr	r0, [pc, #36]	; (8000640 <main+0x50>)
 800061a:	f001 fd75 	bl	8002108 <HAL_GPIO_ReadPin>
 800061e:	4603      	mov	r3, r0
 8000620:	2b01      	cmp	r3, #1
 8000622:	d105      	bne.n	8000630 <main+0x40>
		printmsg("BL_DEBUG_MSG:Button is pressed .. going to BL mode\n\r");
 8000624:	4807      	ldr	r0, [pc, #28]	; (8000644 <main+0x54>)
 8000626:	f000 fa3f 	bl	8000aa8 <printmsg>

		//we should continue in bootloader mode
		bootloader_uart_read_data();
 800062a:	f000 fa8f 	bl	8000b4c <bootloader_uart_read_data>
 800062e:	e004      	b.n	800063a <main+0x4a>
	} else{
		printmsg("BL_DEBUG_MSG:Button is not pressed .. executing user app\n");
 8000630:	4805      	ldr	r0, [pc, #20]	; (8000648 <main+0x58>)
 8000632:	f000 fa39 	bl	8000aa8 <printmsg>

		//jump to user application
		bootloader_jump_to_user_app();
 8000636:	f000 fa5d 	bl	8000af4 <bootloader_jump_to_user_app>
 800063a:	2300      	movs	r3, #0
	}
}
 800063c:	4618      	mov	r0, r3
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40020800 	.word	0x40020800
 8000644:	08004e14 	.word	0x08004e14
 8000648:	08004e4c 	.word	0x08004e4c

0800064c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void){
 800064c:	b580      	push	{r7, lr}
 800064e:	b0b8      	sub	sp, #224	; 0xe0
 8000650:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000652:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000656:	2234      	movs	r2, #52	; 0x34
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f003 ffc0 	bl	80045e0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000660:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000670:	f107 0308 	add.w	r3, r7, #8
 8000674:	2290      	movs	r2, #144	; 0x90
 8000676:	2100      	movs	r1, #0
 8000678:	4618      	mov	r0, r3
 800067a:	f003 ffb1 	bl	80045e0 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800067e:	f001 febd 	bl	80023fc <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000682:	4b3b      	ldr	r3, [pc, #236]	; (8000770 <SystemClock_Config+0x124>)
 8000684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000686:	4a3a      	ldr	r2, [pc, #232]	; (8000770 <SystemClock_Config+0x124>)
 8000688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068c:	6413      	str	r3, [r2, #64]	; 0x40
 800068e:	4b38      	ldr	r3, [pc, #224]	; (8000770 <SystemClock_Config+0x124>)
 8000690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800069a:	4b36      	ldr	r3, [pc, #216]	; (8000774 <SystemClock_Config+0x128>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006a2:	4a34      	ldr	r2, [pc, #208]	; (8000774 <SystemClock_Config+0x128>)
 80006a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a8:	6013      	str	r3, [r2, #0]
 80006aa:	4b32      	ldr	r3, [pc, #200]	; (8000774 <SystemClock_Config+0x128>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006b2:	603b      	str	r3, [r7, #0]
 80006b4:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b6:	2301      	movs	r3, #1
 80006b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006bc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c4:	2302      	movs	r3, #2
 80006c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 4;
 80006d2:	2304      	movs	r3, #4
 80006d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 96;
 80006d8:	2360      	movs	r3, #96	; 0x60
 80006da:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006de:	2302      	movs	r3, #2
 80006e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80006e4:	2304      	movs	r3, #4
 80006e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 80006ea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 fee4 	bl	80024bc <HAL_RCC_OscConfig>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0xb2>
		Error_Handler();
 80006fa:	f000 f9cd 	bl	8000a98 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if(HAL_PWREx_EnableOverDrive() != HAL_OK){
 80006fe:	f001 fe8d 	bl	800241c <HAL_PWREx_EnableOverDrive>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <SystemClock_Config+0xc0>
		Error_Handler();
 8000708:	f000 f9c6 	bl	8000a98 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800070c:	230f      	movs	r3, #15
 800070e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
								| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000712:	2302      	movs	r3, #2
 8000714:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800071e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000722:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK){
 800072c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000730:	2103      	movs	r1, #3
 8000732:	4618      	mov	r0, r3
 8000734:	f002 f970 	bl	8002a18 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xf6>
		Error_Handler();
 800073e:	f000 f9ab 	bl	8000a98 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3
 8000742:	4b0d      	ldr	r3, [pc, #52]	; (8000778 <SystemClock_Config+0x12c>)
 8000744:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_USART6 | RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000746:	2300      	movs	r3, #0
 8000748:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800074a:	2300      	movs	r3, #0
 800074c:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800074e:	2300      	movs	r3, #0
 8000750:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000754:	f107 0308 	add.w	r3, r7, #8
 8000758:	4618      	mov	r0, r3
 800075a:	f002 fb55 	bl	8002e08 <HAL_RCCEx_PeriphCLKConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x11c>
		Error_Handler();
 8000764:	f000 f998 	bl	8000a98 <Error_Handler>
	}
}
 8000768:	bf00      	nop
 800076a:	37e0      	adds	r7, #224	; 0xe0
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	40023800 	.word	0x40023800
 8000774:	40007000 	.word	0x40007000
 8000778:	00200900 	.word	0x00200900

0800077c <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void){
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

	hcrc.Instance = CRC;
 8000780:	4b0d      	ldr	r3, [pc, #52]	; (80007b8 <MX_CRC_Init+0x3c>)
 8000782:	4a0e      	ldr	r2, [pc, #56]	; (80007bc <MX_CRC_Init+0x40>)
 8000784:	601a      	str	r2, [r3, #0]
	hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000786:	4b0c      	ldr	r3, [pc, #48]	; (80007b8 <MX_CRC_Init+0x3c>)
 8000788:	2200      	movs	r2, #0
 800078a:	711a      	strb	r2, [r3, #4]
	hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800078c:	4b0a      	ldr	r3, [pc, #40]	; (80007b8 <MX_CRC_Init+0x3c>)
 800078e:	2200      	movs	r2, #0
 8000790:	715a      	strb	r2, [r3, #5]
	hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000792:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <MX_CRC_Init+0x3c>)
 8000794:	2200      	movs	r2, #0
 8000796:	615a      	str	r2, [r3, #20]
	hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000798:	4b07      	ldr	r3, [pc, #28]	; (80007b8 <MX_CRC_Init+0x3c>)
 800079a:	2200      	movs	r2, #0
 800079c:	619a      	str	r2, [r3, #24]
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <MX_CRC_Init+0x3c>)
 80007a0:	2201      	movs	r2, #1
 80007a2:	621a      	str	r2, [r3, #32]
	if (HAL_CRC_Init(&hcrc) != HAL_OK){
 80007a4:	4804      	ldr	r0, [pc, #16]	; (80007b8 <MX_CRC_Init+0x3c>)
 80007a6:	f000 fdaf 	bl	8001308 <HAL_CRC_Init>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_CRC_Init+0x38>
		Error_Handler();
 80007b0:	f000 f972 	bl	8000a98 <Error_Handler>
	}
}
 80007b4:	bf00      	nop
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	2000051c 	.word	0x2000051c
 80007bc:	40023000 	.word	0x40023000

080007c0 <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void){
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

	heth.Instance = ETH;
 80007c4:	4b1c      	ldr	r3, [pc, #112]	; (8000838 <MX_ETH_Init+0x78>)
 80007c6:	4a1d      	ldr	r2, [pc, #116]	; (800083c <MX_ETH_Init+0x7c>)
 80007c8:	601a      	str	r2, [r3, #0]
	heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80007ca:	4b1b      	ldr	r3, [pc, #108]	; (8000838 <MX_ETH_Init+0x78>)
 80007cc:	2201      	movs	r2, #1
 80007ce:	605a      	str	r2, [r3, #4]
	heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80007d0:	4b19      	ldr	r3, [pc, #100]	; (8000838 <MX_ETH_Init+0x78>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	821a      	strh	r2, [r3, #16]
	heth.Init.MACAddr[0] = 0x00;
 80007d6:	4b18      	ldr	r3, [pc, #96]	; (8000838 <MX_ETH_Init+0x78>)
 80007d8:	695b      	ldr	r3, [r3, #20]
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[1] = 0x80;
 80007de:	4b16      	ldr	r3, [pc, #88]	; (8000838 <MX_ETH_Init+0x78>)
 80007e0:	695b      	ldr	r3, [r3, #20]
 80007e2:	3301      	adds	r3, #1
 80007e4:	2280      	movs	r2, #128	; 0x80
 80007e6:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[2] = 0xE1;
 80007e8:	4b13      	ldr	r3, [pc, #76]	; (8000838 <MX_ETH_Init+0x78>)
 80007ea:	695b      	ldr	r3, [r3, #20]
 80007ec:	3302      	adds	r3, #2
 80007ee:	22e1      	movs	r2, #225	; 0xe1
 80007f0:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[3] = 0x00;
 80007f2:	4b11      	ldr	r3, [pc, #68]	; (8000838 <MX_ETH_Init+0x78>)
 80007f4:	695b      	ldr	r3, [r3, #20]
 80007f6:	3303      	adds	r3, #3
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[4] = 0x00;
 80007fc:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <MX_ETH_Init+0x78>)
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	3304      	adds	r3, #4
 8000802:	2200      	movs	r2, #0
 8000804:	701a      	strb	r2, [r3, #0]
	heth.Init.MACAddr[5] = 0x00;
 8000806:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <MX_ETH_Init+0x78>)
 8000808:	695b      	ldr	r3, [r3, #20]
 800080a:	3305      	adds	r3, #5
 800080c:	2200      	movs	r2, #0
 800080e:	701a      	strb	r2, [r3, #0]
	heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8000810:	4b09      	ldr	r3, [pc, #36]	; (8000838 <MX_ETH_Init+0x78>)
 8000812:	2200      	movs	r2, #0
 8000814:	619a      	str	r2, [r3, #24]
	heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8000816:	4b08      	ldr	r3, [pc, #32]	; (8000838 <MX_ETH_Init+0x78>)
 8000818:	2200      	movs	r2, #0
 800081a:	61da      	str	r2, [r3, #28]
	heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800081c:	4b06      	ldr	r3, [pc, #24]	; (8000838 <MX_ETH_Init+0x78>)
 800081e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000822:	621a      	str	r2, [r3, #32]

	if(HAL_ETH_Init(&heth) != HAL_OK){
 8000824:	4804      	ldr	r0, [pc, #16]	; (8000838 <MX_ETH_Init+0x78>)
 8000826:	f000 fe59 	bl	80014dc <HAL_ETH_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_ETH_Init+0x74>
		Error_Handler();
 8000830:	f000 f932 	bl	8000a98 <Error_Handler>
	}
}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	200005c0 	.word	0x200005c0
 800083c:	40028000 	.word	0x40028000

08000840 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void){
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0

	huart3.Instance = USART3;
 8000844:	4b14      	ldr	r3, [pc, #80]	; (8000898 <MX_USART3_UART_Init+0x58>)
 8000846:	4a15      	ldr	r2, [pc, #84]	; (800089c <MX_USART3_UART_Init+0x5c>)
 8000848:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800084a:	4b13      	ldr	r3, [pc, #76]	; (8000898 <MX_USART3_UART_Init+0x58>)
 800084c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000850:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000852:	4b11      	ldr	r3, [pc, #68]	; (8000898 <MX_USART3_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000858:	4b0f      	ldr	r3, [pc, #60]	; (8000898 <MX_USART3_UART_Init+0x58>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800085e:	4b0e      	ldr	r3, [pc, #56]	; (8000898 <MX_USART3_UART_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000864:	4b0c      	ldr	r3, [pc, #48]	; (8000898 <MX_USART3_UART_Init+0x58>)
 8000866:	220c      	movs	r2, #12
 8000868:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	; (8000898 <MX_USART3_UART_Init+0x58>)
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000870:	4b09      	ldr	r3, [pc, #36]	; (8000898 <MX_USART3_UART_Init+0x58>)
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000876:	4b08      	ldr	r3, [pc, #32]	; (8000898 <MX_USART3_UART_Init+0x58>)
 8000878:	2200      	movs	r2, #0
 800087a:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087c:	4b06      	ldr	r3, [pc, #24]	; (8000898 <MX_USART3_UART_Init+0x58>)
 800087e:	2200      	movs	r2, #0
 8000880:	625a      	str	r2, [r3, #36]	; 0x24
	if(HAL_UART_Init(&huart3) != HAL_OK){
 8000882:	4805      	ldr	r0, [pc, #20]	; (8000898 <MX_USART3_UART_Init+0x58>)
 8000884:	f002 fee6 	bl	8003654 <HAL_UART_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_USART3_UART_Init+0x52>
		Error_Handler();
 800088e:	f000 f903 	bl	8000a98 <Error_Handler>
	}
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	20000098 	.word	0x20000098
 800089c:	40004800 	.word	0x40004800

080008a0 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void){
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0

	huart6.Instance = USART6;
 80008a4:	4b14      	ldr	r3, [pc, #80]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008a6:	4a15      	ldr	r2, [pc, #84]	; (80008fc <MX_USART6_UART_Init+0x5c>)
 80008a8:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 80008aa:	4b13      	ldr	r3, [pc, #76]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008b0:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 80008be:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d0:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008dc:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart6) != HAL_OK){
 80008e2:	4805      	ldr	r0, [pc, #20]	; (80008f8 <MX_USART6_UART_Init+0x58>)
 80008e4:	f002 feb6 	bl	8003654 <HAL_UART_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_USART6_UART_Init+0x52>
		Error_Handler();
 80008ee:	f000 f8d3 	bl	8000a98 <Error_Handler>
	}
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000540 	.word	0x20000540
 80008fc:	40011400 	.word	0x40011400

08000900 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void){
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0

	hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000904:	4b12      	ldr	r3, [pc, #72]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000906:	2206      	movs	r2, #6
 8000908:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800090a:	4b11      	ldr	r3, [pc, #68]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800090c:	2202      	movs	r2, #2
 800090e:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000910:	4b0f      	ldr	r3, [pc, #60]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000912:	2200      	movs	r2, #0
 8000914:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000916:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000918:	2202      	movs	r2, #2
 800091a:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800091e:	2201      	movs	r2, #1
 8000920:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000924:	2200      	movs	r2, #0
 8000926:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800092a:	2200      	movs	r2, #0
 800092c:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000930:	2201      	movs	r2, #1
 8000932:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000936:	2200      	movs	r2, #0
 8000938:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 800093a:	4805      	ldr	r0, [pc, #20]	; (8000950 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800093c:	f001 fc15 	bl	800216a <HAL_PCD_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USB_OTG_FS_PCD_Init+0x4a>
		Error_Handler();
 8000946:	f000 f8a7 	bl	8000a98 <Error_Handler>
	}
}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	20000118 	.word	0x20000118

08000954 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void){
 8000954:	b580      	push	{r7, lr}
 8000956:	b08c      	sub	sp, #48	; 0x30
 8000958:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800095a:	f107 031c 	add.w	r3, r7, #28
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]
 8000968:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800096a:	4b46      	ldr	r3, [pc, #280]	; (8000a84 <MX_GPIO_Init+0x130>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096e:	4a45      	ldr	r2, [pc, #276]	; (8000a84 <MX_GPIO_Init+0x130>)
 8000970:	f043 0304 	orr.w	r3, r3, #4
 8000974:	6313      	str	r3, [r2, #48]	; 0x30
 8000976:	4b43      	ldr	r3, [pc, #268]	; (8000a84 <MX_GPIO_Init+0x130>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	f003 0304 	and.w	r3, r3, #4
 800097e:	61bb      	str	r3, [r7, #24]
 8000980:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000982:	4b40      	ldr	r3, [pc, #256]	; (8000a84 <MX_GPIO_Init+0x130>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	4a3f      	ldr	r2, [pc, #252]	; (8000a84 <MX_GPIO_Init+0x130>)
 8000988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800098c:	6313      	str	r3, [r2, #48]	; 0x30
 800098e:	4b3d      	ldr	r3, [pc, #244]	; (8000a84 <MX_GPIO_Init+0x130>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000996:	617b      	str	r3, [r7, #20]
 8000998:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	4b3a      	ldr	r3, [pc, #232]	; (8000a84 <MX_GPIO_Init+0x130>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	4a39      	ldr	r2, [pc, #228]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	6313      	str	r3, [r2, #48]	; 0x30
 80009a6:	4b37      	ldr	r3, [pc, #220]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	613b      	str	r3, [r7, #16]
 80009b0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	4b34      	ldr	r3, [pc, #208]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	4a33      	ldr	r2, [pc, #204]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009b8:	f043 0302 	orr.w	r3, r3, #2
 80009bc:	6313      	str	r3, [r2, #48]	; 0x30
 80009be:	4b31      	ldr	r3, [pc, #196]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	f003 0302 	and.w	r3, r3, #2
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80009ca:	4b2e      	ldr	r3, [pc, #184]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a2d      	ldr	r2, [pc, #180]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009d0:	f043 0308 	orr.w	r3, r3, #8
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b2b      	ldr	r3, [pc, #172]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0308 	and.w	r3, r3, #8
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80009e2:	4b28      	ldr	r3, [pc, #160]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a27      	ldr	r2, [pc, #156]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b25      	ldr	r3, [pc, #148]	; (8000a84 <MX_GPIO_Init+0x130>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a00:	4821      	ldr	r0, [pc, #132]	; (8000a88 <MX_GPIO_Init+0x134>)
 8000a02:	f001 fb99 	bl	8002138 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2140      	movs	r1, #64	; 0x40
 8000a0a:	4820      	ldr	r0, [pc, #128]	; (8000a8c <MX_GPIO_Init+0x138>)
 8000a0c:	f001 fb94 	bl	8002138 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a14:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a16:	4b1e      	ldr	r3, [pc, #120]	; (8000a90 <MX_GPIO_Init+0x13c>)
 8000a18:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a1e:	f107 031c 	add.w	r3, r7, #28
 8000a22:	4619      	mov	r1, r3
 8000a24:	481b      	ldr	r0, [pc, #108]	; (8000a94 <MX_GPIO_Init+0x140>)
 8000a26:	f001 f9c5 	bl	8001db4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8000a2a:	f244 0381 	movw	r3, #16513	; 0x4081
 8000a2e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a30:	2301      	movs	r3, #1
 8000a32:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a3c:	f107 031c 	add.w	r3, r7, #28
 8000a40:	4619      	mov	r1, r3
 8000a42:	4811      	ldr	r0, [pc, #68]	; (8000a88 <MX_GPIO_Init+0x134>)
 8000a44:	f001 f9b6 	bl	8001db4 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a48:	2340      	movs	r3, #64	; 0x40
 8000a4a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	2300      	movs	r3, #0
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a58:	f107 031c 	add.w	r3, r7, #28
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	480b      	ldr	r0, [pc, #44]	; (8000a8c <MX_GPIO_Init+0x138>)
 8000a60:	f001 f9a8 	bl	8001db4 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a70:	f107 031c 	add.w	r3, r7, #28
 8000a74:	4619      	mov	r1, r3
 8000a76:	4805      	ldr	r0, [pc, #20]	; (8000a8c <MX_GPIO_Init+0x138>)
 8000a78:	f001 f99c 	bl	8001db4 <HAL_GPIO_Init>

}
 8000a7c:	bf00      	nop
 8000a7e:	3730      	adds	r7, #48	; 0x30
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40023800 	.word	0x40023800
 8000a88:	40020400 	.word	0x40020400
 8000a8c:	40021800 	.word	0x40021800
 8000a90:	10110000 	.word	0x10110000
 8000a94:	40020800 	.word	0x40020800

08000a98 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void){
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000a9c:	bf00      	nop
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
	...

08000aa8 <printmsg>:

/*Prints formatted string to console over UART */
void printmsg(char *format, ...){
 8000aa8:	b40f      	push	{r0, r1, r2, r3}
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b096      	sub	sp, #88	; 0x58
 8000aae:	af00      	add	r7, sp, #0

#ifdef BL_DEBUG_MSG_EN
	char str[80];
	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 8000ab0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ab4:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);
 8000ab6:	f107 0308 	add.w	r3, r7, #8
 8000aba:	687a      	ldr	r2, [r7, #4]
 8000abc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f003 fdac 	bl	800461c <vsiprintf>
	HAL_UART_Transmit(D_UART, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8000ac4:	f107 0308 	add.w	r3, r7, #8
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff fbb9 	bl	8000240 <strlen>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	f107 0108 	add.w	r1, r7, #8
 8000ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8000ada:	4805      	ldr	r0, [pc, #20]	; (8000af0 <printmsg+0x48>)
 8000adc:	f002 fe08 	bl	80036f0 <HAL_UART_Transmit>
	va_end(args);
#endif

}
 8000ae0:	bf00      	nop
 8000ae2:	3758      	adds	r7, #88	; 0x58
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000aea:	b004      	add	sp, #16
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	20000540 	.word	0x20000540

08000af4 <bootloader_jump_to_user_app>:

/* Code to jump to user application
 * Here we are assuming FLASH_SECTOR2_BASE_ADDRESS
 * is where the user application is stored
 */
void bootloader_jump_to_user_app(void){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0

	//just a function pointer to hold the address of the reset handler of the user app.
	void (*app_reset_handler)(void);

	printmsg("BL_DEBUG_MSG:bootloader_jump_to_user_app\n");
 8000afa:	480f      	ldr	r0, [pc, #60]	; (8000b38 <bootloader_jump_to_user_app+0x44>)
 8000afc:	f7ff ffd4 	bl	8000aa8 <printmsg>

	// 1. configure the MSP by reading the value from the base address of the sector 2
	uint32_t msp_value = *(volatile uint32_t *)FLASH_SECTOR2_BASE_ADDRESS;
 8000b00:	4b0e      	ldr	r3, [pc, #56]	; (8000b3c <bootloader_jump_to_user_app+0x48>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	60fb      	str	r3, [r7, #12]
	printmsg("BL_DEBUG_MSG:MSP value : %#x\n", msp_value);
 8000b06:	68f9      	ldr	r1, [r7, #12]
 8000b08:	480d      	ldr	r0, [pc, #52]	; (8000b40 <bootloader_jump_to_user_app+0x4c>)
 8000b0a:	f7ff ffcd 	bl	8000aa8 <printmsg>
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	f383 8808 	msr	MSP, r3
	//SCB->VTOR = FLASH_SECTOR1_BASE_ADDRESS;

	/* 2. Now fetch the reset handler address of the user application
	 * from the location FLASH_SECTOR2_BASE_ADDRESS+4
	 */
	uint32_t resethandler_address = *(volatile uint32_t*)(FLASH_SECTOR2_BASE_ADDRESS + 4);
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <bootloader_jump_to_user_app+0x50>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	60bb      	str	r3, [r7, #8]

	app_reset_handler = (void*) resethandler_address;
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	607b      	str	r3, [r7, #4]

	printmsg("BL_DEBUG_MSG: app reset handler addr : %#x\n", app_reset_handler);
 8000b22:	6879      	ldr	r1, [r7, #4]
 8000b24:	4808      	ldr	r0, [pc, #32]	; (8000b48 <bootloader_jump_to_user_app+0x54>)
 8000b26:	f7ff ffbf 	bl	8000aa8 <printmsg>

	//3. jump to reset handler of the user application
	app_reset_handler();
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4798      	blx	r3
}
 8000b2e:	bf00      	nop
 8000b30:	3710      	adds	r7, #16
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	08004e88 	.word	0x08004e88
 8000b3c:	08008000 	.word	0x08008000
 8000b40:	08004eb4 	.word	0x08004eb4
 8000b44:	08008004 	.word	0x08008004
 8000b48:	08004ed4 	.word	0x08004ed4

08000b4c <bootloader_uart_read_data>:

void bootloader_uart_read_data(void){
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0


}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
	...

08000b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b62:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b66:	4a0e      	ldr	r2, [pc, #56]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b76:	607b      	str	r3, [r7, #4]
 8000b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b7e:	4a08      	ldr	r2, [pc, #32]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b84:	6453      	str	r3, [r2, #68]	; 0x44
 8000b86:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <HAL_MspInit+0x44>)
 8000b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b8e:	603b      	str	r3, [r7, #0]
 8000b90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	40023800 	.word	0x40023800

08000ba4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	; (8000bdc <HAL_CRC_MspInit+0x38>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d10b      	bne.n	8000bce <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000bb6:	4b0a      	ldr	r3, [pc, #40]	; (8000be0 <HAL_CRC_MspInit+0x3c>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	4a09      	ldr	r2, [pc, #36]	; (8000be0 <HAL_CRC_MspInit+0x3c>)
 8000bbc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc2:	4b07      	ldr	r3, [pc, #28]	; (8000be0 <HAL_CRC_MspInit+0x3c>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000bce:	bf00      	nop
 8000bd0:	3714      	adds	r7, #20
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	40023000 	.word	0x40023000
 8000be0:	40023800 	.word	0x40023800

08000be4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08e      	sub	sp, #56	; 0x38
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a4e      	ldr	r2, [pc, #312]	; (8000d3c <HAL_ETH_MspInit+0x158>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	f040 8096 	bne.w	8000d34 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000c08:	4b4d      	ldr	r3, [pc, #308]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0c:	4a4c      	ldr	r2, [pc, #304]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c12:	6313      	str	r3, [r2, #48]	; 0x30
 8000c14:	4b4a      	ldr	r3, [pc, #296]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c1c:	623b      	str	r3, [r7, #32]
 8000c1e:	6a3b      	ldr	r3, [r7, #32]
 8000c20:	4b47      	ldr	r3, [pc, #284]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c24:	4a46      	ldr	r2, [pc, #280]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c26:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c2a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2c:	4b44      	ldr	r3, [pc, #272]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c34:	61fb      	str	r3, [r7, #28]
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	4b41      	ldr	r3, [pc, #260]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3c:	4a40      	ldr	r2, [pc, #256]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000c42:	6313      	str	r3, [r2, #48]	; 0x30
 8000c44:	4b3e      	ldr	r3, [pc, #248]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c4c:	61bb      	str	r3, [r7, #24]
 8000c4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c50:	4b3b      	ldr	r3, [pc, #236]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c54:	4a3a      	ldr	r2, [pc, #232]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c56:	f043 0304 	orr.w	r3, r3, #4
 8000c5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5c:	4b38      	ldr	r3, [pc, #224]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c60:	f003 0304 	and.w	r3, r3, #4
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c68:	4b35      	ldr	r3, [pc, #212]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6c:	4a34      	ldr	r2, [pc, #208]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c6e:	f043 0301 	orr.w	r3, r3, #1
 8000c72:	6313      	str	r3, [r2, #48]	; 0x30
 8000c74:	4b32      	ldr	r3, [pc, #200]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c78:	f003 0301 	and.w	r3, r3, #1
 8000c7c:	613b      	str	r3, [r7, #16]
 8000c7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c80:	4b2f      	ldr	r3, [pc, #188]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c84:	4a2e      	ldr	r2, [pc, #184]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c86:	f043 0302 	orr.w	r3, r3, #2
 8000c8a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8c:	4b2c      	ldr	r3, [pc, #176]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c90:	f003 0302 	and.w	r3, r3, #2
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c98:	4b29      	ldr	r3, [pc, #164]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9c:	4a28      	ldr	r2, [pc, #160]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000c9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ca2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca4:	4b26      	ldr	r3, [pc, #152]	; (8000d40 <HAL_ETH_MspInit+0x15c>)
 8000ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000cb0:	2332      	movs	r3, #50	; 0x32
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cc0:	230b      	movs	r3, #11
 8000cc2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc8:	4619      	mov	r1, r3
 8000cca:	481e      	ldr	r0, [pc, #120]	; (8000d44 <HAL_ETH_MspInit+0x160>)
 8000ccc:	f001 f872 	bl	8001db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000cd0:	2386      	movs	r3, #134	; 0x86
 8000cd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ce0:	230b      	movs	r3, #11
 8000ce2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4817      	ldr	r0, [pc, #92]	; (8000d48 <HAL_ETH_MspInit+0x164>)
 8000cec:	f001 f862 	bl	8001db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000cf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d02:	230b      	movs	r3, #11
 8000d04:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480f      	ldr	r0, [pc, #60]	; (8000d4c <HAL_ETH_MspInit+0x168>)
 8000d0e:	f001 f851 	bl	8001db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000d12:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d20:	2303      	movs	r3, #3
 8000d22:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d24:	230b      	movs	r3, #11
 8000d26:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4808      	ldr	r0, [pc, #32]	; (8000d50 <HAL_ETH_MspInit+0x16c>)
 8000d30:	f001 f840 	bl	8001db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000d34:	bf00      	nop
 8000d36:	3738      	adds	r7, #56	; 0x38
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40028000 	.word	0x40028000
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40020800 	.word	0x40020800
 8000d48:	40020000 	.word	0x40020000
 8000d4c:	40020400 	.word	0x40020400
 8000d50:	40021800 	.word	0x40021800

08000d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08c      	sub	sp, #48	; 0x30
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	f107 031c 	add.w	r3, r7, #28
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
 8000d64:	605a      	str	r2, [r3, #4]
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	60da      	str	r2, [r3, #12]
 8000d6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a2e      	ldr	r2, [pc, #184]	; (8000e2c <HAL_UART_MspInit+0xd8>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d129      	bne.n	8000dca <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d76:	4b2e      	ldr	r3, [pc, #184]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7a:	4a2d      	ldr	r2, [pc, #180]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000d7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d80:	6413      	str	r3, [r2, #64]	; 0x40
 8000d82:	4b2b      	ldr	r3, [pc, #172]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d8a:	61bb      	str	r3, [r7, #24]
 8000d8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d8e:	4b28      	ldr	r3, [pc, #160]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	4a27      	ldr	r2, [pc, #156]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000d94:	f043 0308 	orr.w	r3, r3, #8
 8000d98:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9a:	4b25      	ldr	r3, [pc, #148]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9e:	f003 0308 	and.w	r3, r3, #8
 8000da2:	617b      	str	r3, [r7, #20]
 8000da4:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000da6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	2302      	movs	r3, #2
 8000dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db4:	2303      	movs	r3, #3
 8000db6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000db8:	2307      	movs	r3, #7
 8000dba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dbc:	f107 031c 	add.w	r3, r7, #28
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	481c      	ldr	r0, [pc, #112]	; (8000e34 <HAL_UART_MspInit+0xe0>)
 8000dc4:	f000 fff6 	bl	8001db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000dc8:	e02c      	b.n	8000e24 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART6)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a1a      	ldr	r2, [pc, #104]	; (8000e38 <HAL_UART_MspInit+0xe4>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d127      	bne.n	8000e24 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000dd4:	4b16      	ldr	r3, [pc, #88]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dd8:	4a15      	ldr	r2, [pc, #84]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000dda:	f043 0320 	orr.w	r3, r3, #32
 8000dde:	6453      	str	r3, [r2, #68]	; 0x44
 8000de0:	4b13      	ldr	r3, [pc, #76]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de4:	f003 0320 	and.w	r3, r3, #32
 8000de8:	613b      	str	r3, [r7, #16]
 8000dea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dec:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df0:	4a0f      	ldr	r2, [pc, #60]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000df2:	f043 0304 	orr.w	r3, r3, #4
 8000df6:	6313      	str	r3, [r2, #48]	; 0x30
 8000df8:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <HAL_UART_MspInit+0xdc>)
 8000dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfc:	f003 0304 	and.w	r3, r3, #4
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e04:	23c0      	movs	r3, #192	; 0xc0
 8000e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e10:	2303      	movs	r3, #3
 8000e12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000e14:	2308      	movs	r3, #8
 8000e16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e18:	f107 031c 	add.w	r3, r7, #28
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4807      	ldr	r0, [pc, #28]	; (8000e3c <HAL_UART_MspInit+0xe8>)
 8000e20:	f000 ffc8 	bl	8001db4 <HAL_GPIO_Init>
}
 8000e24:	bf00      	nop
 8000e26:	3730      	adds	r7, #48	; 0x30
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40004800 	.word	0x40004800
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40020c00 	.word	0x40020c00
 8000e38:	40011400 	.word	0x40011400
 8000e3c:	40020800 	.word	0x40020800

08000e40 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08a      	sub	sp, #40	; 0x28
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e48:	f107 0314 	add.w	r3, r7, #20
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]
 8000e56:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e60:	d141      	bne.n	8000ee6 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e62:	4b23      	ldr	r3, [pc, #140]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a22      	ldr	r2, [pc, #136]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b20      	ldr	r3, [pc, #128]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	613b      	str	r3, [r7, #16]
 8000e78:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000e7a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e80:	2302      	movs	r3, #2
 8000e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e8c:	230a      	movs	r3, #10
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4817      	ldr	r0, [pc, #92]	; (8000ef4 <HAL_PCD_MspInit+0xb4>)
 8000e98:	f000 ff8c 	bl	8001db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000e9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ea0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000eaa:	f107 0314 	add.w	r3, r7, #20
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4810      	ldr	r0, [pc, #64]	; (8000ef4 <HAL_PCD_MspInit+0xb4>)
 8000eb2:	f000 ff7f 	bl	8001db4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eba:	4a0d      	ldr	r2, [pc, #52]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000ebc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ec0:	6353      	str	r3, [r2, #52]	; 0x34
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed2:	4a07      	ldr	r2, [pc, #28]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eda:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <HAL_PCD_MspInit+0xb0>)
 8000edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ee2:	60bb      	str	r3, [r7, #8]
 8000ee4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000ee6:	bf00      	nop
 8000ee8:	3728      	adds	r7, #40	; 0x28
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40020000 	.word	0x40020000

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f06:	b480      	push	{r7}
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f0a:	e7fe      	b.n	8000f0a <HardFault_Handler+0x4>

08000f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f10:	e7fe      	b.n	8000f10 <MemManage_Handler+0x4>

08000f12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <BusFault_Handler+0x4>

08000f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f1c:	e7fe      	b.n	8000f1c <UsageFault_Handler+0x4>

08000f1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4c:	f000 f8b4 	bl	80010b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f5c:	4a14      	ldr	r2, [pc, #80]	; (8000fb0 <_sbrk+0x5c>)
 8000f5e:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <_sbrk+0x60>)
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <_sbrk+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d102      	bne.n	8000f76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f70:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <_sbrk+0x64>)
 8000f72:	4a12      	ldr	r2, [pc, #72]	; (8000fbc <_sbrk+0x68>)
 8000f74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f76:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <_sbrk+0x64>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d207      	bcs.n	8000f94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f84:	f003 fb02 	bl	800458c <__errno>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	230c      	movs	r3, #12
 8000f8c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f92:	e009      	b.n	8000fa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f94:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <_sbrk+0x64>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f9a:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <_sbrk+0x64>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	4a05      	ldr	r2, [pc, #20]	; (8000fb8 <_sbrk+0x64>)
 8000fa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20080000 	.word	0x20080000
 8000fb4:	00000400 	.word	0x00000400
 8000fb8:	2000008c 	.word	0x2000008c
 8000fbc:	20000610 	.word	0x20000610

08000fc0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fc4:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <SystemInit+0x28>)
 8000fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fca:	4a07      	ldr	r2, [pc, #28]	; (8000fe8 <SystemInit+0x28>)
 8000fcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <SystemInit+0x28>)
 8000fd6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fda:	609a      	str	r2, [r3, #8]
#endif
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001024 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000ff0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000ff2:	e003      	b.n	8000ffc <LoopCopyDataInit>

08000ff4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000ff6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000ff8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000ffa:	3104      	adds	r1, #4

08000ffc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000ffc:	480b      	ldr	r0, [pc, #44]	; (800102c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001000:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001002:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001004:	d3f6      	bcc.n	8000ff4 <CopyDataInit>
  ldr  r2, =_sbss
 8001006:	4a0b      	ldr	r2, [pc, #44]	; (8001034 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001008:	e002      	b.n	8001010 <LoopFillZerobss>

0800100a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800100a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800100c:	f842 3b04 	str.w	r3, [r2], #4

08001010 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001010:	4b09      	ldr	r3, [pc, #36]	; (8001038 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001012:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001014:	d3f9      	bcc.n	800100a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001016:	f7ff ffd3 	bl	8000fc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800101a:	f003 fabd 	bl	8004598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800101e:	f7ff fae7 	bl	80005f0 <main>
  bx  lr    
 8001022:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001024:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001028:	08004f5c 	.word	0x08004f5c
  ldr  r0, =_sdata
 800102c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001030:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001034:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001038:	20000610 	.word	0x20000610

0800103c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800103c:	e7fe      	b.n	800103c <ADC_IRQHandler>

0800103e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001042:	2003      	movs	r0, #3
 8001044:	f000 f92c 	bl	80012a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001048:	2000      	movs	r0, #0
 800104a:	f000 f805 	bl	8001058 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800104e:	f7ff fd85 	bl	8000b5c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001052:	2300      	movs	r3, #0
}
 8001054:	4618      	mov	r0, r3
 8001056:	bd80      	pop	{r7, pc}

08001058 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001060:	4b12      	ldr	r3, [pc, #72]	; (80010ac <HAL_InitTick+0x54>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <HAL_InitTick+0x58>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	4619      	mov	r1, r3
 800106a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800106e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001072:	fbb2 f3f3 	udiv	r3, r2, r3
 8001076:	4618      	mov	r0, r3
 8001078:	f000 f939 	bl	80012ee <HAL_SYSTICK_Config>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e00e      	b.n	80010a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2b0f      	cmp	r3, #15
 800108a:	d80a      	bhi.n	80010a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800108c:	2200      	movs	r2, #0
 800108e:	6879      	ldr	r1, [r7, #4]
 8001090:	f04f 30ff 	mov.w	r0, #4294967295
 8001094:	f000 f90f 	bl	80012b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001098:	4a06      	ldr	r2, [pc, #24]	; (80010b4 <HAL_InitTick+0x5c>)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800109e:	2300      	movs	r3, #0
 80010a0:	e000      	b.n	80010a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000000 	.word	0x20000000
 80010b0:	20000008 	.word	0x20000008
 80010b4:	20000004 	.word	0x20000004

080010b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010bc:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <HAL_IncTick+0x20>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <HAL_IncTick+0x24>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4413      	add	r3, r2
 80010c8:	4a04      	ldr	r2, [pc, #16]	; (80010dc <HAL_IncTick+0x24>)
 80010ca:	6013      	str	r3, [r2, #0]
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	20000008 	.word	0x20000008
 80010dc:	20000608 	.word	0x20000608

080010e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  return uwTick;
 80010e4:	4b03      	ldr	r3, [pc, #12]	; (80010f4 <HAL_GetTick+0x14>)
 80010e6:	681b      	ldr	r3, [r3, #0]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	20000608 	.word	0x20000608

080010f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001100:	f7ff ffee 	bl	80010e0 <HAL_GetTick>
 8001104:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001110:	d005      	beq.n	800111e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <HAL_Delay+0x40>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	4413      	add	r3, r2
 800111c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800111e:	bf00      	nop
 8001120:	f7ff ffde 	bl	80010e0 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	68fa      	ldr	r2, [r7, #12]
 800112c:	429a      	cmp	r2, r3
 800112e:	d8f7      	bhi.n	8001120 <HAL_Delay+0x28>
  {
  }
}
 8001130:	bf00      	nop
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20000008 	.word	0x20000008

0800113c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800114c:	4b0b      	ldr	r3, [pc, #44]	; (800117c <__NVIC_SetPriorityGrouping+0x40>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001158:	4013      	ands	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 8001166:	4313      	orrs	r3, r2
 8001168:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800116a:	4a04      	ldr	r2, [pc, #16]	; (800117c <__NVIC_SetPriorityGrouping+0x40>)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	60d3      	str	r3, [r2, #12]
}
 8001170:	bf00      	nop
 8001172:	3714      	adds	r7, #20
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	e000ed00 	.word	0xe000ed00
 8001180:	05fa0000 	.word	0x05fa0000

08001184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <__NVIC_GetPriorityGrouping+0x18>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	f003 0307 	and.w	r3, r3, #7
}
 8001192:	4618      	mov	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	6039      	str	r1, [r7, #0]
 80011aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	db0a      	blt.n	80011ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	490c      	ldr	r1, [pc, #48]	; (80011ec <__NVIC_SetPriority+0x4c>)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	b2d2      	uxtb	r2, r2
 80011c2:	440b      	add	r3, r1
 80011c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c8:	e00a      	b.n	80011e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	b2da      	uxtb	r2, r3
 80011ce:	4908      	ldr	r1, [pc, #32]	; (80011f0 <__NVIC_SetPriority+0x50>)
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	f003 030f 	and.w	r3, r3, #15
 80011d6:	3b04      	subs	r3, #4
 80011d8:	0112      	lsls	r2, r2, #4
 80011da:	b2d2      	uxtb	r2, r2
 80011dc:	440b      	add	r3, r1
 80011de:	761a      	strb	r2, [r3, #24]
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000e100 	.word	0xe000e100
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b089      	sub	sp, #36	; 0x24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f003 0307 	and.w	r3, r3, #7
 8001206:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	f1c3 0307 	rsb	r3, r3, #7
 800120e:	2b04      	cmp	r3, #4
 8001210:	bf28      	it	cs
 8001212:	2304      	movcs	r3, #4
 8001214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	3304      	adds	r3, #4
 800121a:	2b06      	cmp	r3, #6
 800121c:	d902      	bls.n	8001224 <NVIC_EncodePriority+0x30>
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	3b03      	subs	r3, #3
 8001222:	e000      	b.n	8001226 <NVIC_EncodePriority+0x32>
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001228:	f04f 32ff 	mov.w	r2, #4294967295
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	43da      	mvns	r2, r3
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	401a      	ands	r2, r3
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800123c:	f04f 31ff 	mov.w	r1, #4294967295
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	fa01 f303 	lsl.w	r3, r1, r3
 8001246:	43d9      	mvns	r1, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800124c:	4313      	orrs	r3, r2
         );
}
 800124e:	4618      	mov	r0, r3
 8001250:	3724      	adds	r7, #36	; 0x24
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
	...

0800125c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	3b01      	subs	r3, #1
 8001268:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800126c:	d301      	bcc.n	8001272 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800126e:	2301      	movs	r3, #1
 8001270:	e00f      	b.n	8001292 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001272:	4a0a      	ldr	r2, [pc, #40]	; (800129c <SysTick_Config+0x40>)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3b01      	subs	r3, #1
 8001278:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800127a:	210f      	movs	r1, #15
 800127c:	f04f 30ff 	mov.w	r0, #4294967295
 8001280:	f7ff ff8e 	bl	80011a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <SysTick_Config+0x40>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800128a:	4b04      	ldr	r3, [pc, #16]	; (800129c <SysTick_Config+0x40>)
 800128c:	2207      	movs	r2, #7
 800128e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	e000e010 	.word	0xe000e010

080012a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ff47 	bl	800113c <__NVIC_SetPriorityGrouping>
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b086      	sub	sp, #24
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	4603      	mov	r3, r0
 80012be:	60b9      	str	r1, [r7, #8]
 80012c0:	607a      	str	r2, [r7, #4]
 80012c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012c8:	f7ff ff5c 	bl	8001184 <__NVIC_GetPriorityGrouping>
 80012cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	68b9      	ldr	r1, [r7, #8]
 80012d2:	6978      	ldr	r0, [r7, #20]
 80012d4:	f7ff ff8e 	bl	80011f4 <NVIC_EncodePriority>
 80012d8:	4602      	mov	r2, r0
 80012da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012de:	4611      	mov	r1, r2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff ff5d 	bl	80011a0 <__NVIC_SetPriority>
}
 80012e6:	bf00      	nop
 80012e8:	3718      	adds	r7, #24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff ffb0 	bl	800125c <SysTick_Config>
 80012fc:	4603      	mov	r3, r0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
	...

08001308 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d101      	bne.n	800131a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e054      	b.n	80013c4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	7f5b      	ldrb	r3, [r3, #29]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2b00      	cmp	r3, #0
 8001322:	d105      	bne.n	8001330 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2200      	movs	r2, #0
 8001328:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff fc3a 	bl	8000ba4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2202      	movs	r2, #2
 8001334:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	791b      	ldrb	r3, [r3, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d10c      	bne.n	8001358 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a22      	ldr	r2, [pc, #136]	; (80013cc <HAL_CRC_Init+0xc4>)
 8001344:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	689a      	ldr	r2, [r3, #8]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f022 0218 	bic.w	r2, r2, #24
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	e00c      	b.n	8001372 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6899      	ldr	r1, [r3, #8]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	461a      	mov	r2, r3
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f000 f834 	bl	80013d0 <HAL_CRCEx_Polynomial_Set>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e028      	b.n	80013c4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	795b      	ldrb	r3, [r3, #5]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d105      	bne.n	8001386 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f04f 32ff 	mov.w	r2, #4294967295
 8001382:	611a      	str	r2, [r3, #16]
 8001384:	e004      	b.n	8001390 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	6912      	ldr	r2, [r2, #16]
 800138e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	695a      	ldr	r2, [r3, #20]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	430a      	orrs	r2, r1
 80013a4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	699a      	ldr	r2, [r3, #24]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	430a      	orrs	r2, r1
 80013ba:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2201      	movs	r2, #1
 80013c0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	04c11db7 	.word	0x04c11db7

080013d0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b087      	sub	sp, #28
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013dc:	2300      	movs	r3, #0
 80013de:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80013e0:	231f      	movs	r3, #31
 80013e2:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80013e4:	bf00      	nop
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	1e5a      	subs	r2, r3, #1
 80013ea:	613a      	str	r2, [r7, #16]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d009      	beq.n	8001404 <HAL_CRCEx_Polynomial_Set+0x34>
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	f003 031f 	and.w	r3, r3, #31
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	fa22 f303 	lsr.w	r3, r2, r3
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	2b00      	cmp	r3, #0
 8001402:	d0f0      	beq.n	80013e6 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2b18      	cmp	r3, #24
 8001408:	d846      	bhi.n	8001498 <HAL_CRCEx_Polynomial_Set+0xc8>
 800140a:	a201      	add	r2, pc, #4	; (adr r2, 8001410 <HAL_CRCEx_Polynomial_Set+0x40>)
 800140c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001410:	0800149f 	.word	0x0800149f
 8001414:	08001499 	.word	0x08001499
 8001418:	08001499 	.word	0x08001499
 800141c:	08001499 	.word	0x08001499
 8001420:	08001499 	.word	0x08001499
 8001424:	08001499 	.word	0x08001499
 8001428:	08001499 	.word	0x08001499
 800142c:	08001499 	.word	0x08001499
 8001430:	0800148d 	.word	0x0800148d
 8001434:	08001499 	.word	0x08001499
 8001438:	08001499 	.word	0x08001499
 800143c:	08001499 	.word	0x08001499
 8001440:	08001499 	.word	0x08001499
 8001444:	08001499 	.word	0x08001499
 8001448:	08001499 	.word	0x08001499
 800144c:	08001499 	.word	0x08001499
 8001450:	08001481 	.word	0x08001481
 8001454:	08001499 	.word	0x08001499
 8001458:	08001499 	.word	0x08001499
 800145c:	08001499 	.word	0x08001499
 8001460:	08001499 	.word	0x08001499
 8001464:	08001499 	.word	0x08001499
 8001468:	08001499 	.word	0x08001499
 800146c:	08001499 	.word	0x08001499
 8001470:	08001475 	.word	0x08001475
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	2b06      	cmp	r3, #6
 8001478:	d913      	bls.n	80014a2 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800147e:	e010      	b.n	80014a2 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	2b07      	cmp	r3, #7
 8001484:	d90f      	bls.n	80014a6 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800148a:	e00c      	b.n	80014a6 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	2b0f      	cmp	r3, #15
 8001490:	d90b      	bls.n	80014aa <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001496:	e008      	b.n	80014aa <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	75fb      	strb	r3, [r7, #23]
      break;
 800149c:	e006      	b.n	80014ac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800149e:	bf00      	nop
 80014a0:	e004      	b.n	80014ac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80014a2:	bf00      	nop
 80014a4:	e002      	b.n	80014ac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80014a6:	bf00      	nop
 80014a8:	e000      	b.n	80014ac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80014aa:	bf00      	nop
  }
  if (status == HAL_OK)
 80014ac:	7dfb      	ldrb	r3, [r7, #23]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d10d      	bne.n	80014ce <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	f023 0118 	bic.w	r1, r3, #24
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	430a      	orrs	r2, r1
 80014cc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80014ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	371c      	adds	r7, #28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	61fb      	str	r3, [r7, #28]
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 80014ec:	4ba9      	ldr	r3, [pc, #676]	; (8001794 <HAL_ETH_Init+0x2b8>)
 80014ee:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e183      	b.n	800180a <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001508:	b2db      	uxtb	r3, r3
 800150a:	2b00      	cmp	r3, #0
 800150c:	d106      	bne.n	800151c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff fb64 	bl	8000be4 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151c:	4b9e      	ldr	r3, [pc, #632]	; (8001798 <HAL_ETH_Init+0x2bc>)
 800151e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001520:	4a9d      	ldr	r2, [pc, #628]	; (8001798 <HAL_ETH_Init+0x2bc>)
 8001522:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001526:	6453      	str	r3, [r2, #68]	; 0x44
 8001528:	4b9b      	ldr	r3, [pc, #620]	; (8001798 <HAL_ETH_Init+0x2bc>)
 800152a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001534:	4b99      	ldr	r3, [pc, #612]	; (800179c <HAL_ETH_Init+0x2c0>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	4a98      	ldr	r2, [pc, #608]	; (800179c <HAL_ETH_Init+0x2c0>)
 800153a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800153e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001540:	4b96      	ldr	r3, [pc, #600]	; (800179c <HAL_ETH_Init+0x2c0>)
 8001542:	685a      	ldr	r2, [r3, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a1b      	ldr	r3, [r3, #32]
 8001548:	4994      	ldr	r1, [pc, #592]	; (800179c <HAL_ETH_Init+0x2c0>)
 800154a:	4313      	orrs	r3, r2
 800154c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f042 0201 	orr.w	r2, r2, #1
 8001560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001564:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001566:	f7ff fdbb 	bl	80010e0 <HAL_GetTick>
 800156a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800156c:	e011      	b.n	8001592 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800156e:	f7ff fdb7 	bl	80010e0 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800157c:	d909      	bls.n	8001592 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2203      	movs	r2, #3
 8001582:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e13b      	b.n	800180a <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d1e4      	bne.n	800156e <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	691b      	ldr	r3, [r3, #16]
 80015aa:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f023 031c 	bic.w	r3, r3, #28
 80015b2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80015b4:	f001 fbf4 	bl	8002da0 <HAL_RCC_GetHCLKFreq>
 80015b8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	4a78      	ldr	r2, [pc, #480]	; (80017a0 <HAL_ETH_Init+0x2c4>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d908      	bls.n	80015d4 <HAL_ETH_Init+0xf8>
 80015c2:	69bb      	ldr	r3, [r7, #24]
 80015c4:	4a77      	ldr	r2, [pc, #476]	; (80017a4 <HAL_ETH_Init+0x2c8>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d804      	bhi.n	80015d4 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	f043 0308 	orr.w	r3, r3, #8
 80015d0:	61fb      	str	r3, [r7, #28]
 80015d2:	e027      	b.n	8001624 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	4a73      	ldr	r2, [pc, #460]	; (80017a4 <HAL_ETH_Init+0x2c8>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d908      	bls.n	80015ee <HAL_ETH_Init+0x112>
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	4a72      	ldr	r2, [pc, #456]	; (80017a8 <HAL_ETH_Init+0x2cc>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d804      	bhi.n	80015ee <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	f043 030c 	orr.w	r3, r3, #12
 80015ea:	61fb      	str	r3, [r7, #28]
 80015ec:	e01a      	b.n	8001624 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	4a6d      	ldr	r2, [pc, #436]	; (80017a8 <HAL_ETH_Init+0x2cc>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d903      	bls.n	80015fe <HAL_ETH_Init+0x122>
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	4a6c      	ldr	r2, [pc, #432]	; (80017ac <HAL_ETH_Init+0x2d0>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d911      	bls.n	8001622 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	4a6a      	ldr	r2, [pc, #424]	; (80017ac <HAL_ETH_Init+0x2d0>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d908      	bls.n	8001618 <HAL_ETH_Init+0x13c>
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	4a69      	ldr	r2, [pc, #420]	; (80017b0 <HAL_ETH_Init+0x2d4>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d804      	bhi.n	8001618 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	61fb      	str	r3, [r7, #28]
 8001616:	e005      	b.n	8001624 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	f043 0310 	orr.w	r3, r3, #16
 800161e:	61fb      	str	r3, [r7, #28]
 8001620:	e000      	b.n	8001624 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8001622:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	69fa      	ldr	r2, [r7, #28]
 800162a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800162c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001630:	2100      	movs	r1, #0
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 f956 	bl	80018e4 <HAL_ETH_WritePHYRegister>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d00b      	beq.n	8001656 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8001642:	6939      	ldr	r1, [r7, #16]
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f000 f9b3 	bl	80019b0 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2201      	movs	r2, #1
 800164e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e0d9      	b.n	800180a <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8001656:	20ff      	movs	r0, #255	; 0xff
 8001658:	f7ff fd4e 	bl	80010f8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	f000 80a7 	beq.w	80017b4 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001666:	f7ff fd3b 	bl	80010e0 <HAL_GetTick>
 800166a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	461a      	mov	r2, r3
 8001672:	2101      	movs	r1, #1
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f000 f8cd 	bl	8001814 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800167a:	f7ff fd31 	bl	80010e0 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	f241 3288 	movw	r2, #5000	; 0x1388
 8001688:	4293      	cmp	r3, r2
 800168a:	d90f      	bls.n	80016ac <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8001690:	6939      	ldr	r1, [r7, #16]
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f000 f98c 	bl	80019b0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2201      	movs	r2, #1
 800169c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2200      	movs	r2, #0
 80016a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e0ae      	b.n	800180a <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	f003 0304 	and.w	r3, r3, #4
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0da      	beq.n	800166c <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80016b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016ba:	2100      	movs	r1, #0
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f000 f911 	bl	80018e4 <HAL_ETH_WritePHYRegister>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d00b      	beq.n	80016e0 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80016cc:	6939      	ldr	r1, [r7, #16]
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f000 f96e 	bl	80019b0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2201      	movs	r2, #1
 80016d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80016dc:	2301      	movs	r3, #1
 80016de:	e094      	b.n	800180a <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80016e0:	f7ff fcfe 	bl	80010e0 <HAL_GetTick>
 80016e4:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80016e6:	f107 030c 	add.w	r3, r7, #12
 80016ea:	461a      	mov	r2, r3
 80016ec:	2101      	movs	r1, #1
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f000 f890 	bl	8001814 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80016f4:	f7ff fcf4 	bl	80010e0 <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001702:	4293      	cmp	r3, r2
 8001704:	d90f      	bls.n	8001726 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800170a:	6939      	ldr	r1, [r7, #16]
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f000 f94f 	bl	80019b0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2201      	movs	r2, #1
 8001716:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e071      	b.n	800180a <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f003 0320 	and.w	r3, r3, #32
 800172c:	2b00      	cmp	r3, #0
 800172e:	d0da      	beq.n	80016e6 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001730:	f107 030c 	add.w	r3, r7, #12
 8001734:	461a      	mov	r2, r3
 8001736:	211f      	movs	r1, #31
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f000 f86b 	bl	8001814 <HAL_ETH_ReadPHYRegister>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d00b      	beq.n	800175c <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001748:	6939      	ldr	r1, [r7, #16]
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f000 f930 	bl	80019b0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2201      	movs	r2, #1
 8001754:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8001758:	2301      	movs	r3, #1
 800175a:	e056      	b.n	800180a <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f003 0310 	and.w	r3, r3, #16
 8001762:	2b00      	cmp	r3, #0
 8001764:	d004      	beq.n	8001770 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800176c:	60da      	str	r2, [r3, #12]
 800176e:	e002      	b.n	8001776 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	e037      	b.n	80017f8 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	e032      	b.n	80017f8 <HAL_ETH_Init+0x31c>
 8001792:	bf00      	nop
 8001794:	03938700 	.word	0x03938700
 8001798:	40023800 	.word	0x40023800
 800179c:	40013800 	.word	0x40013800
 80017a0:	01312cff 	.word	0x01312cff
 80017a4:	02160ebf 	.word	0x02160ebf
 80017a8:	039386ff 	.word	0x039386ff
 80017ac:	05f5e0ff 	.word	0x05f5e0ff
 80017b0:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	08db      	lsrs	r3, r3, #3
 80017ba:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	085b      	lsrs	r3, r3, #1
 80017c2:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80017c4:	4313      	orrs	r3, r2
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	461a      	mov	r2, r3
 80017ca:	2100      	movs	r1, #0
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f000 f889 	bl	80018e4 <HAL_ETH_WritePHYRegister>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d00b      	beq.n	80017f0 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80017dc:	6939      	ldr	r1, [r7, #16]
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 f8e6 	bl	80019b0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2201      	movs	r2, #1
 80017e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e00c      	b.n	800180a <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80017f0:	f640 70ff 	movw	r0, #4095	; 0xfff
 80017f4:	f7ff fc80 	bl	80010f8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80017f8:	6939      	ldr	r1, [r7, #16]
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f000 f8d8 	bl	80019b0 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3720      	adds	r7, #32
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop

08001814 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	460b      	mov	r3, r1
 800181e:	607a      	str	r2, [r7, #4]
 8001820:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b82      	cmp	r3, #130	; 0x82
 8001834:	d101      	bne.n	800183a <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8001836:	2302      	movs	r3, #2
 8001838:	e050      	b.n	80018dc <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2282      	movs	r2, #130	; 0x82
 800183e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	f003 031c 	and.w	r3, r3, #28
 8001850:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	8a1b      	ldrh	r3, [r3, #16]
 8001856:	02db      	lsls	r3, r3, #11
 8001858:	b29b      	uxth	r3, r3
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	4313      	orrs	r3, r2
 800185e:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8001860:	897b      	ldrh	r3, [r7, #10]
 8001862:	019b      	lsls	r3, r3, #6
 8001864:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	4313      	orrs	r3, r2
 800186c:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	f023 0302 	bic.w	r3, r3, #2
 8001874:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	697a      	ldr	r2, [r7, #20]
 8001884:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001886:	f7ff fc2b 	bl	80010e0 <HAL_GetTick>
 800188a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800188c:	e015      	b.n	80018ba <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800188e:	f7ff fc27 	bl	80010e0 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800189c:	d309      	bcc.n	80018b2 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2201      	movs	r2, #1
 80018a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e014      	b.n	80018dc <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	691b      	ldr	r3, [r3, #16]
 80018b8:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f003 0301 	and.w	r3, r3, #1
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d1e4      	bne.n	800188e <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	461a      	mov	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2201      	movs	r2, #1
 80018d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3718      	adds	r7, #24
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	60f8      	str	r0, [r7, #12]
 80018ec:	460b      	mov	r3, r1
 80018ee:	607a      	str	r2, [r7, #4]
 80018f0:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001900:	b2db      	uxtb	r3, r3
 8001902:	2b42      	cmp	r3, #66	; 0x42
 8001904:	d101      	bne.n	800190a <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8001906:	2302      	movs	r3, #2
 8001908:	e04e      	b.n	80019a8 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	2242      	movs	r2, #66	; 0x42
 800190e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	691b      	ldr	r3, [r3, #16]
 8001918:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	f003 031c 	and.w	r3, r3, #28
 8001920:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	8a1b      	ldrh	r3, [r3, #16]
 8001926:	02db      	lsls	r3, r3, #11
 8001928:	b29b      	uxth	r3, r3
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	4313      	orrs	r3, r2
 800192e:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8001930:	897b      	ldrh	r3, [r7, #10]
 8001932:	019b      	lsls	r3, r3, #6
 8001934:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001938:	697a      	ldr	r2, [r7, #20]
 800193a:	4313      	orrs	r3, r2
 800193c:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	f043 0302 	orr.w	r3, r3, #2
 8001944:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	b29a      	uxth	r2, r3
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001960:	f7ff fbbe 	bl	80010e0 <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001966:	e015      	b.n	8001994 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8001968:	f7ff fbba 	bl	80010e0 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001976:	d309      	bcc.n	800198c <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e00d      	b.n	80019a8 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	2b00      	cmp	r3, #0
 800199c:	d1e4      	bne.n	8001968 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2201      	movs	r2, #1
 80019a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b0b0      	sub	sp, #192	; 0xc0
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d007      	beq.n	80019d6 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80019cc:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80019d6:	2300      	movs	r3, #0
 80019d8:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80019de:	2300      	movs	r3, #0
 80019e0:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	69db      	ldr	r3, [r3, #28]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d103      	bne.n	80019fe <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80019f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019fa:	663b      	str	r3, [r7, #96]	; 0x60
 80019fc:	e001      	b.n	8001a02 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8001a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a06:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8001a10:	2300      	movs	r3, #0
 8001a12:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8001a1c:	2340      	movs	r3, #64	; 0x40
 8001a1e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8001a20:	2300      	movs	r3, #0
 8001a22:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8001a32:	2300      	movs	r3, #0
 8001a34:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8001a50:	2380      	movs	r3, #128	; 0x80
 8001a52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001a56:	2300      	movs	r3, #0
 8001a58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8001a84:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001a88:	4bab      	ldr	r3, [pc, #684]	; (8001d38 <ETH_MACDMAConfig+0x388>)
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001a90:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8001a92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001a94:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8001a96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8001a98:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8001a9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8001a9c:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8001aa2:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8001aa4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8001aa6:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8001aa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8001aaa:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8001ab0:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8001ab2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8001ab4:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8001ab6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8001ab8:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8001aba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8001abc:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8001abe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8001ac0:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8001ac2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8001ac4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001ac6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001aca:	4313      	orrs	r3, r2
 8001acc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001ad8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ae4:	2001      	movs	r0, #1
 8001ae6:	f7ff fb07 	bl	80010f8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001af2:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001af4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8001af6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001af8:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8001afa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8001afc:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8001afe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8001b02:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8001b04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8001b08:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8001b0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8001b0e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8001b10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8001b14:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8001b18:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8001b20:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001b22:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001b2e:	2001      	movs	r0, #1
 8001b30:	f7ff fae2 	bl	80010f8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001b3c:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001b46:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001b50:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8001b5c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001b60:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001b64:	4013      	ands	r3, r2
 8001b66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001b6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001b6e:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001b70:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001b74:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8001b76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8001b7a:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8001b7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8001b80:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8001b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8001b86:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8001b88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8001b8c:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001b8e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001b92:	4313      	orrs	r3, r2
 8001b94:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001ba0:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001bac:	2001      	movs	r0, #1
 8001bae:	f7ff faa3 	bl	80010f8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001bba:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8001bbc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8001bc0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001bd6:	2001      	movs	r0, #1
 8001bd8:	f7ff fa8e 	bl	80010f8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001be4:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8001bea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bee:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8001bf4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001bf8:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001c06:	2300      	movs	r3, #0
 8001c08:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8001c0a:	2304      	movs	r3, #4
 8001c0c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8001c0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c12:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8001c14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c18:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001c1a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c1e:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001c20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c24:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8001c26:	2380      	movs	r3, #128	; 0x80
 8001c28:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	f241 0318 	movw	r3, #4120	; 0x1018
 8001c3a:	4413      	add	r3, r2
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8001c42:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001c46:	4b3d      	ldr	r3, [pc, #244]	; (8001d3c <ETH_MACDMAConfig+0x38c>)
 8001c48:	4013      	ands	r3, r2
 8001c4a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001c4e:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8001c50:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001c52:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8001c54:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8001c56:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8001c58:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8001c5a:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8001c5c:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8001c5e:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8001c60:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8001c62:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8001c64:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8001c66:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8001c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8001c6a:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8001c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8001c6e:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8001c70:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001c74:	4313      	orrs	r3, r2
 8001c76:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	f241 0318 	movw	r3, #4120	; 0x1018
 8001c82:	4413      	add	r3, r2
 8001c84:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001c88:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	f241 0318 	movw	r3, #4120	; 0x1018
 8001c92:	4413      	add	r3, r2
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c9a:	2001      	movs	r0, #1
 8001c9c:	f7ff fa2c 	bl	80010f8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	f241 0318 	movw	r3, #4120	; 0x1018
 8001ca8:	4413      	add	r3, r2
 8001caa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001cae:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001cb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8001cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001cb4:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8001cb8:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8001cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001cbc:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8001cbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8001cc0:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8001cc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cc4:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8001cc6:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8001cc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8001cca:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001cd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cd8:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ce8:	2001      	movs	r0, #1
 8001cea:	f7ff fa05 	bl	80010f8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cf6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001cfa:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d10d      	bne.n	8001d20 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	f241 031c 	movw	r3, #4124	; 0x101c
 8001d0c:	4413      	add	r3, r2
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	6811      	ldr	r1, [r2, #0]
 8001d14:	4a0a      	ldr	r2, [pc, #40]	; (8001d40 <ETH_MACDMAConfig+0x390>)
 8001d16:	431a      	orrs	r2, r3
 8001d18:	f241 031c 	movw	r3, #4124	; 0x101c
 8001d1c:	440b      	add	r3, r1
 8001d1e:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	461a      	mov	r2, r3
 8001d26:	2100      	movs	r1, #0
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 f80b 	bl	8001d44 <ETH_MACAddressConfig>
}
 8001d2e:	bf00      	nop
 8001d30:	37c0      	adds	r7, #192	; 0xc0
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	ff20810f 	.word	0xff20810f
 8001d3c:	f8de3f23 	.word	0xf8de3f23
 8001d40:	00010040 	.word	0x00010040

08001d44 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b087      	sub	sp, #28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3305      	adds	r3, #5
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	3204      	adds	r2, #4
 8001d5c:	7812      	ldrb	r2, [r2, #0]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <ETH_MACAddressConfig+0x68>)
 8001d66:	4413      	add	r3, r2
 8001d68:	461a      	mov	r2, r3
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3303      	adds	r3, #3
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	061a      	lsls	r2, r3, #24
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3302      	adds	r3, #2
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	041b      	lsls	r3, r3, #16
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	3301      	adds	r3, #1
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	021b      	lsls	r3, r3, #8
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	7812      	ldrb	r2, [r2, #0]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <ETH_MACAddressConfig+0x6c>)
 8001d96:	4413      	add	r3, r2
 8001d98:	461a      	mov	r2, r3
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	6013      	str	r3, [r2, #0]
}
 8001d9e:	bf00      	nop
 8001da0:	371c      	adds	r7, #28
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40028040 	.word	0x40028040
 8001db0:	40028044 	.word	0x40028044

08001db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b089      	sub	sp, #36	; 0x24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61fb      	str	r3, [r7, #28]
 8001dd2:	e175      	b.n	80020c0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	f040 8164 	bne.w	80020ba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d00b      	beq.n	8001e12 <HAL_GPIO_Init+0x5e>
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d007      	beq.n	8001e12 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e06:	2b11      	cmp	r3, #17
 8001e08:	d003      	beq.n	8001e12 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b12      	cmp	r3, #18
 8001e10:	d130      	bne.n	8001e74 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	2203      	movs	r2, #3
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4013      	ands	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e48:	2201      	movs	r2, #1
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	4013      	ands	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	091b      	lsrs	r3, r3, #4
 8001e5e:	f003 0201 	and.w	r2, r3, #1
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	2203      	movs	r2, #3
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d003      	beq.n	8001eb4 <HAL_GPIO_Init+0x100>
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b12      	cmp	r3, #18
 8001eb2:	d123      	bne.n	8001efc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	08da      	lsrs	r2, r3, #3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3208      	adds	r2, #8
 8001ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	f003 0307 	and.w	r3, r3, #7
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	220f      	movs	r2, #15
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	691a      	ldr	r2, [r3, #16]
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	08da      	lsrs	r2, r3, #3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	3208      	adds	r2, #8
 8001ef6:	69b9      	ldr	r1, [r7, #24]
 8001ef8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	2203      	movs	r2, #3
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 0203 	and.w	r2, r3, #3
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	f000 80be 	beq.w	80020ba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3e:	4b65      	ldr	r3, [pc, #404]	; (80020d4 <HAL_GPIO_Init+0x320>)
 8001f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f42:	4a64      	ldr	r2, [pc, #400]	; (80020d4 <HAL_GPIO_Init+0x320>)
 8001f44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f48:	6453      	str	r3, [r2, #68]	; 0x44
 8001f4a:	4b62      	ldr	r3, [pc, #392]	; (80020d4 <HAL_GPIO_Init+0x320>)
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f56:	4a60      	ldr	r2, [pc, #384]	; (80020d8 <HAL_GPIO_Init+0x324>)
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	089b      	lsrs	r3, r3, #2
 8001f5c:	3302      	adds	r3, #2
 8001f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	f003 0303 	and.w	r3, r3, #3
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	220f      	movs	r2, #15
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43db      	mvns	r3, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4013      	ands	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a57      	ldr	r2, [pc, #348]	; (80020dc <HAL_GPIO_Init+0x328>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d037      	beq.n	8001ff2 <HAL_GPIO_Init+0x23e>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a56      	ldr	r2, [pc, #344]	; (80020e0 <HAL_GPIO_Init+0x32c>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d031      	beq.n	8001fee <HAL_GPIO_Init+0x23a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a55      	ldr	r2, [pc, #340]	; (80020e4 <HAL_GPIO_Init+0x330>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d02b      	beq.n	8001fea <HAL_GPIO_Init+0x236>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a54      	ldr	r2, [pc, #336]	; (80020e8 <HAL_GPIO_Init+0x334>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d025      	beq.n	8001fe6 <HAL_GPIO_Init+0x232>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a53      	ldr	r2, [pc, #332]	; (80020ec <HAL_GPIO_Init+0x338>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d01f      	beq.n	8001fe2 <HAL_GPIO_Init+0x22e>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a52      	ldr	r2, [pc, #328]	; (80020f0 <HAL_GPIO_Init+0x33c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d019      	beq.n	8001fde <HAL_GPIO_Init+0x22a>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a51      	ldr	r2, [pc, #324]	; (80020f4 <HAL_GPIO_Init+0x340>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d013      	beq.n	8001fda <HAL_GPIO_Init+0x226>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a50      	ldr	r2, [pc, #320]	; (80020f8 <HAL_GPIO_Init+0x344>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d00d      	beq.n	8001fd6 <HAL_GPIO_Init+0x222>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a4f      	ldr	r2, [pc, #316]	; (80020fc <HAL_GPIO_Init+0x348>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d007      	beq.n	8001fd2 <HAL_GPIO_Init+0x21e>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a4e      	ldr	r2, [pc, #312]	; (8002100 <HAL_GPIO_Init+0x34c>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d101      	bne.n	8001fce <HAL_GPIO_Init+0x21a>
 8001fca:	2309      	movs	r3, #9
 8001fcc:	e012      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fce:	230a      	movs	r3, #10
 8001fd0:	e010      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fd2:	2308      	movs	r3, #8
 8001fd4:	e00e      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fd6:	2307      	movs	r3, #7
 8001fd8:	e00c      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fda:	2306      	movs	r3, #6
 8001fdc:	e00a      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fde:	2305      	movs	r3, #5
 8001fe0:	e008      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fe2:	2304      	movs	r3, #4
 8001fe4:	e006      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e004      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fea:	2302      	movs	r3, #2
 8001fec:	e002      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e000      	b.n	8001ff4 <HAL_GPIO_Init+0x240>
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	69fa      	ldr	r2, [r7, #28]
 8001ff6:	f002 0203 	and.w	r2, r2, #3
 8001ffa:	0092      	lsls	r2, r2, #2
 8001ffc:	4093      	lsls	r3, r2
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4313      	orrs	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002004:	4934      	ldr	r1, [pc, #208]	; (80020d8 <HAL_GPIO_Init+0x324>)
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	089b      	lsrs	r3, r3, #2
 800200a:	3302      	adds	r3, #2
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002012:	4b3c      	ldr	r3, [pc, #240]	; (8002104 <HAL_GPIO_Init+0x350>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	43db      	mvns	r3, r3
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4013      	ands	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	4313      	orrs	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002036:	4a33      	ldr	r2, [pc, #204]	; (8002104 <HAL_GPIO_Init+0x350>)
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800203c:	4b31      	ldr	r3, [pc, #196]	; (8002104 <HAL_GPIO_Init+0x350>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	43db      	mvns	r3, r3
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	4013      	ands	r3, r2
 800204a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	4313      	orrs	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002060:	4a28      	ldr	r2, [pc, #160]	; (8002104 <HAL_GPIO_Init+0x350>)
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002066:	4b27      	ldr	r3, [pc, #156]	; (8002104 <HAL_GPIO_Init+0x350>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4313      	orrs	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800208a:	4a1e      	ldr	r2, [pc, #120]	; (8002104 <HAL_GPIO_Init+0x350>)
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002090:	4b1c      	ldr	r3, [pc, #112]	; (8002104 <HAL_GPIO_Init+0x350>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	43db      	mvns	r3, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4013      	ands	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b4:	4a13      	ldr	r2, [pc, #76]	; (8002104 <HAL_GPIO_Init+0x350>)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	3301      	adds	r3, #1
 80020be:	61fb      	str	r3, [r7, #28]
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	2b0f      	cmp	r3, #15
 80020c4:	f67f ae86 	bls.w	8001dd4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80020c8:	bf00      	nop
 80020ca:	3724      	adds	r7, #36	; 0x24
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	40023800 	.word	0x40023800
 80020d8:	40013800 	.word	0x40013800
 80020dc:	40020000 	.word	0x40020000
 80020e0:	40020400 	.word	0x40020400
 80020e4:	40020800 	.word	0x40020800
 80020e8:	40020c00 	.word	0x40020c00
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40021400 	.word	0x40021400
 80020f4:	40021800 	.word	0x40021800
 80020f8:	40021c00 	.word	0x40021c00
 80020fc:	40022000 	.word	0x40022000
 8002100:	40022400 	.word	0x40022400
 8002104:	40013c00 	.word	0x40013c00

08002108 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	460b      	mov	r3, r1
 8002112:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	691a      	ldr	r2, [r3, #16]
 8002118:	887b      	ldrh	r3, [r7, #2]
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d002      	beq.n	8002126 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002120:	2301      	movs	r3, #1
 8002122:	73fb      	strb	r3, [r7, #15]
 8002124:	e001      	b.n	800212a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002126:	2300      	movs	r3, #0
 8002128:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800212a:	7bfb      	ldrb	r3, [r7, #15]
}
 800212c:	4618      	mov	r0, r3
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	807b      	strh	r3, [r7, #2]
 8002144:	4613      	mov	r3, r2
 8002146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002148:	787b      	ldrb	r3, [r7, #1]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800214e:	887a      	ldrh	r2, [r7, #2]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002154:	e003      	b.n	800215e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002156:	887b      	ldrh	r3, [r7, #2]
 8002158:	041a      	lsls	r2, r3, #16
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	619a      	str	r2, [r3, #24]
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800216a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800216c:	b08f      	sub	sp, #60	; 0x3c
 800216e:	af0a      	add	r7, sp, #40	; 0x28
 8002170:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d101      	bne.n	800217c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e116      	b.n	80023aa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d106      	bne.n	800219c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f7fe fe52 	bl	8000e40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2203      	movs	r2, #3
 80021a0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d102      	bne.n	80021b6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f001 ff8e 	bl	80040dc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	603b      	str	r3, [r7, #0]
 80021c6:	687e      	ldr	r6, [r7, #4]
 80021c8:	466d      	mov	r5, sp
 80021ca:	f106 0410 	add.w	r4, r6, #16
 80021ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021da:	e885 0003 	stmia.w	r5, {r0, r1}
 80021de:	1d33      	adds	r3, r6, #4
 80021e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021e2:	6838      	ldr	r0, [r7, #0]
 80021e4:	f001 ff22 	bl	800402c <USB_CoreInit>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d005      	beq.n	80021fa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2202      	movs	r2, #2
 80021f2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e0d7      	b.n	80023aa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2100      	movs	r1, #0
 8002200:	4618      	mov	r0, r3
 8002202:	f001 ff7c 	bl	80040fe <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002206:	2300      	movs	r3, #0
 8002208:	73fb      	strb	r3, [r7, #15]
 800220a:	e04a      	b.n	80022a2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800220c:	7bfa      	ldrb	r2, [r7, #15]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	333d      	adds	r3, #61	; 0x3d
 800221c:	2201      	movs	r2, #1
 800221e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002220:	7bfa      	ldrb	r2, [r7, #15]
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	1a9b      	subs	r3, r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	333c      	adds	r3, #60	; 0x3c
 8002230:	7bfa      	ldrb	r2, [r7, #15]
 8002232:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002234:	7bfa      	ldrb	r2, [r7, #15]
 8002236:	7bfb      	ldrb	r3, [r7, #15]
 8002238:	b298      	uxth	r0, r3
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	3342      	adds	r3, #66	; 0x42
 8002248:	4602      	mov	r2, r0
 800224a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800224c:	7bfa      	ldrb	r2, [r7, #15]
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	00db      	lsls	r3, r3, #3
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	440b      	add	r3, r1
 800225a:	333f      	adds	r3, #63	; 0x3f
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002260:	7bfa      	ldrb	r2, [r7, #15]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	1a9b      	subs	r3, r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	3344      	adds	r3, #68	; 0x44
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002274:	7bfa      	ldrb	r2, [r7, #15]
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	1a9b      	subs	r3, r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	3348      	adds	r3, #72	; 0x48
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002288:	7bfa      	ldrb	r2, [r7, #15]
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	4613      	mov	r3, r2
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	1a9b      	subs	r3, r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	3350      	adds	r3, #80	; 0x50
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	3301      	adds	r3, #1
 80022a0:	73fb      	strb	r3, [r7, #15]
 80022a2:	7bfa      	ldrb	r2, [r7, #15]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d3af      	bcc.n	800220c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022ac:	2300      	movs	r3, #0
 80022ae:	73fb      	strb	r3, [r7, #15]
 80022b0:	e044      	b.n	800233c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022b2:	7bfa      	ldrb	r2, [r7, #15]
 80022b4:	6879      	ldr	r1, [r7, #4]
 80022b6:	4613      	mov	r3, r2
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	1a9b      	subs	r3, r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	440b      	add	r3, r1
 80022c0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80022c4:	2200      	movs	r2, #0
 80022c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022c8:	7bfa      	ldrb	r2, [r7, #15]
 80022ca:	6879      	ldr	r1, [r7, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	1a9b      	subs	r3, r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	440b      	add	r3, r1
 80022d6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80022da:	7bfa      	ldrb	r2, [r7, #15]
 80022dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022de:	7bfa      	ldrb	r2, [r7, #15]
 80022e0:	6879      	ldr	r1, [r7, #4]
 80022e2:	4613      	mov	r3, r2
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	1a9b      	subs	r3, r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	440b      	add	r3, r1
 80022ec:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80022f0:	2200      	movs	r2, #0
 80022f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80022f4:	7bfa      	ldrb	r2, [r7, #15]
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	4613      	mov	r3, r2
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	1a9b      	subs	r3, r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	440b      	add	r3, r1
 8002302:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800230a:	7bfa      	ldrb	r2, [r7, #15]
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	4613      	mov	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	1a9b      	subs	r3, r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	440b      	add	r3, r1
 8002318:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002320:	7bfa      	ldrb	r2, [r7, #15]
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	4613      	mov	r3, r2
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	1a9b      	subs	r3, r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	440b      	add	r3, r1
 800232e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002336:	7bfb      	ldrb	r3, [r7, #15]
 8002338:	3301      	adds	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
 800233c:	7bfa      	ldrb	r2, [r7, #15]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	429a      	cmp	r2, r3
 8002344:	d3b5      	bcc.n	80022b2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	687e      	ldr	r6, [r7, #4]
 800234e:	466d      	mov	r5, sp
 8002350:	f106 0410 	add.w	r4, r6, #16
 8002354:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002356:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002358:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800235a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800235c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002360:	e885 0003 	stmia.w	r5, {r0, r1}
 8002364:	1d33      	adds	r3, r6, #4
 8002366:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002368:	6838      	ldr	r0, [r7, #0]
 800236a:	f001 fef3 	bl	8004154 <USB_DevInit>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2202      	movs	r2, #2
 8002378:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e014      	b.n	80023aa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002394:	2b01      	cmp	r3, #1
 8002396:	d102      	bne.n	800239e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f000 f80b 	bl	80023b4 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f002 f8a5 	bl	80044f2 <USB_DevDisconnect>

  return HAL_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3714      	adds	r7, #20
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080023b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2201      	movs	r2, #1
 80023c6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80023e2:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <HAL_PCDEx_ActivateLPM+0x44>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	10000003 	.word	0x10000003

080023fc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002400:	4b05      	ldr	r3, [pc, #20]	; (8002418 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a04      	ldr	r2, [pc, #16]	; (8002418 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002406:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800240a:	6013      	str	r3, [r2, #0]
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	40007000 	.word	0x40007000

0800241c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002426:	4b23      	ldr	r3, [pc, #140]	; (80024b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	4a22      	ldr	r2, [pc, #136]	; (80024b4 <HAL_PWREx_EnableOverDrive+0x98>)
 800242c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002430:	6413      	str	r3, [r2, #64]	; 0x40
 8002432:	4b20      	ldr	r3, [pc, #128]	; (80024b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800243e:	4b1e      	ldr	r3, [pc, #120]	; (80024b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a1d      	ldr	r2, [pc, #116]	; (80024b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002448:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800244a:	f7fe fe49 	bl	80010e0 <HAL_GetTick>
 800244e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002450:	e009      	b.n	8002466 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002452:	f7fe fe45 	bl	80010e0 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002460:	d901      	bls.n	8002466 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e022      	b.n	80024ac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002466:	4b14      	ldr	r3, [pc, #80]	; (80024b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800246e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002472:	d1ee      	bne.n	8002452 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002474:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a0f      	ldr	r2, [pc, #60]	; (80024b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800247a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800247e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002480:	f7fe fe2e 	bl	80010e0 <HAL_GetTick>
 8002484:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002486:	e009      	b.n	800249c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002488:	f7fe fe2a 	bl	80010e0 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002496:	d901      	bls.n	800249c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e007      	b.n	80024ac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800249c:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80024a8:	d1ee      	bne.n	8002488 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40023800 	.word	0x40023800
 80024b8:	40007000 	.word	0x40007000

080024bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80024c4:	2300      	movs	r3, #0
 80024c6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e29b      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	f000 8087 	beq.w	80025ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024e0:	4b96      	ldr	r3, [pc, #600]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 030c 	and.w	r3, r3, #12
 80024e8:	2b04      	cmp	r3, #4
 80024ea:	d00c      	beq.n	8002506 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ec:	4b93      	ldr	r3, [pc, #588]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f003 030c 	and.w	r3, r3, #12
 80024f4:	2b08      	cmp	r3, #8
 80024f6:	d112      	bne.n	800251e <HAL_RCC_OscConfig+0x62>
 80024f8:	4b90      	ldr	r3, [pc, #576]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002500:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002504:	d10b      	bne.n	800251e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002506:	4b8d      	ldr	r3, [pc, #564]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d06c      	beq.n	80025ec <HAL_RCC_OscConfig+0x130>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d168      	bne.n	80025ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e275      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002526:	d106      	bne.n	8002536 <HAL_RCC_OscConfig+0x7a>
 8002528:	4b84      	ldr	r3, [pc, #528]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a83      	ldr	r2, [pc, #524]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800252e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002532:	6013      	str	r3, [r2, #0]
 8002534:	e02e      	b.n	8002594 <HAL_RCC_OscConfig+0xd8>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0x9c>
 800253e:	4b7f      	ldr	r3, [pc, #508]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a7e      	ldr	r2, [pc, #504]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002544:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	4b7c      	ldr	r3, [pc, #496]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a7b      	ldr	r2, [pc, #492]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002550:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	e01d      	b.n	8002594 <HAL_RCC_OscConfig+0xd8>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002560:	d10c      	bne.n	800257c <HAL_RCC_OscConfig+0xc0>
 8002562:	4b76      	ldr	r3, [pc, #472]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a75      	ldr	r2, [pc, #468]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002568:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	4b73      	ldr	r3, [pc, #460]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a72      	ldr	r2, [pc, #456]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e00b      	b.n	8002594 <HAL_RCC_OscConfig+0xd8>
 800257c:	4b6f      	ldr	r3, [pc, #444]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a6e      	ldr	r2, [pc, #440]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002582:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	4b6c      	ldr	r3, [pc, #432]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a6b      	ldr	r2, [pc, #428]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800258e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d013      	beq.n	80025c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259c:	f7fe fda0 	bl	80010e0 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a4:	f7fe fd9c 	bl	80010e0 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b64      	cmp	r3, #100	; 0x64
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e229      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025b6:	4b61      	ldr	r3, [pc, #388]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0f0      	beq.n	80025a4 <HAL_RCC_OscConfig+0xe8>
 80025c2:	e014      	b.n	80025ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c4:	f7fe fd8c 	bl	80010e0 <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025cc:	f7fe fd88 	bl	80010e0 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b64      	cmp	r3, #100	; 0x64
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e215      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025de:	4b57      	ldr	r3, [pc, #348]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1f0      	bne.n	80025cc <HAL_RCC_OscConfig+0x110>
 80025ea:	e000      	b.n	80025ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d069      	beq.n	80026ce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025fa:	4b50      	ldr	r3, [pc, #320]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00b      	beq.n	800261e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002606:	4b4d      	ldr	r3, [pc, #308]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 030c 	and.w	r3, r3, #12
 800260e:	2b08      	cmp	r3, #8
 8002610:	d11c      	bne.n	800264c <HAL_RCC_OscConfig+0x190>
 8002612:	4b4a      	ldr	r3, [pc, #296]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d116      	bne.n	800264c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800261e:	4b47      	ldr	r3, [pc, #284]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d005      	beq.n	8002636 <HAL_RCC_OscConfig+0x17a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	2b01      	cmp	r3, #1
 8002630:	d001      	beq.n	8002636 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e1e9      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002636:	4b41      	ldr	r3, [pc, #260]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	493d      	ldr	r1, [pc, #244]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002646:	4313      	orrs	r3, r2
 8002648:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800264a:	e040      	b.n	80026ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d023      	beq.n	800269c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002654:	4b39      	ldr	r3, [pc, #228]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a38      	ldr	r2, [pc, #224]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800265a:	f043 0301 	orr.w	r3, r3, #1
 800265e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002660:	f7fe fd3e 	bl	80010e0 <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002668:	f7fe fd3a 	bl	80010e0 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e1c7      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800267a:	4b30      	ldr	r3, [pc, #192]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0f0      	beq.n	8002668 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002686:	4b2d      	ldr	r3, [pc, #180]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	4929      	ldr	r1, [pc, #164]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002696:	4313      	orrs	r3, r2
 8002698:	600b      	str	r3, [r1, #0]
 800269a:	e018      	b.n	80026ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800269c:	4b27      	ldr	r3, [pc, #156]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a26      	ldr	r2, [pc, #152]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80026a2:	f023 0301 	bic.w	r3, r3, #1
 80026a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a8:	f7fe fd1a 	bl	80010e0 <HAL_GetTick>
 80026ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ae:	e008      	b.n	80026c2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b0:	f7fe fd16 	bl	80010e0 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d901      	bls.n	80026c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e1a3      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026c2:	4b1e      	ldr	r3, [pc, #120]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f0      	bne.n	80026b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0308 	and.w	r3, r3, #8
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d038      	beq.n	800274c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d019      	beq.n	8002716 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026e2:	4b16      	ldr	r3, [pc, #88]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80026e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026e6:	4a15      	ldr	r2, [pc, #84]	; (800273c <HAL_RCC_OscConfig+0x280>)
 80026e8:	f043 0301 	orr.w	r3, r3, #1
 80026ec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ee:	f7fe fcf7 	bl	80010e0 <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026f6:	f7fe fcf3 	bl	80010e0 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e180      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002708:	4b0c      	ldr	r3, [pc, #48]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800270a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0f0      	beq.n	80026f6 <HAL_RCC_OscConfig+0x23a>
 8002714:	e01a      	b.n	800274c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002716:	4b09      	ldr	r3, [pc, #36]	; (800273c <HAL_RCC_OscConfig+0x280>)
 8002718:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800271a:	4a08      	ldr	r2, [pc, #32]	; (800273c <HAL_RCC_OscConfig+0x280>)
 800271c:	f023 0301 	bic.w	r3, r3, #1
 8002720:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002722:	f7fe fcdd 	bl	80010e0 <HAL_GetTick>
 8002726:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002728:	e00a      	b.n	8002740 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800272a:	f7fe fcd9 	bl	80010e0 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d903      	bls.n	8002740 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e166      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
 800273c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002740:	4b92      	ldr	r3, [pc, #584]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002742:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002744:	f003 0302 	and.w	r3, r3, #2
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1ee      	bne.n	800272a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0304 	and.w	r3, r3, #4
 8002754:	2b00      	cmp	r3, #0
 8002756:	f000 80a4 	beq.w	80028a2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800275a:	4b8c      	ldr	r3, [pc, #560]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10d      	bne.n	8002782 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002766:	4b89      	ldr	r3, [pc, #548]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	4a88      	ldr	r2, [pc, #544]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800276c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002770:	6413      	str	r3, [r2, #64]	; 0x40
 8002772:	4b86      	ldr	r3, [pc, #536]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277a:	60bb      	str	r3, [r7, #8]
 800277c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800277e:	2301      	movs	r3, #1
 8002780:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002782:	4b83      	ldr	r3, [pc, #524]	; (8002990 <HAL_RCC_OscConfig+0x4d4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800278a:	2b00      	cmp	r3, #0
 800278c:	d118      	bne.n	80027c0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800278e:	4b80      	ldr	r3, [pc, #512]	; (8002990 <HAL_RCC_OscConfig+0x4d4>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a7f      	ldr	r2, [pc, #508]	; (8002990 <HAL_RCC_OscConfig+0x4d4>)
 8002794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800279a:	f7fe fca1 	bl	80010e0 <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027a2:	f7fe fc9d 	bl	80010e0 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b64      	cmp	r3, #100	; 0x64
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e12a      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027b4:	4b76      	ldr	r3, [pc, #472]	; (8002990 <HAL_RCC_OscConfig+0x4d4>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d0f0      	beq.n	80027a2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d106      	bne.n	80027d6 <HAL_RCC_OscConfig+0x31a>
 80027c8:	4b70      	ldr	r3, [pc, #448]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80027ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027cc:	4a6f      	ldr	r2, [pc, #444]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80027ce:	f043 0301 	orr.w	r3, r3, #1
 80027d2:	6713      	str	r3, [r2, #112]	; 0x70
 80027d4:	e02d      	b.n	8002832 <HAL_RCC_OscConfig+0x376>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x33c>
 80027de:	4b6b      	ldr	r3, [pc, #428]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80027e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e2:	4a6a      	ldr	r2, [pc, #424]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80027e4:	f023 0301 	bic.w	r3, r3, #1
 80027e8:	6713      	str	r3, [r2, #112]	; 0x70
 80027ea:	4b68      	ldr	r3, [pc, #416]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80027ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ee:	4a67      	ldr	r2, [pc, #412]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80027f0:	f023 0304 	bic.w	r3, r3, #4
 80027f4:	6713      	str	r3, [r2, #112]	; 0x70
 80027f6:	e01c      	b.n	8002832 <HAL_RCC_OscConfig+0x376>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b05      	cmp	r3, #5
 80027fe:	d10c      	bne.n	800281a <HAL_RCC_OscConfig+0x35e>
 8002800:	4b62      	ldr	r3, [pc, #392]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002804:	4a61      	ldr	r2, [pc, #388]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002806:	f043 0304 	orr.w	r3, r3, #4
 800280a:	6713      	str	r3, [r2, #112]	; 0x70
 800280c:	4b5f      	ldr	r3, [pc, #380]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800280e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002810:	4a5e      	ldr	r2, [pc, #376]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6713      	str	r3, [r2, #112]	; 0x70
 8002818:	e00b      	b.n	8002832 <HAL_RCC_OscConfig+0x376>
 800281a:	4b5c      	ldr	r3, [pc, #368]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800281c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800281e:	4a5b      	ldr	r2, [pc, #364]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	6713      	str	r3, [r2, #112]	; 0x70
 8002826:	4b59      	ldr	r3, [pc, #356]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800282a:	4a58      	ldr	r2, [pc, #352]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800282c:	f023 0304 	bic.w	r3, r3, #4
 8002830:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d015      	beq.n	8002866 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800283a:	f7fe fc51 	bl	80010e0 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002840:	e00a      	b.n	8002858 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002842:	f7fe fc4d 	bl	80010e0 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002850:	4293      	cmp	r3, r2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e0d8      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002858:	4b4c      	ldr	r3, [pc, #304]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800285a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0ee      	beq.n	8002842 <HAL_RCC_OscConfig+0x386>
 8002864:	e014      	b.n	8002890 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002866:	f7fe fc3b 	bl	80010e0 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800286c:	e00a      	b.n	8002884 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286e:	f7fe fc37 	bl	80010e0 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	f241 3288 	movw	r2, #5000	; 0x1388
 800287c:	4293      	cmp	r3, r2
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e0c2      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002884:	4b41      	ldr	r3, [pc, #260]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1ee      	bne.n	800286e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002890:	7dfb      	ldrb	r3, [r7, #23]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d105      	bne.n	80028a2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002896:	4b3d      	ldr	r3, [pc, #244]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	4a3c      	ldr	r2, [pc, #240]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800289c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028a0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 80ae 	beq.w	8002a08 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028ac:	4b37      	ldr	r3, [pc, #220]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f003 030c 	and.w	r3, r3, #12
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d06d      	beq.n	8002994 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d14b      	bne.n	8002958 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c0:	4b32      	ldr	r3, [pc, #200]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a31      	ldr	r2, [pc, #196]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80028c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028cc:	f7fe fc08 	bl	80010e0 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d4:	f7fe fc04 	bl	80010e0 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e091      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028e6:	4b29      	ldr	r3, [pc, #164]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69da      	ldr	r2, [r3, #28]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	019b      	lsls	r3, r3, #6
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002908:	085b      	lsrs	r3, r3, #1
 800290a:	3b01      	subs	r3, #1
 800290c:	041b      	lsls	r3, r3, #16
 800290e:	431a      	orrs	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002914:	061b      	lsls	r3, r3, #24
 8002916:	431a      	orrs	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291c:	071b      	lsls	r3, r3, #28
 800291e:	491b      	ldr	r1, [pc, #108]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002920:	4313      	orrs	r3, r2
 8002922:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a18      	ldr	r2, [pc, #96]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800292a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800292e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7fe fbd6 	bl	80010e0 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002938:	f7fe fbd2 	bl	80010e0 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e05f      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800294a:	4b10      	ldr	r3, [pc, #64]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0f0      	beq.n	8002938 <HAL_RCC_OscConfig+0x47c>
 8002956:	e057      	b.n	8002a08 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002958:	4b0c      	ldr	r3, [pc, #48]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a0b      	ldr	r2, [pc, #44]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 800295e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002962:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7fe fbbc 	bl	80010e0 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296c:	f7fe fbb8 	bl	80010e0 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e045      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800297e:	4b03      	ldr	r3, [pc, #12]	; (800298c <HAL_RCC_OscConfig+0x4d0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f0      	bne.n	800296c <HAL_RCC_OscConfig+0x4b0>
 800298a:	e03d      	b.n	8002a08 <HAL_RCC_OscConfig+0x54c>
 800298c:	40023800 	.word	0x40023800
 8002990:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002994:	4b1f      	ldr	r3, [pc, #124]	; (8002a14 <HAL_RCC_OscConfig+0x558>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d030      	beq.n	8002a04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d129      	bne.n	8002a04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d122      	bne.n	8002a04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029c4:	4013      	ands	r3, r2
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029ca:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d119      	bne.n	8002a04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029da:	085b      	lsrs	r3, r3, #1
 80029dc:	3b01      	subs	r3, #1
 80029de:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d10f      	bne.n	8002a04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ee:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d107      	bne.n	8002a04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d001      	beq.n	8002a08 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e000      	b.n	8002a0a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3718      	adds	r7, #24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800

08002a18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d101      	bne.n	8002a30 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e0d0      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a30:	4b6a      	ldr	r3, [pc, #424]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 030f 	and.w	r3, r3, #15
 8002a38:	683a      	ldr	r2, [r7, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d910      	bls.n	8002a60 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3e:	4b67      	ldr	r3, [pc, #412]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f023 020f 	bic.w	r2, r3, #15
 8002a46:	4965      	ldr	r1, [pc, #404]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4e:	4b63      	ldr	r3, [pc, #396]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 030f 	and.w	r3, r3, #15
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d001      	beq.n	8002a60 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e0b8      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d020      	beq.n	8002aae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0304 	and.w	r3, r3, #4
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a78:	4b59      	ldr	r3, [pc, #356]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	4a58      	ldr	r2, [pc, #352]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002a7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0308 	and.w	r3, r3, #8
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d005      	beq.n	8002a9c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a90:	4b53      	ldr	r3, [pc, #332]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	4a52      	ldr	r2, [pc, #328]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002a96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a9a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a9c:	4b50      	ldr	r3, [pc, #320]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	494d      	ldr	r1, [pc, #308]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d040      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d107      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac2:	4b47      	ldr	r3, [pc, #284]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d115      	bne.n	8002afa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e07f      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d107      	bne.n	8002aea <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ada:	4b41      	ldr	r3, [pc, #260]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d109      	bne.n	8002afa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e073      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aea:	4b3d      	ldr	r3, [pc, #244]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e06b      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002afa:	4b39      	ldr	r3, [pc, #228]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f023 0203 	bic.w	r2, r3, #3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	4936      	ldr	r1, [pc, #216]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b0c:	f7fe fae8 	bl	80010e0 <HAL_GetTick>
 8002b10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b12:	e00a      	b.n	8002b2a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b14:	f7fe fae4 	bl	80010e0 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e053      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2a:	4b2d      	ldr	r3, [pc, #180]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 020c 	and.w	r2, r3, #12
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d1eb      	bne.n	8002b14 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b3c:	4b27      	ldr	r3, [pc, #156]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 030f 	and.w	r3, r3, #15
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d210      	bcs.n	8002b6c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4a:	4b24      	ldr	r3, [pc, #144]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f023 020f 	bic.w	r2, r3, #15
 8002b52:	4922      	ldr	r1, [pc, #136]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5a:	4b20      	ldr	r3, [pc, #128]	; (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d001      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e032      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b78:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	4916      	ldr	r1, [pc, #88]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0308 	and.w	r3, r3, #8
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d009      	beq.n	8002baa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b96:	4b12      	ldr	r3, [pc, #72]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	00db      	lsls	r3, r3, #3
 8002ba4:	490e      	ldr	r1, [pc, #56]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002baa:	f000 f821 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 8002bae:	4601      	mov	r1, r0
 8002bb0:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	091b      	lsrs	r3, r3, #4
 8002bb6:	f003 030f 	and.w	r3, r3, #15
 8002bba:	4a0a      	ldr	r2, [pc, #40]	; (8002be4 <HAL_RCC_ClockConfig+0x1cc>)
 8002bbc:	5cd3      	ldrb	r3, [r2, r3]
 8002bbe:	fa21 f303 	lsr.w	r3, r1, r3
 8002bc2:	4a09      	ldr	r2, [pc, #36]	; (8002be8 <HAL_RCC_ClockConfig+0x1d0>)
 8002bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bc6:	4b09      	ldr	r3, [pc, #36]	; (8002bec <HAL_RCC_ClockConfig+0x1d4>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7fe fa44 	bl	8001058 <HAL_InitTick>

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40023c00 	.word	0x40023c00
 8002be0:	40023800 	.word	0x40023800
 8002be4:	08004f00 	.word	0x08004f00
 8002be8:	20000000 	.word	0x20000000
 8002bec:	20000004 	.word	0x20000004

08002bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	607b      	str	r3, [r7, #4]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	2300      	movs	r3, #0
 8002c00:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002c02:	2300      	movs	r3, #0
 8002c04:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c06:	4b63      	ldr	r3, [pc, #396]	; (8002d94 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d007      	beq.n	8002c22 <HAL_RCC_GetSysClockFreq+0x32>
 8002c12:	2b08      	cmp	r3, #8
 8002c14:	d008      	beq.n	8002c28 <HAL_RCC_GetSysClockFreq+0x38>
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f040 80b4 	bne.w	8002d84 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c1c:	4b5e      	ldr	r3, [pc, #376]	; (8002d98 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002c1e:	60bb      	str	r3, [r7, #8]
      break;
 8002c20:	e0b3      	b.n	8002d8a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c22:	4b5e      	ldr	r3, [pc, #376]	; (8002d9c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002c24:	60bb      	str	r3, [r7, #8]
      break;
 8002c26:	e0b0      	b.n	8002d8a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c28:	4b5a      	ldr	r3, [pc, #360]	; (8002d94 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c30:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002c32:	4b58      	ldr	r3, [pc, #352]	; (8002d94 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d04a      	beq.n	8002cd4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c3e:	4b55      	ldr	r3, [pc, #340]	; (8002d94 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	099b      	lsrs	r3, r3, #6
 8002c44:	f04f 0400 	mov.w	r4, #0
 8002c48:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c4c:	f04f 0200 	mov.w	r2, #0
 8002c50:	ea03 0501 	and.w	r5, r3, r1
 8002c54:	ea04 0602 	and.w	r6, r4, r2
 8002c58:	4629      	mov	r1, r5
 8002c5a:	4632      	mov	r2, r6
 8002c5c:	f04f 0300 	mov.w	r3, #0
 8002c60:	f04f 0400 	mov.w	r4, #0
 8002c64:	0154      	lsls	r4, r2, #5
 8002c66:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c6a:	014b      	lsls	r3, r1, #5
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4622      	mov	r2, r4
 8002c70:	1b49      	subs	r1, r1, r5
 8002c72:	eb62 0206 	sbc.w	r2, r2, r6
 8002c76:	f04f 0300 	mov.w	r3, #0
 8002c7a:	f04f 0400 	mov.w	r4, #0
 8002c7e:	0194      	lsls	r4, r2, #6
 8002c80:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c84:	018b      	lsls	r3, r1, #6
 8002c86:	1a5b      	subs	r3, r3, r1
 8002c88:	eb64 0402 	sbc.w	r4, r4, r2
 8002c8c:	f04f 0100 	mov.w	r1, #0
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	00e2      	lsls	r2, r4, #3
 8002c96:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c9a:	00d9      	lsls	r1, r3, #3
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	4614      	mov	r4, r2
 8002ca0:	195b      	adds	r3, r3, r5
 8002ca2:	eb44 0406 	adc.w	r4, r4, r6
 8002ca6:	f04f 0100 	mov.w	r1, #0
 8002caa:	f04f 0200 	mov.w	r2, #0
 8002cae:	0262      	lsls	r2, r4, #9
 8002cb0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002cb4:	0259      	lsls	r1, r3, #9
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4614      	mov	r4, r2
 8002cba:	4618      	mov	r0, r3
 8002cbc:	4621      	mov	r1, r4
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f04f 0400 	mov.w	r4, #0
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	4623      	mov	r3, r4
 8002cc8:	f7fd fb12 	bl	80002f0 <__aeabi_uldivmod>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	460c      	mov	r4, r1
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	e049      	b.n	8002d68 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cd4:	4b2f      	ldr	r3, [pc, #188]	; (8002d94 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	099b      	lsrs	r3, r3, #6
 8002cda:	f04f 0400 	mov.w	r4, #0
 8002cde:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002ce2:	f04f 0200 	mov.w	r2, #0
 8002ce6:	ea03 0501 	and.w	r5, r3, r1
 8002cea:	ea04 0602 	and.w	r6, r4, r2
 8002cee:	4629      	mov	r1, r5
 8002cf0:	4632      	mov	r2, r6
 8002cf2:	f04f 0300 	mov.w	r3, #0
 8002cf6:	f04f 0400 	mov.w	r4, #0
 8002cfa:	0154      	lsls	r4, r2, #5
 8002cfc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002d00:	014b      	lsls	r3, r1, #5
 8002d02:	4619      	mov	r1, r3
 8002d04:	4622      	mov	r2, r4
 8002d06:	1b49      	subs	r1, r1, r5
 8002d08:	eb62 0206 	sbc.w	r2, r2, r6
 8002d0c:	f04f 0300 	mov.w	r3, #0
 8002d10:	f04f 0400 	mov.w	r4, #0
 8002d14:	0194      	lsls	r4, r2, #6
 8002d16:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002d1a:	018b      	lsls	r3, r1, #6
 8002d1c:	1a5b      	subs	r3, r3, r1
 8002d1e:	eb64 0402 	sbc.w	r4, r4, r2
 8002d22:	f04f 0100 	mov.w	r1, #0
 8002d26:	f04f 0200 	mov.w	r2, #0
 8002d2a:	00e2      	lsls	r2, r4, #3
 8002d2c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002d30:	00d9      	lsls	r1, r3, #3
 8002d32:	460b      	mov	r3, r1
 8002d34:	4614      	mov	r4, r2
 8002d36:	195b      	adds	r3, r3, r5
 8002d38:	eb44 0406 	adc.w	r4, r4, r6
 8002d3c:	f04f 0100 	mov.w	r1, #0
 8002d40:	f04f 0200 	mov.w	r2, #0
 8002d44:	02a2      	lsls	r2, r4, #10
 8002d46:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002d4a:	0299      	lsls	r1, r3, #10
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4614      	mov	r4, r2
 8002d50:	4618      	mov	r0, r3
 8002d52:	4621      	mov	r1, r4
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f04f 0400 	mov.w	r4, #0
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	4623      	mov	r3, r4
 8002d5e:	f7fd fac7 	bl	80002f0 <__aeabi_uldivmod>
 8002d62:	4603      	mov	r3, r0
 8002d64:	460c      	mov	r4, r1
 8002d66:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002d68:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	0c1b      	lsrs	r3, r3, #16
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	3301      	adds	r3, #1
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d80:	60bb      	str	r3, [r7, #8]
      break;
 8002d82:	e002      	b.n	8002d8a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d84:	4b04      	ldr	r3, [pc, #16]	; (8002d98 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002d86:	60bb      	str	r3, [r7, #8]
      break;
 8002d88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d8a:	68bb      	ldr	r3, [r7, #8]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d94:	40023800 	.word	0x40023800
 8002d98:	00f42400 	.word	0x00f42400
 8002d9c:	007a1200 	.word	0x007a1200

08002da0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002da4:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002da6:	681b      	ldr	r3, [r3, #0]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	20000000 	.word	0x20000000

08002db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dbc:	f7ff fff0 	bl	8002da0 <HAL_RCC_GetHCLKFreq>
 8002dc0:	4601      	mov	r1, r0
 8002dc2:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	0a9b      	lsrs	r3, r3, #10
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	4a03      	ldr	r2, [pc, #12]	; (8002ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dce:	5cd3      	ldrb	r3, [r2, r3]
 8002dd0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	08004f10 	.word	0x08004f10

08002de0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002de4:	f7ff ffdc 	bl	8002da0 <HAL_RCC_GetHCLKFreq>
 8002de8:	4601      	mov	r1, r0
 8002dea:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	0b5b      	lsrs	r3, r3, #13
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	4a03      	ldr	r2, [pc, #12]	; (8002e04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002df6:	5cd3      	ldrb	r3, [r2, r3]
 8002df8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40023800 	.word	0x40023800
 8002e04:	08004f10 	.word	0x08004f10

08002e08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b088      	sub	sp, #32
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002e10:	2300      	movs	r3, #0
 8002e12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002e14:	2300      	movs	r3, #0
 8002e16:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002e20:	2300      	movs	r3, #0
 8002e22:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d012      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e30:	4b69      	ldr	r3, [pc, #420]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	4a68      	ldr	r2, [pc, #416]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e36:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002e3a:	6093      	str	r3, [r2, #8]
 8002e3c:	4b66      	ldr	r3, [pc, #408]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e44:	4964      	ldr	r1, [pc, #400]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002e52:	2301      	movs	r3, #1
 8002e54:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d017      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e62:	4b5d      	ldr	r3, [pc, #372]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e68:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e70:	4959      	ldr	r1, [pc, #356]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e80:	d101      	bne.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002e82:	2301      	movs	r3, #1
 8002e84:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d017      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e9e:	4b4e      	ldr	r3, [pc, #312]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ea4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eac:	494a      	ldr	r1, [pc, #296]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ebc:	d101      	bne.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002eda:	2301      	movs	r3, #1
 8002edc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0320 	and.w	r3, r3, #32
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f000 808b 	beq.w	8003002 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002eec:	4b3a      	ldr	r3, [pc, #232]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef0:	4a39      	ldr	r2, [pc, #228]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef6:	6413      	str	r3, [r2, #64]	; 0x40
 8002ef8:	4b37      	ldr	r3, [pc, #220]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f04:	4b35      	ldr	r3, [pc, #212]	; (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a34      	ldr	r2, [pc, #208]	; (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f10:	f7fe f8e6 	bl	80010e0 <HAL_GetTick>
 8002f14:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f16:	e008      	b.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f18:	f7fe f8e2 	bl	80010e0 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b64      	cmp	r3, #100	; 0x64
 8002f24:	d901      	bls.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e38d      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f2a:	4b2c      	ldr	r3, [pc, #176]	; (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d0f0      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f36:	4b28      	ldr	r3, [pc, #160]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f3e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d035      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d02e      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f54:	4b20      	ldr	r3, [pc, #128]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f5c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f5e:	4b1e      	ldr	r3, [pc, #120]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f62:	4a1d      	ldr	r2, [pc, #116]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f68:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f6a:	4b1b      	ldr	r3, [pc, #108]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6e:	4a1a      	ldr	r2, [pc, #104]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f74:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002f76:	4a18      	ldr	r2, [pc, #96]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002f7c:	4b16      	ldr	r3, [pc, #88]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d114      	bne.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f88:	f7fe f8aa 	bl	80010e0 <HAL_GetTick>
 8002f8c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f8e:	e00a      	b.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f90:	f7fe f8a6 	bl	80010e0 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e34f      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa6:	4b0c      	ldr	r3, [pc, #48]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d0ee      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002fbe:	d111      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002fc0:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fcc:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002fce:	400b      	ands	r3, r1
 8002fd0:	4901      	ldr	r1, [pc, #4]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	608b      	str	r3, [r1, #8]
 8002fd6:	e00b      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002fd8:	40023800 	.word	0x40023800
 8002fdc:	40007000 	.word	0x40007000
 8002fe0:	0ffffcff 	.word	0x0ffffcff
 8002fe4:	4bb3      	ldr	r3, [pc, #716]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	4ab2      	ldr	r2, [pc, #712]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fea:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002fee:	6093      	str	r3, [r2, #8]
 8002ff0:	4bb0      	ldr	r3, [pc, #704]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ff2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ffc:	49ad      	ldr	r1, [pc, #692]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0310 	and.w	r3, r3, #16
 800300a:	2b00      	cmp	r3, #0
 800300c:	d010      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800300e:	4ba9      	ldr	r3, [pc, #676]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003014:	4aa7      	ldr	r2, [pc, #668]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800301a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800301e:	4ba5      	ldr	r3, [pc, #660]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003020:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003028:	49a2      	ldr	r1, [pc, #648]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800302a:	4313      	orrs	r3, r2
 800302c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00a      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800303c:	4b9d      	ldr	r3, [pc, #628]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800303e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003042:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800304a:	499a      	ldr	r1, [pc, #616]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800304c:	4313      	orrs	r3, r2
 800304e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00a      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800305e:	4b95      	ldr	r3, [pc, #596]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003064:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800306c:	4991      	ldr	r1, [pc, #580]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800306e:	4313      	orrs	r3, r2
 8003070:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00a      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003080:	4b8c      	ldr	r3, [pc, #560]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003086:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800308e:	4989      	ldr	r1, [pc, #548]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003090:	4313      	orrs	r3, r2
 8003092:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00a      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80030a2:	4b84      	ldr	r3, [pc, #528]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b0:	4980      	ldr	r1, [pc, #512]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030c4:	4b7b      	ldr	r3, [pc, #492]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ca:	f023 0203 	bic.w	r2, r3, #3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d2:	4978      	ldr	r1, [pc, #480]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00a      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030e6:	4b73      	ldr	r3, [pc, #460]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ec:	f023 020c 	bic.w	r2, r3, #12
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f4:	496f      	ldr	r1, [pc, #444]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00a      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003108:	4b6a      	ldr	r3, [pc, #424]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800310a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800310e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003116:	4967      	ldr	r1, [pc, #412]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003118:	4313      	orrs	r3, r2
 800311a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800312a:	4b62      	ldr	r3, [pc, #392]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800312c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003130:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003138:	495e      	ldr	r1, [pc, #376]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00a      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800314c:	4b59      	ldr	r3, [pc, #356]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800314e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003152:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315a:	4956      	ldr	r1, [pc, #344]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800315c:	4313      	orrs	r3, r2
 800315e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800316e:	4b51      	ldr	r3, [pc, #324]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003170:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003174:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317c:	494d      	ldr	r1, [pc, #308]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800317e:	4313      	orrs	r3, r2
 8003180:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00a      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003190:	4b48      	ldr	r3, [pc, #288]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003196:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800319e:	4945      	ldr	r1, [pc, #276]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80031b2:	4b40      	ldr	r3, [pc, #256]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031c0:	493c      	ldr	r1, [pc, #240]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00a      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80031d4:	4b37      	ldr	r3, [pc, #220]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031da:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031e2:	4934      	ldr	r1, [pc, #208]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d011      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80031f6:	4b2f      	ldr	r3, [pc, #188]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003204:	492b      	ldr	r1, [pc, #172]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003206:	4313      	orrs	r3, r2
 8003208:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003210:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003214:	d101      	bne.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003216:	2301      	movs	r3, #1
 8003218:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0308 	and.w	r3, r3, #8
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003226:	2301      	movs	r3, #1
 8003228:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00a      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003236:	4b1f      	ldr	r3, [pc, #124]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003238:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800323c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003244:	491b      	ldr	r1, [pc, #108]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003246:	4313      	orrs	r3, r2
 8003248:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00b      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003258:	4b16      	ldr	r3, [pc, #88]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800325a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800325e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003268:	4912      	ldr	r1, [pc, #72]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800326a:	4313      	orrs	r3, r2
 800326c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d00b      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800327c:	4b0d      	ldr	r3, [pc, #52]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800327e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003282:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800328c:	4909      	ldr	r1, [pc, #36]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800328e:	4313      	orrs	r3, r2
 8003290:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00f      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032a0:	4b04      	ldr	r3, [pc, #16]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032a6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032b0:	e002      	b.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80032b2:	bf00      	nop
 80032b4:	40023800 	.word	0x40023800
 80032b8:	4985      	ldr	r1, [pc, #532]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00b      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80032cc:	4b80      	ldr	r3, [pc, #512]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032d2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032dc:	497c      	ldr	r1, [pc, #496]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d005      	beq.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032f2:	f040 80d6 	bne.w	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80032f6:	4b76      	ldr	r3, [pc, #472]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a75      	ldr	r2, [pc, #468]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032fc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003300:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003302:	f7fd feed 	bl	80010e0 <HAL_GetTick>
 8003306:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003308:	e008      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800330a:	f7fd fee9 	bl	80010e0 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b64      	cmp	r3, #100	; 0x64
 8003316:	d901      	bls.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e194      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800331c:	4b6c      	ldr	r3, [pc, #432]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1f0      	bne.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	d021      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003338:	2b00      	cmp	r3, #0
 800333a:	d11d      	bne.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800333c:	4b64      	ldr	r3, [pc, #400]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800333e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003342:	0c1b      	lsrs	r3, r3, #16
 8003344:	f003 0303 	and.w	r3, r3, #3
 8003348:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800334a:	4b61      	ldr	r3, [pc, #388]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800334c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003350:	0e1b      	lsrs	r3, r3, #24
 8003352:	f003 030f 	and.w	r3, r3, #15
 8003356:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	019a      	lsls	r2, r3, #6
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	041b      	lsls	r3, r3, #16
 8003362:	431a      	orrs	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	061b      	lsls	r3, r3, #24
 8003368:	431a      	orrs	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	071b      	lsls	r3, r3, #28
 8003370:	4957      	ldr	r1, [pc, #348]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003372:	4313      	orrs	r3, r2
 8003374:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d004      	beq.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003388:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800338c:	d00a      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003396:	2b00      	cmp	r3, #0
 8003398:	d02e      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033a2:	d129      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033a4:	4b4a      	ldr	r3, [pc, #296]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033aa:	0c1b      	lsrs	r3, r3, #16
 80033ac:	f003 0303 	and.w	r3, r3, #3
 80033b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033b2:	4b47      	ldr	r3, [pc, #284]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033b8:	0f1b      	lsrs	r3, r3, #28
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	019a      	lsls	r2, r3, #6
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	041b      	lsls	r3, r3, #16
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	061b      	lsls	r3, r3, #24
 80033d2:	431a      	orrs	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	071b      	lsls	r3, r3, #28
 80033d8:	493d      	ldr	r1, [pc, #244]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80033e0:	4b3b      	ldr	r3, [pc, #236]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033e6:	f023 021f 	bic.w	r2, r3, #31
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ee:	3b01      	subs	r3, #1
 80033f0:	4937      	ldr	r1, [pc, #220]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d01d      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003404:	4b32      	ldr	r3, [pc, #200]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003406:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800340a:	0e1b      	lsrs	r3, r3, #24
 800340c:	f003 030f 	and.w	r3, r3, #15
 8003410:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003412:	4b2f      	ldr	r3, [pc, #188]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003414:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003418:	0f1b      	lsrs	r3, r3, #28
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	019a      	lsls	r2, r3, #6
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	041b      	lsls	r3, r3, #16
 800342c:	431a      	orrs	r2, r3
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	061b      	lsls	r3, r3, #24
 8003432:	431a      	orrs	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	071b      	lsls	r3, r3, #28
 8003438:	4925      	ldr	r1, [pc, #148]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d011      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	019a      	lsls	r2, r3, #6
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	041b      	lsls	r3, r3, #16
 8003458:	431a      	orrs	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	061b      	lsls	r3, r3, #24
 8003460:	431a      	orrs	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	071b      	lsls	r3, r3, #28
 8003468:	4919      	ldr	r1, [pc, #100]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800346a:	4313      	orrs	r3, r2
 800346c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003470:	4b17      	ldr	r3, [pc, #92]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a16      	ldr	r2, [pc, #88]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003476:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800347a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800347c:	f7fd fe30 	bl	80010e0 <HAL_GetTick>
 8003480:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003482:	e008      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003484:	f7fd fe2c 	bl	80010e0 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b64      	cmp	r3, #100	; 0x64
 8003490:	d901      	bls.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e0d7      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003496:	4b0e      	ldr	r3, [pc, #56]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d0f0      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	f040 80cd 	bne.w	8003644 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80034aa:	4b09      	ldr	r3, [pc, #36]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a08      	ldr	r2, [pc, #32]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80034b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034b6:	f7fd fe13 	bl	80010e0 <HAL_GetTick>
 80034ba:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80034bc:	e00a      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80034be:	f7fd fe0f 	bl	80010e0 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b64      	cmp	r3, #100	; 0x64
 80034ca:	d903      	bls.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e0ba      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80034d0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80034d4:	4b5e      	ldr	r3, [pc, #376]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034e0:	d0ed      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d009      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d02e      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	2b00      	cmp	r3, #0
 8003508:	d12a      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800350a:	4b51      	ldr	r3, [pc, #324]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800350c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003510:	0c1b      	lsrs	r3, r3, #16
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003518:	4b4d      	ldr	r3, [pc, #308]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800351a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800351e:	0f1b      	lsrs	r3, r3, #28
 8003520:	f003 0307 	and.w	r3, r3, #7
 8003524:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	019a      	lsls	r2, r3, #6
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	041b      	lsls	r3, r3, #16
 8003530:	431a      	orrs	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	061b      	lsls	r3, r3, #24
 8003538:	431a      	orrs	r2, r3
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	071b      	lsls	r3, r3, #28
 800353e:	4944      	ldr	r1, [pc, #272]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003540:	4313      	orrs	r3, r2
 8003542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003546:	4b42      	ldr	r3, [pc, #264]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003548:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800354c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003554:	3b01      	subs	r3, #1
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	493d      	ldr	r1, [pc, #244]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d022      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003570:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003574:	d11d      	bne.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003576:	4b36      	ldr	r3, [pc, #216]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800357c:	0e1b      	lsrs	r3, r3, #24
 800357e:	f003 030f 	and.w	r3, r3, #15
 8003582:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003584:	4b32      	ldr	r3, [pc, #200]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800358a:	0f1b      	lsrs	r3, r3, #28
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	019a      	lsls	r2, r3, #6
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	041b      	lsls	r3, r3, #16
 800359e:	431a      	orrs	r2, r3
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	061b      	lsls	r3, r3, #24
 80035a4:	431a      	orrs	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	071b      	lsls	r3, r3, #28
 80035aa:	4929      	ldr	r1, [pc, #164]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d028      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035be:	4b24      	ldr	r3, [pc, #144]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c4:	0e1b      	lsrs	r3, r3, #24
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80035cc:	4b20      	ldr	r3, [pc, #128]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d2:	0c1b      	lsrs	r3, r3, #16
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	019a      	lsls	r2, r3, #6
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	041b      	lsls	r3, r3, #16
 80035e4:	431a      	orrs	r2, r3
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	061b      	lsls	r3, r3, #24
 80035ea:	431a      	orrs	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	69db      	ldr	r3, [r3, #28]
 80035f0:	071b      	lsls	r3, r3, #28
 80035f2:	4917      	ldr	r1, [pc, #92]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80035fa:	4b15      	ldr	r3, [pc, #84]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003600:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	4911      	ldr	r1, [pc, #68]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003610:	4b0f      	ldr	r3, [pc, #60]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a0e      	ldr	r2, [pc, #56]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800361a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800361c:	f7fd fd60 	bl	80010e0 <HAL_GetTick>
 8003620:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003624:	f7fd fd5c 	bl	80010e0 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b64      	cmp	r3, #100	; 0x64
 8003630:	d901      	bls.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e007      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003636:	4b06      	ldr	r3, [pc, #24]	; (8003650 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800363e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003642:	d1ef      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3720      	adds	r7, #32
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40023800 	.word	0x40023800

08003654 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e040      	b.n	80036e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800366a:	2b00      	cmp	r3, #0
 800366c:	d106      	bne.n	800367c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7fd fb6c 	bl	8000d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2224      	movs	r2, #36	; 0x24
 8003680:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 0201 	bic.w	r2, r2, #1
 8003690:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 f8be 	bl	8003814 <UART_SetConfig>
 8003698:	4603      	mov	r3, r0
 800369a:	2b01      	cmp	r3, #1
 800369c:	d101      	bne.n	80036a2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e022      	b.n	80036e8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 fb5c 	bl	8003d68 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	689a      	ldr	r2, [r3, #8]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f042 0201 	orr.w	r2, r2, #1
 80036de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 fbe3 	bl	8003eac <UART_CheckIdleState>
 80036e6:	4603      	mov	r3, r0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08a      	sub	sp, #40	; 0x28
 80036f4:	af02      	add	r7, sp, #8
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	4613      	mov	r3, r2
 80036fe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003704:	2b20      	cmp	r3, #32
 8003706:	d17f      	bne.n	8003808 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <HAL_UART_Transmit+0x24>
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e078      	b.n	800380a <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800371e:	2b01      	cmp	r3, #1
 8003720:	d101      	bne.n	8003726 <HAL_UART_Transmit+0x36>
 8003722:	2302      	movs	r3, #2
 8003724:	e071      	b.n	800380a <HAL_UART_Transmit+0x11a>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2221      	movs	r2, #33	; 0x21
 8003738:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800373a:	f7fd fcd1 	bl	80010e0 <HAL_GetTick>
 800373e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	88fa      	ldrh	r2, [r7, #6]
 8003744:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	88fa      	ldrh	r2, [r7, #6]
 800374c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003758:	d108      	bne.n	800376c <HAL_UART_Transmit+0x7c>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d104      	bne.n	800376c <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8003762:	2300      	movs	r3, #0
 8003764:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	61bb      	str	r3, [r7, #24]
 800376a:	e003      	b.n	8003774 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003770:	2300      	movs	r3, #0
 8003772:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800377c:	e02c      	b.n	80037d8 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	2200      	movs	r2, #0
 8003786:	2180      	movs	r1, #128	; 0x80
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 fbd4 	bl	8003f36 <UART_WaitOnFlagUntilTimeout>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e038      	b.n	800380a <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10b      	bne.n	80037b6 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037ac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	3302      	adds	r3, #2
 80037b2:	61bb      	str	r3, [r7, #24]
 80037b4:	e007      	b.n	80037c6 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	781a      	ldrb	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	3301      	adds	r3, #1
 80037c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	3b01      	subs	r3, #1
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037de:	b29b      	uxth	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1cc      	bne.n	800377e <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	2200      	movs	r2, #0
 80037ec:	2140      	movs	r1, #64	; 0x40
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 fba1 	bl	8003f36 <UART_WaitOnFlagUntilTimeout>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e005      	b.n	800380a <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2220      	movs	r2, #32
 8003802:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003804:	2300      	movs	r3, #0
 8003806:	e000      	b.n	800380a <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8003808:	2302      	movs	r3, #2
  }
}
 800380a:	4618      	mov	r0, r3
 800380c:	3720      	adds	r7, #32
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
	...

08003814 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b088      	sub	sp, #32
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800381c:	2300      	movs	r3, #0
 800381e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003820:	2300      	movs	r3, #0
 8003822:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	691b      	ldr	r3, [r3, #16]
 800382c:	431a      	orrs	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	431a      	orrs	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	4313      	orrs	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	4bb1      	ldr	r3, [pc, #708]	; (8003b08 <UART_SetConfig+0x2f4>)
 8003844:	4013      	ands	r3, r2
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6812      	ldr	r2, [r2, #0]
 800384a:	6939      	ldr	r1, [r7, #16]
 800384c:	430b      	orrs	r3, r1
 800384e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68da      	ldr	r2, [r3, #12]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	4313      	orrs	r3, r2
 8003874:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	430a      	orrs	r2, r1
 8003888:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a9f      	ldr	r2, [pc, #636]	; (8003b0c <UART_SetConfig+0x2f8>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d121      	bne.n	80038d8 <UART_SetConfig+0xc4>
 8003894:	4b9e      	ldr	r3, [pc, #632]	; (8003b10 <UART_SetConfig+0x2fc>)
 8003896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800389a:	f003 0303 	and.w	r3, r3, #3
 800389e:	2b03      	cmp	r3, #3
 80038a0:	d816      	bhi.n	80038d0 <UART_SetConfig+0xbc>
 80038a2:	a201      	add	r2, pc, #4	; (adr r2, 80038a8 <UART_SetConfig+0x94>)
 80038a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a8:	080038b9 	.word	0x080038b9
 80038ac:	080038c5 	.word	0x080038c5
 80038b0:	080038bf 	.word	0x080038bf
 80038b4:	080038cb 	.word	0x080038cb
 80038b8:	2301      	movs	r3, #1
 80038ba:	77fb      	strb	r3, [r7, #31]
 80038bc:	e151      	b.n	8003b62 <UART_SetConfig+0x34e>
 80038be:	2302      	movs	r3, #2
 80038c0:	77fb      	strb	r3, [r7, #31]
 80038c2:	e14e      	b.n	8003b62 <UART_SetConfig+0x34e>
 80038c4:	2304      	movs	r3, #4
 80038c6:	77fb      	strb	r3, [r7, #31]
 80038c8:	e14b      	b.n	8003b62 <UART_SetConfig+0x34e>
 80038ca:	2308      	movs	r3, #8
 80038cc:	77fb      	strb	r3, [r7, #31]
 80038ce:	e148      	b.n	8003b62 <UART_SetConfig+0x34e>
 80038d0:	2310      	movs	r3, #16
 80038d2:	77fb      	strb	r3, [r7, #31]
 80038d4:	bf00      	nop
 80038d6:	e144      	b.n	8003b62 <UART_SetConfig+0x34e>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a8d      	ldr	r2, [pc, #564]	; (8003b14 <UART_SetConfig+0x300>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d134      	bne.n	800394c <UART_SetConfig+0x138>
 80038e2:	4b8b      	ldr	r3, [pc, #556]	; (8003b10 <UART_SetConfig+0x2fc>)
 80038e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038e8:	f003 030c 	and.w	r3, r3, #12
 80038ec:	2b0c      	cmp	r3, #12
 80038ee:	d829      	bhi.n	8003944 <UART_SetConfig+0x130>
 80038f0:	a201      	add	r2, pc, #4	; (adr r2, 80038f8 <UART_SetConfig+0xe4>)
 80038f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f6:	bf00      	nop
 80038f8:	0800392d 	.word	0x0800392d
 80038fc:	08003945 	.word	0x08003945
 8003900:	08003945 	.word	0x08003945
 8003904:	08003945 	.word	0x08003945
 8003908:	08003939 	.word	0x08003939
 800390c:	08003945 	.word	0x08003945
 8003910:	08003945 	.word	0x08003945
 8003914:	08003945 	.word	0x08003945
 8003918:	08003933 	.word	0x08003933
 800391c:	08003945 	.word	0x08003945
 8003920:	08003945 	.word	0x08003945
 8003924:	08003945 	.word	0x08003945
 8003928:	0800393f 	.word	0x0800393f
 800392c:	2300      	movs	r3, #0
 800392e:	77fb      	strb	r3, [r7, #31]
 8003930:	e117      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003932:	2302      	movs	r3, #2
 8003934:	77fb      	strb	r3, [r7, #31]
 8003936:	e114      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003938:	2304      	movs	r3, #4
 800393a:	77fb      	strb	r3, [r7, #31]
 800393c:	e111      	b.n	8003b62 <UART_SetConfig+0x34e>
 800393e:	2308      	movs	r3, #8
 8003940:	77fb      	strb	r3, [r7, #31]
 8003942:	e10e      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003944:	2310      	movs	r3, #16
 8003946:	77fb      	strb	r3, [r7, #31]
 8003948:	bf00      	nop
 800394a:	e10a      	b.n	8003b62 <UART_SetConfig+0x34e>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a71      	ldr	r2, [pc, #452]	; (8003b18 <UART_SetConfig+0x304>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d120      	bne.n	8003998 <UART_SetConfig+0x184>
 8003956:	4b6e      	ldr	r3, [pc, #440]	; (8003b10 <UART_SetConfig+0x2fc>)
 8003958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800395c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003960:	2b10      	cmp	r3, #16
 8003962:	d00f      	beq.n	8003984 <UART_SetConfig+0x170>
 8003964:	2b10      	cmp	r3, #16
 8003966:	d802      	bhi.n	800396e <UART_SetConfig+0x15a>
 8003968:	2b00      	cmp	r3, #0
 800396a:	d005      	beq.n	8003978 <UART_SetConfig+0x164>
 800396c:	e010      	b.n	8003990 <UART_SetConfig+0x17c>
 800396e:	2b20      	cmp	r3, #32
 8003970:	d005      	beq.n	800397e <UART_SetConfig+0x16a>
 8003972:	2b30      	cmp	r3, #48	; 0x30
 8003974:	d009      	beq.n	800398a <UART_SetConfig+0x176>
 8003976:	e00b      	b.n	8003990 <UART_SetConfig+0x17c>
 8003978:	2300      	movs	r3, #0
 800397a:	77fb      	strb	r3, [r7, #31]
 800397c:	e0f1      	b.n	8003b62 <UART_SetConfig+0x34e>
 800397e:	2302      	movs	r3, #2
 8003980:	77fb      	strb	r3, [r7, #31]
 8003982:	e0ee      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003984:	2304      	movs	r3, #4
 8003986:	77fb      	strb	r3, [r7, #31]
 8003988:	e0eb      	b.n	8003b62 <UART_SetConfig+0x34e>
 800398a:	2308      	movs	r3, #8
 800398c:	77fb      	strb	r3, [r7, #31]
 800398e:	e0e8      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003990:	2310      	movs	r3, #16
 8003992:	77fb      	strb	r3, [r7, #31]
 8003994:	bf00      	nop
 8003996:	e0e4      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a5f      	ldr	r2, [pc, #380]	; (8003b1c <UART_SetConfig+0x308>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d120      	bne.n	80039e4 <UART_SetConfig+0x1d0>
 80039a2:	4b5b      	ldr	r3, [pc, #364]	; (8003b10 <UART_SetConfig+0x2fc>)
 80039a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039a8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80039ac:	2b40      	cmp	r3, #64	; 0x40
 80039ae:	d00f      	beq.n	80039d0 <UART_SetConfig+0x1bc>
 80039b0:	2b40      	cmp	r3, #64	; 0x40
 80039b2:	d802      	bhi.n	80039ba <UART_SetConfig+0x1a6>
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d005      	beq.n	80039c4 <UART_SetConfig+0x1b0>
 80039b8:	e010      	b.n	80039dc <UART_SetConfig+0x1c8>
 80039ba:	2b80      	cmp	r3, #128	; 0x80
 80039bc:	d005      	beq.n	80039ca <UART_SetConfig+0x1b6>
 80039be:	2bc0      	cmp	r3, #192	; 0xc0
 80039c0:	d009      	beq.n	80039d6 <UART_SetConfig+0x1c2>
 80039c2:	e00b      	b.n	80039dc <UART_SetConfig+0x1c8>
 80039c4:	2300      	movs	r3, #0
 80039c6:	77fb      	strb	r3, [r7, #31]
 80039c8:	e0cb      	b.n	8003b62 <UART_SetConfig+0x34e>
 80039ca:	2302      	movs	r3, #2
 80039cc:	77fb      	strb	r3, [r7, #31]
 80039ce:	e0c8      	b.n	8003b62 <UART_SetConfig+0x34e>
 80039d0:	2304      	movs	r3, #4
 80039d2:	77fb      	strb	r3, [r7, #31]
 80039d4:	e0c5      	b.n	8003b62 <UART_SetConfig+0x34e>
 80039d6:	2308      	movs	r3, #8
 80039d8:	77fb      	strb	r3, [r7, #31]
 80039da:	e0c2      	b.n	8003b62 <UART_SetConfig+0x34e>
 80039dc:	2310      	movs	r3, #16
 80039de:	77fb      	strb	r3, [r7, #31]
 80039e0:	bf00      	nop
 80039e2:	e0be      	b.n	8003b62 <UART_SetConfig+0x34e>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a4d      	ldr	r2, [pc, #308]	; (8003b20 <UART_SetConfig+0x30c>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d124      	bne.n	8003a38 <UART_SetConfig+0x224>
 80039ee:	4b48      	ldr	r3, [pc, #288]	; (8003b10 <UART_SetConfig+0x2fc>)
 80039f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039fc:	d012      	beq.n	8003a24 <UART_SetConfig+0x210>
 80039fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a02:	d802      	bhi.n	8003a0a <UART_SetConfig+0x1f6>
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d007      	beq.n	8003a18 <UART_SetConfig+0x204>
 8003a08:	e012      	b.n	8003a30 <UART_SetConfig+0x21c>
 8003a0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a0e:	d006      	beq.n	8003a1e <UART_SetConfig+0x20a>
 8003a10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a14:	d009      	beq.n	8003a2a <UART_SetConfig+0x216>
 8003a16:	e00b      	b.n	8003a30 <UART_SetConfig+0x21c>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	77fb      	strb	r3, [r7, #31]
 8003a1c:	e0a1      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a1e:	2302      	movs	r3, #2
 8003a20:	77fb      	strb	r3, [r7, #31]
 8003a22:	e09e      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a24:	2304      	movs	r3, #4
 8003a26:	77fb      	strb	r3, [r7, #31]
 8003a28:	e09b      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a2a:	2308      	movs	r3, #8
 8003a2c:	77fb      	strb	r3, [r7, #31]
 8003a2e:	e098      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a30:	2310      	movs	r3, #16
 8003a32:	77fb      	strb	r3, [r7, #31]
 8003a34:	bf00      	nop
 8003a36:	e094      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a39      	ldr	r2, [pc, #228]	; (8003b24 <UART_SetConfig+0x310>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d124      	bne.n	8003a8c <UART_SetConfig+0x278>
 8003a42:	4b33      	ldr	r3, [pc, #204]	; (8003b10 <UART_SetConfig+0x2fc>)
 8003a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a48:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a50:	d012      	beq.n	8003a78 <UART_SetConfig+0x264>
 8003a52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a56:	d802      	bhi.n	8003a5e <UART_SetConfig+0x24a>
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d007      	beq.n	8003a6c <UART_SetConfig+0x258>
 8003a5c:	e012      	b.n	8003a84 <UART_SetConfig+0x270>
 8003a5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a62:	d006      	beq.n	8003a72 <UART_SetConfig+0x25e>
 8003a64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a68:	d009      	beq.n	8003a7e <UART_SetConfig+0x26a>
 8003a6a:	e00b      	b.n	8003a84 <UART_SetConfig+0x270>
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	77fb      	strb	r3, [r7, #31]
 8003a70:	e077      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a72:	2302      	movs	r3, #2
 8003a74:	77fb      	strb	r3, [r7, #31]
 8003a76:	e074      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a78:	2304      	movs	r3, #4
 8003a7a:	77fb      	strb	r3, [r7, #31]
 8003a7c:	e071      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a7e:	2308      	movs	r3, #8
 8003a80:	77fb      	strb	r3, [r7, #31]
 8003a82:	e06e      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a84:	2310      	movs	r3, #16
 8003a86:	77fb      	strb	r3, [r7, #31]
 8003a88:	bf00      	nop
 8003a8a:	e06a      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a25      	ldr	r2, [pc, #148]	; (8003b28 <UART_SetConfig+0x314>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d124      	bne.n	8003ae0 <UART_SetConfig+0x2cc>
 8003a96:	4b1e      	ldr	r3, [pc, #120]	; (8003b10 <UART_SetConfig+0x2fc>)
 8003a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a9c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003aa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aa4:	d012      	beq.n	8003acc <UART_SetConfig+0x2b8>
 8003aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aaa:	d802      	bhi.n	8003ab2 <UART_SetConfig+0x29e>
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d007      	beq.n	8003ac0 <UART_SetConfig+0x2ac>
 8003ab0:	e012      	b.n	8003ad8 <UART_SetConfig+0x2c4>
 8003ab2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ab6:	d006      	beq.n	8003ac6 <UART_SetConfig+0x2b2>
 8003ab8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003abc:	d009      	beq.n	8003ad2 <UART_SetConfig+0x2be>
 8003abe:	e00b      	b.n	8003ad8 <UART_SetConfig+0x2c4>
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	77fb      	strb	r3, [r7, #31]
 8003ac4:	e04d      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	77fb      	strb	r3, [r7, #31]
 8003aca:	e04a      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003acc:	2304      	movs	r3, #4
 8003ace:	77fb      	strb	r3, [r7, #31]
 8003ad0:	e047      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003ad2:	2308      	movs	r3, #8
 8003ad4:	77fb      	strb	r3, [r7, #31]
 8003ad6:	e044      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003ad8:	2310      	movs	r3, #16
 8003ada:	77fb      	strb	r3, [r7, #31]
 8003adc:	bf00      	nop
 8003ade:	e040      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a11      	ldr	r2, [pc, #68]	; (8003b2c <UART_SetConfig+0x318>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d139      	bne.n	8003b5e <UART_SetConfig+0x34a>
 8003aea:	4b09      	ldr	r3, [pc, #36]	; (8003b10 <UART_SetConfig+0x2fc>)
 8003aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003af0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003af4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003af8:	d027      	beq.n	8003b4a <UART_SetConfig+0x336>
 8003afa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003afe:	d817      	bhi.n	8003b30 <UART_SetConfig+0x31c>
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d01c      	beq.n	8003b3e <UART_SetConfig+0x32a>
 8003b04:	e027      	b.n	8003b56 <UART_SetConfig+0x342>
 8003b06:	bf00      	nop
 8003b08:	efff69f3 	.word	0xefff69f3
 8003b0c:	40011000 	.word	0x40011000
 8003b10:	40023800 	.word	0x40023800
 8003b14:	40004400 	.word	0x40004400
 8003b18:	40004800 	.word	0x40004800
 8003b1c:	40004c00 	.word	0x40004c00
 8003b20:	40005000 	.word	0x40005000
 8003b24:	40011400 	.word	0x40011400
 8003b28:	40007800 	.word	0x40007800
 8003b2c:	40007c00 	.word	0x40007c00
 8003b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b34:	d006      	beq.n	8003b44 <UART_SetConfig+0x330>
 8003b36:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003b3a:	d009      	beq.n	8003b50 <UART_SetConfig+0x33c>
 8003b3c:	e00b      	b.n	8003b56 <UART_SetConfig+0x342>
 8003b3e:	2300      	movs	r3, #0
 8003b40:	77fb      	strb	r3, [r7, #31]
 8003b42:	e00e      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003b44:	2302      	movs	r3, #2
 8003b46:	77fb      	strb	r3, [r7, #31]
 8003b48:	e00b      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003b4a:	2304      	movs	r3, #4
 8003b4c:	77fb      	strb	r3, [r7, #31]
 8003b4e:	e008      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003b50:	2308      	movs	r3, #8
 8003b52:	77fb      	strb	r3, [r7, #31]
 8003b54:	e005      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003b56:	2310      	movs	r3, #16
 8003b58:	77fb      	strb	r3, [r7, #31]
 8003b5a:	bf00      	nop
 8003b5c:	e001      	b.n	8003b62 <UART_SetConfig+0x34e>
 8003b5e:	2310      	movs	r3, #16
 8003b60:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b6a:	d17f      	bne.n	8003c6c <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8003b6c:	7ffb      	ldrb	r3, [r7, #31]
 8003b6e:	2b08      	cmp	r3, #8
 8003b70:	d85c      	bhi.n	8003c2c <UART_SetConfig+0x418>
 8003b72:	a201      	add	r2, pc, #4	; (adr r2, 8003b78 <UART_SetConfig+0x364>)
 8003b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b78:	08003b9d 	.word	0x08003b9d
 8003b7c:	08003bbd 	.word	0x08003bbd
 8003b80:	08003bdd 	.word	0x08003bdd
 8003b84:	08003c2d 	.word	0x08003c2d
 8003b88:	08003bf5 	.word	0x08003bf5
 8003b8c:	08003c2d 	.word	0x08003c2d
 8003b90:	08003c2d 	.word	0x08003c2d
 8003b94:	08003c2d 	.word	0x08003c2d
 8003b98:	08003c15 	.word	0x08003c15
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b9c:	f7ff f90c 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 8003ba0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	005a      	lsls	r2, r3, #1
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	085b      	lsrs	r3, r3, #1
 8003bac:	441a      	add	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	61bb      	str	r3, [r7, #24]
        break;
 8003bba:	e03a      	b.n	8003c32 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bbc:	f7ff f910 	bl	8002de0 <HAL_RCC_GetPCLK2Freq>
 8003bc0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	005a      	lsls	r2, r3, #1
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	441a      	add	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	61bb      	str	r3, [r7, #24]
        break;
 8003bda:	e02a      	b.n	8003c32 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	085a      	lsrs	r2, r3, #1
 8003be2:	4b5f      	ldr	r3, [pc, #380]	; (8003d60 <UART_SetConfig+0x54c>)
 8003be4:	4413      	add	r3, r2
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6852      	ldr	r2, [r2, #4]
 8003bea:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	61bb      	str	r3, [r7, #24]
        break;
 8003bf2:	e01e      	b.n	8003c32 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bf4:	f7fe fffc 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 8003bf8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	005a      	lsls	r2, r3, #1
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	085b      	lsrs	r3, r3, #1
 8003c04:	441a      	add	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	61bb      	str	r3, [r7, #24]
        break;
 8003c12:	e00e      	b.n	8003c32 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	61bb      	str	r3, [r7, #24]
        break;
 8003c2a:	e002      	b.n	8003c32 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	75fb      	strb	r3, [r7, #23]
        break;
 8003c30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	2b0f      	cmp	r3, #15
 8003c36:	d916      	bls.n	8003c66 <UART_SetConfig+0x452>
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c3e:	d212      	bcs.n	8003c66 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	f023 030f 	bic.w	r3, r3, #15
 8003c48:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	085b      	lsrs	r3, r3, #1
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	897b      	ldrh	r3, [r7, #10]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	897a      	ldrh	r2, [r7, #10]
 8003c62:	60da      	str	r2, [r3, #12]
 8003c64:	e070      	b.n	8003d48 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	75fb      	strb	r3, [r7, #23]
 8003c6a:	e06d      	b.n	8003d48 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8003c6c:	7ffb      	ldrb	r3, [r7, #31]
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d859      	bhi.n	8003d26 <UART_SetConfig+0x512>
 8003c72:	a201      	add	r2, pc, #4	; (adr r2, 8003c78 <UART_SetConfig+0x464>)
 8003c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c78:	08003c9d 	.word	0x08003c9d
 8003c7c:	08003cbb 	.word	0x08003cbb
 8003c80:	08003cd9 	.word	0x08003cd9
 8003c84:	08003d27 	.word	0x08003d27
 8003c88:	08003cf1 	.word	0x08003cf1
 8003c8c:	08003d27 	.word	0x08003d27
 8003c90:	08003d27 	.word	0x08003d27
 8003c94:	08003d27 	.word	0x08003d27
 8003c98:	08003d0f 	.word	0x08003d0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c9c:	f7ff f88c 	bl	8002db8 <HAL_RCC_GetPCLK1Freq>
 8003ca0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	085a      	lsrs	r2, r3, #1
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	441a      	add	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	61bb      	str	r3, [r7, #24]
        break;
 8003cb8:	e038      	b.n	8003d2c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cba:	f7ff f891 	bl	8002de0 <HAL_RCC_GetPCLK2Freq>
 8003cbe:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	085a      	lsrs	r2, r3, #1
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	441a      	add	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	61bb      	str	r3, [r7, #24]
        break;
 8003cd6:	e029      	b.n	8003d2c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	085a      	lsrs	r2, r3, #1
 8003cde:	4b21      	ldr	r3, [pc, #132]	; (8003d64 <UART_SetConfig+0x550>)
 8003ce0:	4413      	add	r3, r2
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6852      	ldr	r2, [r2, #4]
 8003ce6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	61bb      	str	r3, [r7, #24]
        break;
 8003cee:	e01d      	b.n	8003d2c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cf0:	f7fe ff7e 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 8003cf4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	085a      	lsrs	r2, r3, #1
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	441a      	add	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	61bb      	str	r3, [r7, #24]
        break;
 8003d0c:	e00e      	b.n	8003d2c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	085b      	lsrs	r3, r3, #1
 8003d14:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	61bb      	str	r3, [r7, #24]
        break;
 8003d24:	e002      	b.n	8003d2c <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	75fb      	strb	r3, [r7, #23]
        break;
 8003d2a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	2b0f      	cmp	r3, #15
 8003d30:	d908      	bls.n	8003d44 <UART_SetConfig+0x530>
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d38:	d204      	bcs.n	8003d44 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	69ba      	ldr	r2, [r7, #24]
 8003d40:	60da      	str	r2, [r3, #12]
 8003d42:	e001      	b.n	8003d48 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003d54:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3720      	adds	r7, #32
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	01e84800 	.word	0x01e84800
 8003d64:	00f42400 	.word	0x00f42400

08003d68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00a      	beq.n	8003d92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00a      	beq.n	8003db4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00a      	beq.n	8003dd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	f003 0308 	and.w	r3, r3, #8
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	430a      	orrs	r2, r1
 8003df6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	f003 0310 	and.w	r3, r3, #16
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00a      	beq.n	8003e1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1e:	f003 0320 	and.w	r3, r3, #32
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00a      	beq.n	8003e3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d01a      	beq.n	8003e7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e66:	d10a      	bne.n	8003e7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	430a      	orrs	r2, r1
 8003e9e:	605a      	str	r2, [r3, #4]
  }
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af02      	add	r7, sp, #8
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003eba:	f7fd f911 	bl	80010e0 <HAL_GetTick>
 8003ebe:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b08      	cmp	r3, #8
 8003ecc:	d10e      	bne.n	8003eec <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ece:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ed2:	9300      	str	r3, [sp, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f000 f82a 	bl	8003f36 <UART_WaitOnFlagUntilTimeout>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e020      	b.n	8003f2e <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0304 	and.w	r3, r3, #4
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	d10e      	bne.n	8003f18 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003efa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003efe:	9300      	str	r3, [sp, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f000 f814 	bl	8003f36 <UART_WaitOnFlagUntilTimeout>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e00a      	b.n	8003f2e <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2220      	movs	r2, #32
 8003f22:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b084      	sub	sp, #16
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	60f8      	str	r0, [r7, #12]
 8003f3e:	60b9      	str	r1, [r7, #8]
 8003f40:	603b      	str	r3, [r7, #0]
 8003f42:	4613      	mov	r3, r2
 8003f44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f46:	e05d      	b.n	8004004 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f4e:	d059      	beq.n	8004004 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f50:	f7fd f8c6 	bl	80010e0 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	69ba      	ldr	r2, [r7, #24]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d302      	bcc.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d11b      	bne.n	8003f9e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f74:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689a      	ldr	r2, [r3, #8]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f022 0201 	bic.w	r2, r2, #1
 8003f84:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2220      	movs	r2, #32
 8003f8a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e042      	b.n	8004024 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0304 	and.w	r3, r3, #4
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d02b      	beq.n	8004004 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	69db      	ldr	r3, [r3, #28]
 8003fb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fba:	d123      	bne.n	8004004 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003fc4:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003fd4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	689a      	ldr	r2, [r3, #8]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0201 	bic.w	r2, r2, #1
 8003fe4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2220      	movs	r2, #32
 8003ff6:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e00f      	b.n	8004024 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	69da      	ldr	r2, [r3, #28]
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	4013      	ands	r3, r2
 800400e:	68ba      	ldr	r2, [r7, #8]
 8004010:	429a      	cmp	r2, r3
 8004012:	bf0c      	ite	eq
 8004014:	2301      	moveq	r3, #1
 8004016:	2300      	movne	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	461a      	mov	r2, r3
 800401c:	79fb      	ldrb	r3, [r7, #7]
 800401e:	429a      	cmp	r2, r3
 8004020:	d092      	beq.n	8003f48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800402c:	b084      	sub	sp, #16
 800402e:	b580      	push	{r7, lr}
 8004030:	b084      	sub	sp, #16
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
 8004036:	f107 001c 	add.w	r0, r7, #28
 800403a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800403e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004040:	2b01      	cmp	r3, #1
 8004042:	d120      	bne.n	8004086 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004048:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	68da      	ldr	r2, [r3, #12]
 8004054:	4b20      	ldr	r3, [pc, #128]	; (80040d8 <USB_CoreInit+0xac>)
 8004056:	4013      	ands	r3, r2
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004068:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800406a:	2b01      	cmp	r3, #1
 800406c:	d105      	bne.n	800407a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 fa52 	bl	8004524 <USB_CoreReset>
 8004080:	4603      	mov	r3, r0
 8004082:	73fb      	strb	r3, [r7, #15]
 8004084:	e010      	b.n	80040a8 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 fa46 	bl	8004524 <USB_CoreReset>
 8004098:	4603      	mov	r3, r0
 800409a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80040a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d10b      	bne.n	80040c6 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f043 0206 	orr.w	r2, r3, #6
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f043 0220 	orr.w	r2, r3, #32
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80040c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040d2:	b004      	add	sp, #16
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	ffbdffbf 	.word	0xffbdffbf

080040dc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f023 0201 	bic.w	r2, r3, #1
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	370c      	adds	r7, #12
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
 8004106:	460b      	mov	r3, r1
 8004108:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d106      	bne.n	800412a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	60da      	str	r2, [r3, #12]
 8004128:	e00b      	b.n	8004142 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800412a:	78fb      	ldrb	r3, [r7, #3]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d106      	bne.n	800413e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	60da      	str	r2, [r3, #12]
 800413c:	e001      	b.n	8004142 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e003      	b.n	800414a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004142:	2032      	movs	r0, #50	; 0x32
 8004144:	f7fc ffd8 	bl	80010f8 <HAL_Delay>

  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
	...

08004154 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004154:	b084      	sub	sp, #16
 8004156:	b580      	push	{r7, lr}
 8004158:	b086      	sub	sp, #24
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
 800415e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004162:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004166:	2300      	movs	r3, #0
 8004168:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800416e:	2300      	movs	r3, #0
 8004170:	613b      	str	r3, [r7, #16]
 8004172:	e009      	b.n	8004188 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	3340      	adds	r3, #64	; 0x40
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	2200      	movs	r2, #0
 8004180:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	3301      	adds	r3, #1
 8004186:	613b      	str	r3, [r7, #16]
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	2b0e      	cmp	r3, #14
 800418c:	d9f2      	bls.n	8004174 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800418e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004190:	2b00      	cmp	r3, #0
 8004192:	d11c      	bne.n	80041ce <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041a2:	f043 0302 	orr.w	r3, r3, #2
 80041a6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	e005      	b.n	80041da <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80041e0:	461a      	mov	r2, r3
 80041e2:	2300      	movs	r3, #0
 80041e4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041ec:	4619      	mov	r1, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041f4:	461a      	mov	r2, r3
 80041f6:	680b      	ldr	r3, [r1, #0]
 80041f8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d10c      	bne.n	800421a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004202:	2b00      	cmp	r3, #0
 8004204:	d104      	bne.n	8004210 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004206:	2100      	movs	r1, #0
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 f959 	bl	80044c0 <USB_SetDevSpeed>
 800420e:	e018      	b.n	8004242 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004210:	2101      	movs	r1, #1
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f954 	bl	80044c0 <USB_SetDevSpeed>
 8004218:	e013      	b.n	8004242 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800421a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800421c:	2b03      	cmp	r3, #3
 800421e:	d10c      	bne.n	800423a <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004222:	2b00      	cmp	r3, #0
 8004224:	d104      	bne.n	8004230 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004226:	2100      	movs	r1, #0
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f949 	bl	80044c0 <USB_SetDevSpeed>
 800422e:	e008      	b.n	8004242 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004230:	2101      	movs	r1, #1
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f944 	bl	80044c0 <USB_SetDevSpeed>
 8004238:	e003      	b.n	8004242 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800423a:	2103      	movs	r1, #3
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f93f 	bl	80044c0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004242:	2110      	movs	r1, #16
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f000 f8f3 	bl	8004430 <USB_FlushTxFifo>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 f911 	bl	800447c <USB_FlushRxFifo>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800426a:	461a      	mov	r2, r3
 800426c:	2300      	movs	r3, #0
 800426e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004276:	461a      	mov	r2, r3
 8004278:	2300      	movs	r3, #0
 800427a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004282:	461a      	mov	r2, r3
 8004284:	2300      	movs	r3, #0
 8004286:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004288:	2300      	movs	r3, #0
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	e043      	b.n	8004316 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	015a      	lsls	r2, r3, #5
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4413      	add	r3, r2
 8004296:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80042a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80042a4:	d118      	bne.n	80042d8 <USB_DevInit+0x184>
    {
      if (i == 0U)
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10a      	bne.n	80042c2 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	015a      	lsls	r2, r3, #5
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4413      	add	r3, r2
 80042b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042b8:	461a      	mov	r2, r3
 80042ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80042be:	6013      	str	r3, [r2, #0]
 80042c0:	e013      	b.n	80042ea <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	015a      	lsls	r2, r3, #5
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	4413      	add	r3, r2
 80042ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ce:	461a      	mov	r2, r3
 80042d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80042d4:	6013      	str	r3, [r2, #0]
 80042d6:	e008      	b.n	80042ea <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	015a      	lsls	r2, r3, #5
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4413      	add	r3, r2
 80042e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042e4:	461a      	mov	r2, r3
 80042e6:	2300      	movs	r3, #0
 80042e8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	015a      	lsls	r2, r3, #5
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	4413      	add	r3, r2
 80042f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042f6:	461a      	mov	r2, r3
 80042f8:	2300      	movs	r3, #0
 80042fa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4413      	add	r3, r2
 8004304:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004308:	461a      	mov	r2, r3
 800430a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800430e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	3301      	adds	r3, #1
 8004314:	613b      	str	r3, [r7, #16]
 8004316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	429a      	cmp	r2, r3
 800431c:	d3b7      	bcc.n	800428e <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800431e:	2300      	movs	r3, #0
 8004320:	613b      	str	r3, [r7, #16]
 8004322:	e043      	b.n	80043ac <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	015a      	lsls	r2, r3, #5
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	4413      	add	r3, r2
 800432c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004336:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800433a:	d118      	bne.n	800436e <USB_DevInit+0x21a>
    {
      if (i == 0U)
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10a      	bne.n	8004358 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	015a      	lsls	r2, r3, #5
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	4413      	add	r3, r2
 800434a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800434e:	461a      	mov	r2, r3
 8004350:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004354:	6013      	str	r3, [r2, #0]
 8004356:	e013      	b.n	8004380 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	015a      	lsls	r2, r3, #5
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	4413      	add	r3, r2
 8004360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004364:	461a      	mov	r2, r3
 8004366:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800436a:	6013      	str	r3, [r2, #0]
 800436c:	e008      	b.n	8004380 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	015a      	lsls	r2, r3, #5
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4413      	add	r3, r2
 8004376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800437a:	461a      	mov	r2, r3
 800437c:	2300      	movs	r3, #0
 800437e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	4413      	add	r3, r2
 8004388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800438c:	461a      	mov	r2, r3
 800438e:	2300      	movs	r3, #0
 8004390:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	015a      	lsls	r2, r3, #5
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	4413      	add	r3, r2
 800439a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800439e:	461a      	mov	r2, r3
 80043a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80043a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	3301      	adds	r3, #1
 80043aa:	613b      	str	r3, [r7, #16]
 80043ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d3b7      	bcc.n	8004324 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80043c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043c6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80043d4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80043d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d105      	bne.n	80043e8 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	f043 0210 	orr.w	r2, r3, #16
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699a      	ldr	r2, [r3, #24]
 80043ec:	4b0e      	ldr	r3, [pc, #56]	; (8004428 <USB_DevInit+0x2d4>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80043f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	f043 0208 	orr.w	r2, r3, #8
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004406:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004408:	2b01      	cmp	r3, #1
 800440a:	d105      	bne.n	8004418 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	699a      	ldr	r2, [r3, #24]
 8004410:	4b06      	ldr	r3, [pc, #24]	; (800442c <USB_DevInit+0x2d8>)
 8004412:	4313      	orrs	r3, r2
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004418:	7dfb      	ldrb	r3, [r7, #23]
}
 800441a:	4618      	mov	r0, r3
 800441c:	3718      	adds	r7, #24
 800441e:	46bd      	mov	sp, r7
 8004420:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004424:	b004      	add	sp, #16
 8004426:	4770      	bx	lr
 8004428:	803c3800 	.word	0x803c3800
 800442c:	40000004 	.word	0x40000004

08004430 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	019b      	lsls	r3, r3, #6
 8004442:	f043 0220 	orr.w	r2, r3, #32
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3301      	adds	r3, #1
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	4a09      	ldr	r2, [pc, #36]	; (8004478 <USB_FlushTxFifo+0x48>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d901      	bls.n	800445c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e006      	b.n	800446a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	f003 0320 	and.w	r3, r3, #32
 8004464:	2b20      	cmp	r3, #32
 8004466:	d0f0      	beq.n	800444a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3714      	adds	r7, #20
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	00030d40 	.word	0x00030d40

0800447c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004484:	2300      	movs	r3, #0
 8004486:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2210      	movs	r2, #16
 800448c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	3301      	adds	r3, #1
 8004492:	60fb      	str	r3, [r7, #12]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	4a09      	ldr	r2, [pc, #36]	; (80044bc <USB_FlushRxFifo+0x40>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d901      	bls.n	80044a0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e006      	b.n	80044ae <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	f003 0310 	and.w	r3, r3, #16
 80044a8:	2b10      	cmp	r3, #16
 80044aa:	d0f0      	beq.n	800448e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	00030d40 	.word	0x00030d40

080044c0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	460b      	mov	r3, r1
 80044ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	78fb      	ldrb	r3, [r7, #3]
 80044da:	68f9      	ldr	r1, [r7, #12]
 80044dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80044e0:	4313      	orrs	r3, r2
 80044e2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b084      	sub	sp, #16
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800450c:	f043 0302 	orr.w	r3, r3, #2
 8004510:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8004512:	2003      	movs	r0, #3
 8004514:	f7fc fdf0 	bl	80010f8 <HAL_Delay>

  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3710      	adds	r7, #16
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
	...

08004524 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004524:	b480      	push	{r7}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	3301      	adds	r3, #1
 8004534:	60fb      	str	r3, [r7, #12]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	4a13      	ldr	r2, [pc, #76]	; (8004588 <USB_CoreReset+0x64>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d901      	bls.n	8004542 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e01b      	b.n	800457a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	2b00      	cmp	r3, #0
 8004548:	daf2      	bge.n	8004530 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800454a:	2300      	movs	r3, #0
 800454c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	f043 0201 	orr.w	r2, r3, #1
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	3301      	adds	r3, #1
 800455e:	60fb      	str	r3, [r7, #12]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4a09      	ldr	r2, [pc, #36]	; (8004588 <USB_CoreReset+0x64>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d901      	bls.n	800456c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e006      	b.n	800457a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b01      	cmp	r3, #1
 8004576:	d0f0      	beq.n	800455a <USB_CoreReset+0x36>

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	00030d40 	.word	0x00030d40

0800458c <__errno>:
 800458c:	4b01      	ldr	r3, [pc, #4]	; (8004594 <__errno+0x8>)
 800458e:	6818      	ldr	r0, [r3, #0]
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	2000000c 	.word	0x2000000c

08004598 <__libc_init_array>:
 8004598:	b570      	push	{r4, r5, r6, lr}
 800459a:	4e0d      	ldr	r6, [pc, #52]	; (80045d0 <__libc_init_array+0x38>)
 800459c:	4c0d      	ldr	r4, [pc, #52]	; (80045d4 <__libc_init_array+0x3c>)
 800459e:	1ba4      	subs	r4, r4, r6
 80045a0:	10a4      	asrs	r4, r4, #2
 80045a2:	2500      	movs	r5, #0
 80045a4:	42a5      	cmp	r5, r4
 80045a6:	d109      	bne.n	80045bc <__libc_init_array+0x24>
 80045a8:	4e0b      	ldr	r6, [pc, #44]	; (80045d8 <__libc_init_array+0x40>)
 80045aa:	4c0c      	ldr	r4, [pc, #48]	; (80045dc <__libc_init_array+0x44>)
 80045ac:	f000 fc26 	bl	8004dfc <_init>
 80045b0:	1ba4      	subs	r4, r4, r6
 80045b2:	10a4      	asrs	r4, r4, #2
 80045b4:	2500      	movs	r5, #0
 80045b6:	42a5      	cmp	r5, r4
 80045b8:	d105      	bne.n	80045c6 <__libc_init_array+0x2e>
 80045ba:	bd70      	pop	{r4, r5, r6, pc}
 80045bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045c0:	4798      	blx	r3
 80045c2:	3501      	adds	r5, #1
 80045c4:	e7ee      	b.n	80045a4 <__libc_init_array+0xc>
 80045c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045ca:	4798      	blx	r3
 80045cc:	3501      	adds	r5, #1
 80045ce:	e7f2      	b.n	80045b6 <__libc_init_array+0x1e>
 80045d0:	08004f54 	.word	0x08004f54
 80045d4:	08004f54 	.word	0x08004f54
 80045d8:	08004f54 	.word	0x08004f54
 80045dc:	08004f58 	.word	0x08004f58

080045e0 <memset>:
 80045e0:	4402      	add	r2, r0
 80045e2:	4603      	mov	r3, r0
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d100      	bne.n	80045ea <memset+0xa>
 80045e8:	4770      	bx	lr
 80045ea:	f803 1b01 	strb.w	r1, [r3], #1
 80045ee:	e7f9      	b.n	80045e4 <memset+0x4>

080045f0 <_vsiprintf_r>:
 80045f0:	b500      	push	{lr}
 80045f2:	b09b      	sub	sp, #108	; 0x6c
 80045f4:	9100      	str	r1, [sp, #0]
 80045f6:	9104      	str	r1, [sp, #16]
 80045f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80045fc:	9105      	str	r1, [sp, #20]
 80045fe:	9102      	str	r1, [sp, #8]
 8004600:	4905      	ldr	r1, [pc, #20]	; (8004618 <_vsiprintf_r+0x28>)
 8004602:	9103      	str	r1, [sp, #12]
 8004604:	4669      	mov	r1, sp
 8004606:	f000 f86d 	bl	80046e4 <_svfiprintf_r>
 800460a:	9b00      	ldr	r3, [sp, #0]
 800460c:	2200      	movs	r2, #0
 800460e:	701a      	strb	r2, [r3, #0]
 8004610:	b01b      	add	sp, #108	; 0x6c
 8004612:	f85d fb04 	ldr.w	pc, [sp], #4
 8004616:	bf00      	nop
 8004618:	ffff0208 	.word	0xffff0208

0800461c <vsiprintf>:
 800461c:	4613      	mov	r3, r2
 800461e:	460a      	mov	r2, r1
 8004620:	4601      	mov	r1, r0
 8004622:	4802      	ldr	r0, [pc, #8]	; (800462c <vsiprintf+0x10>)
 8004624:	6800      	ldr	r0, [r0, #0]
 8004626:	f7ff bfe3 	b.w	80045f0 <_vsiprintf_r>
 800462a:	bf00      	nop
 800462c:	2000000c 	.word	0x2000000c

08004630 <__ssputs_r>:
 8004630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004634:	688e      	ldr	r6, [r1, #8]
 8004636:	429e      	cmp	r6, r3
 8004638:	4682      	mov	sl, r0
 800463a:	460c      	mov	r4, r1
 800463c:	4690      	mov	r8, r2
 800463e:	4699      	mov	r9, r3
 8004640:	d837      	bhi.n	80046b2 <__ssputs_r+0x82>
 8004642:	898a      	ldrh	r2, [r1, #12]
 8004644:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004648:	d031      	beq.n	80046ae <__ssputs_r+0x7e>
 800464a:	6825      	ldr	r5, [r4, #0]
 800464c:	6909      	ldr	r1, [r1, #16]
 800464e:	1a6f      	subs	r7, r5, r1
 8004650:	6965      	ldr	r5, [r4, #20]
 8004652:	2302      	movs	r3, #2
 8004654:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004658:	fb95 f5f3 	sdiv	r5, r5, r3
 800465c:	f109 0301 	add.w	r3, r9, #1
 8004660:	443b      	add	r3, r7
 8004662:	429d      	cmp	r5, r3
 8004664:	bf38      	it	cc
 8004666:	461d      	movcc	r5, r3
 8004668:	0553      	lsls	r3, r2, #21
 800466a:	d530      	bpl.n	80046ce <__ssputs_r+0x9e>
 800466c:	4629      	mov	r1, r5
 800466e:	f000 fb2b 	bl	8004cc8 <_malloc_r>
 8004672:	4606      	mov	r6, r0
 8004674:	b950      	cbnz	r0, 800468c <__ssputs_r+0x5c>
 8004676:	230c      	movs	r3, #12
 8004678:	f8ca 3000 	str.w	r3, [sl]
 800467c:	89a3      	ldrh	r3, [r4, #12]
 800467e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004682:	81a3      	strh	r3, [r4, #12]
 8004684:	f04f 30ff 	mov.w	r0, #4294967295
 8004688:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800468c:	463a      	mov	r2, r7
 800468e:	6921      	ldr	r1, [r4, #16]
 8004690:	f000 faa8 	bl	8004be4 <memcpy>
 8004694:	89a3      	ldrh	r3, [r4, #12]
 8004696:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800469a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800469e:	81a3      	strh	r3, [r4, #12]
 80046a0:	6126      	str	r6, [r4, #16]
 80046a2:	6165      	str	r5, [r4, #20]
 80046a4:	443e      	add	r6, r7
 80046a6:	1bed      	subs	r5, r5, r7
 80046a8:	6026      	str	r6, [r4, #0]
 80046aa:	60a5      	str	r5, [r4, #8]
 80046ac:	464e      	mov	r6, r9
 80046ae:	454e      	cmp	r6, r9
 80046b0:	d900      	bls.n	80046b4 <__ssputs_r+0x84>
 80046b2:	464e      	mov	r6, r9
 80046b4:	4632      	mov	r2, r6
 80046b6:	4641      	mov	r1, r8
 80046b8:	6820      	ldr	r0, [r4, #0]
 80046ba:	f000 fa9e 	bl	8004bfa <memmove>
 80046be:	68a3      	ldr	r3, [r4, #8]
 80046c0:	1b9b      	subs	r3, r3, r6
 80046c2:	60a3      	str	r3, [r4, #8]
 80046c4:	6823      	ldr	r3, [r4, #0]
 80046c6:	441e      	add	r6, r3
 80046c8:	6026      	str	r6, [r4, #0]
 80046ca:	2000      	movs	r0, #0
 80046cc:	e7dc      	b.n	8004688 <__ssputs_r+0x58>
 80046ce:	462a      	mov	r2, r5
 80046d0:	f000 fb54 	bl	8004d7c <_realloc_r>
 80046d4:	4606      	mov	r6, r0
 80046d6:	2800      	cmp	r0, #0
 80046d8:	d1e2      	bne.n	80046a0 <__ssputs_r+0x70>
 80046da:	6921      	ldr	r1, [r4, #16]
 80046dc:	4650      	mov	r0, sl
 80046de:	f000 faa5 	bl	8004c2c <_free_r>
 80046e2:	e7c8      	b.n	8004676 <__ssputs_r+0x46>

080046e4 <_svfiprintf_r>:
 80046e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e8:	461d      	mov	r5, r3
 80046ea:	898b      	ldrh	r3, [r1, #12]
 80046ec:	061f      	lsls	r7, r3, #24
 80046ee:	b09d      	sub	sp, #116	; 0x74
 80046f0:	4680      	mov	r8, r0
 80046f2:	460c      	mov	r4, r1
 80046f4:	4616      	mov	r6, r2
 80046f6:	d50f      	bpl.n	8004718 <_svfiprintf_r+0x34>
 80046f8:	690b      	ldr	r3, [r1, #16]
 80046fa:	b96b      	cbnz	r3, 8004718 <_svfiprintf_r+0x34>
 80046fc:	2140      	movs	r1, #64	; 0x40
 80046fe:	f000 fae3 	bl	8004cc8 <_malloc_r>
 8004702:	6020      	str	r0, [r4, #0]
 8004704:	6120      	str	r0, [r4, #16]
 8004706:	b928      	cbnz	r0, 8004714 <_svfiprintf_r+0x30>
 8004708:	230c      	movs	r3, #12
 800470a:	f8c8 3000 	str.w	r3, [r8]
 800470e:	f04f 30ff 	mov.w	r0, #4294967295
 8004712:	e0c8      	b.n	80048a6 <_svfiprintf_r+0x1c2>
 8004714:	2340      	movs	r3, #64	; 0x40
 8004716:	6163      	str	r3, [r4, #20]
 8004718:	2300      	movs	r3, #0
 800471a:	9309      	str	r3, [sp, #36]	; 0x24
 800471c:	2320      	movs	r3, #32
 800471e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004722:	2330      	movs	r3, #48	; 0x30
 8004724:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004728:	9503      	str	r5, [sp, #12]
 800472a:	f04f 0b01 	mov.w	fp, #1
 800472e:	4637      	mov	r7, r6
 8004730:	463d      	mov	r5, r7
 8004732:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004736:	b10b      	cbz	r3, 800473c <_svfiprintf_r+0x58>
 8004738:	2b25      	cmp	r3, #37	; 0x25
 800473a:	d13e      	bne.n	80047ba <_svfiprintf_r+0xd6>
 800473c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004740:	d00b      	beq.n	800475a <_svfiprintf_r+0x76>
 8004742:	4653      	mov	r3, sl
 8004744:	4632      	mov	r2, r6
 8004746:	4621      	mov	r1, r4
 8004748:	4640      	mov	r0, r8
 800474a:	f7ff ff71 	bl	8004630 <__ssputs_r>
 800474e:	3001      	adds	r0, #1
 8004750:	f000 80a4 	beq.w	800489c <_svfiprintf_r+0x1b8>
 8004754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004756:	4453      	add	r3, sl
 8004758:	9309      	str	r3, [sp, #36]	; 0x24
 800475a:	783b      	ldrb	r3, [r7, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	f000 809d 	beq.w	800489c <_svfiprintf_r+0x1b8>
 8004762:	2300      	movs	r3, #0
 8004764:	f04f 32ff 	mov.w	r2, #4294967295
 8004768:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800476c:	9304      	str	r3, [sp, #16]
 800476e:	9307      	str	r3, [sp, #28]
 8004770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004774:	931a      	str	r3, [sp, #104]	; 0x68
 8004776:	462f      	mov	r7, r5
 8004778:	2205      	movs	r2, #5
 800477a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800477e:	4850      	ldr	r0, [pc, #320]	; (80048c0 <_svfiprintf_r+0x1dc>)
 8004780:	f7fb fd66 	bl	8000250 <memchr>
 8004784:	9b04      	ldr	r3, [sp, #16]
 8004786:	b9d0      	cbnz	r0, 80047be <_svfiprintf_r+0xda>
 8004788:	06d9      	lsls	r1, r3, #27
 800478a:	bf44      	itt	mi
 800478c:	2220      	movmi	r2, #32
 800478e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004792:	071a      	lsls	r2, r3, #28
 8004794:	bf44      	itt	mi
 8004796:	222b      	movmi	r2, #43	; 0x2b
 8004798:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800479c:	782a      	ldrb	r2, [r5, #0]
 800479e:	2a2a      	cmp	r2, #42	; 0x2a
 80047a0:	d015      	beq.n	80047ce <_svfiprintf_r+0xea>
 80047a2:	9a07      	ldr	r2, [sp, #28]
 80047a4:	462f      	mov	r7, r5
 80047a6:	2000      	movs	r0, #0
 80047a8:	250a      	movs	r5, #10
 80047aa:	4639      	mov	r1, r7
 80047ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047b0:	3b30      	subs	r3, #48	; 0x30
 80047b2:	2b09      	cmp	r3, #9
 80047b4:	d94d      	bls.n	8004852 <_svfiprintf_r+0x16e>
 80047b6:	b1b8      	cbz	r0, 80047e8 <_svfiprintf_r+0x104>
 80047b8:	e00f      	b.n	80047da <_svfiprintf_r+0xf6>
 80047ba:	462f      	mov	r7, r5
 80047bc:	e7b8      	b.n	8004730 <_svfiprintf_r+0x4c>
 80047be:	4a40      	ldr	r2, [pc, #256]	; (80048c0 <_svfiprintf_r+0x1dc>)
 80047c0:	1a80      	subs	r0, r0, r2
 80047c2:	fa0b f000 	lsl.w	r0, fp, r0
 80047c6:	4318      	orrs	r0, r3
 80047c8:	9004      	str	r0, [sp, #16]
 80047ca:	463d      	mov	r5, r7
 80047cc:	e7d3      	b.n	8004776 <_svfiprintf_r+0x92>
 80047ce:	9a03      	ldr	r2, [sp, #12]
 80047d0:	1d11      	adds	r1, r2, #4
 80047d2:	6812      	ldr	r2, [r2, #0]
 80047d4:	9103      	str	r1, [sp, #12]
 80047d6:	2a00      	cmp	r2, #0
 80047d8:	db01      	blt.n	80047de <_svfiprintf_r+0xfa>
 80047da:	9207      	str	r2, [sp, #28]
 80047dc:	e004      	b.n	80047e8 <_svfiprintf_r+0x104>
 80047de:	4252      	negs	r2, r2
 80047e0:	f043 0302 	orr.w	r3, r3, #2
 80047e4:	9207      	str	r2, [sp, #28]
 80047e6:	9304      	str	r3, [sp, #16]
 80047e8:	783b      	ldrb	r3, [r7, #0]
 80047ea:	2b2e      	cmp	r3, #46	; 0x2e
 80047ec:	d10c      	bne.n	8004808 <_svfiprintf_r+0x124>
 80047ee:	787b      	ldrb	r3, [r7, #1]
 80047f0:	2b2a      	cmp	r3, #42	; 0x2a
 80047f2:	d133      	bne.n	800485c <_svfiprintf_r+0x178>
 80047f4:	9b03      	ldr	r3, [sp, #12]
 80047f6:	1d1a      	adds	r2, r3, #4
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	9203      	str	r2, [sp, #12]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	bfb8      	it	lt
 8004800:	f04f 33ff 	movlt.w	r3, #4294967295
 8004804:	3702      	adds	r7, #2
 8004806:	9305      	str	r3, [sp, #20]
 8004808:	4d2e      	ldr	r5, [pc, #184]	; (80048c4 <_svfiprintf_r+0x1e0>)
 800480a:	7839      	ldrb	r1, [r7, #0]
 800480c:	2203      	movs	r2, #3
 800480e:	4628      	mov	r0, r5
 8004810:	f7fb fd1e 	bl	8000250 <memchr>
 8004814:	b138      	cbz	r0, 8004826 <_svfiprintf_r+0x142>
 8004816:	2340      	movs	r3, #64	; 0x40
 8004818:	1b40      	subs	r0, r0, r5
 800481a:	fa03 f000 	lsl.w	r0, r3, r0
 800481e:	9b04      	ldr	r3, [sp, #16]
 8004820:	4303      	orrs	r3, r0
 8004822:	3701      	adds	r7, #1
 8004824:	9304      	str	r3, [sp, #16]
 8004826:	7839      	ldrb	r1, [r7, #0]
 8004828:	4827      	ldr	r0, [pc, #156]	; (80048c8 <_svfiprintf_r+0x1e4>)
 800482a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800482e:	2206      	movs	r2, #6
 8004830:	1c7e      	adds	r6, r7, #1
 8004832:	f7fb fd0d 	bl	8000250 <memchr>
 8004836:	2800      	cmp	r0, #0
 8004838:	d038      	beq.n	80048ac <_svfiprintf_r+0x1c8>
 800483a:	4b24      	ldr	r3, [pc, #144]	; (80048cc <_svfiprintf_r+0x1e8>)
 800483c:	bb13      	cbnz	r3, 8004884 <_svfiprintf_r+0x1a0>
 800483e:	9b03      	ldr	r3, [sp, #12]
 8004840:	3307      	adds	r3, #7
 8004842:	f023 0307 	bic.w	r3, r3, #7
 8004846:	3308      	adds	r3, #8
 8004848:	9303      	str	r3, [sp, #12]
 800484a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800484c:	444b      	add	r3, r9
 800484e:	9309      	str	r3, [sp, #36]	; 0x24
 8004850:	e76d      	b.n	800472e <_svfiprintf_r+0x4a>
 8004852:	fb05 3202 	mla	r2, r5, r2, r3
 8004856:	2001      	movs	r0, #1
 8004858:	460f      	mov	r7, r1
 800485a:	e7a6      	b.n	80047aa <_svfiprintf_r+0xc6>
 800485c:	2300      	movs	r3, #0
 800485e:	3701      	adds	r7, #1
 8004860:	9305      	str	r3, [sp, #20]
 8004862:	4619      	mov	r1, r3
 8004864:	250a      	movs	r5, #10
 8004866:	4638      	mov	r0, r7
 8004868:	f810 2b01 	ldrb.w	r2, [r0], #1
 800486c:	3a30      	subs	r2, #48	; 0x30
 800486e:	2a09      	cmp	r2, #9
 8004870:	d903      	bls.n	800487a <_svfiprintf_r+0x196>
 8004872:	2b00      	cmp	r3, #0
 8004874:	d0c8      	beq.n	8004808 <_svfiprintf_r+0x124>
 8004876:	9105      	str	r1, [sp, #20]
 8004878:	e7c6      	b.n	8004808 <_svfiprintf_r+0x124>
 800487a:	fb05 2101 	mla	r1, r5, r1, r2
 800487e:	2301      	movs	r3, #1
 8004880:	4607      	mov	r7, r0
 8004882:	e7f0      	b.n	8004866 <_svfiprintf_r+0x182>
 8004884:	ab03      	add	r3, sp, #12
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	4622      	mov	r2, r4
 800488a:	4b11      	ldr	r3, [pc, #68]	; (80048d0 <_svfiprintf_r+0x1ec>)
 800488c:	a904      	add	r1, sp, #16
 800488e:	4640      	mov	r0, r8
 8004890:	f3af 8000 	nop.w
 8004894:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004898:	4681      	mov	r9, r0
 800489a:	d1d6      	bne.n	800484a <_svfiprintf_r+0x166>
 800489c:	89a3      	ldrh	r3, [r4, #12]
 800489e:	065b      	lsls	r3, r3, #25
 80048a0:	f53f af35 	bmi.w	800470e <_svfiprintf_r+0x2a>
 80048a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048a6:	b01d      	add	sp, #116	; 0x74
 80048a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ac:	ab03      	add	r3, sp, #12
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	4622      	mov	r2, r4
 80048b2:	4b07      	ldr	r3, [pc, #28]	; (80048d0 <_svfiprintf_r+0x1ec>)
 80048b4:	a904      	add	r1, sp, #16
 80048b6:	4640      	mov	r0, r8
 80048b8:	f000 f882 	bl	80049c0 <_printf_i>
 80048bc:	e7ea      	b.n	8004894 <_svfiprintf_r+0x1b0>
 80048be:	bf00      	nop
 80048c0:	08004f18 	.word	0x08004f18
 80048c4:	08004f1e 	.word	0x08004f1e
 80048c8:	08004f22 	.word	0x08004f22
 80048cc:	00000000 	.word	0x00000000
 80048d0:	08004631 	.word	0x08004631

080048d4 <_printf_common>:
 80048d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048d8:	4691      	mov	r9, r2
 80048da:	461f      	mov	r7, r3
 80048dc:	688a      	ldr	r2, [r1, #8]
 80048de:	690b      	ldr	r3, [r1, #16]
 80048e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048e4:	4293      	cmp	r3, r2
 80048e6:	bfb8      	it	lt
 80048e8:	4613      	movlt	r3, r2
 80048ea:	f8c9 3000 	str.w	r3, [r9]
 80048ee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048f2:	4606      	mov	r6, r0
 80048f4:	460c      	mov	r4, r1
 80048f6:	b112      	cbz	r2, 80048fe <_printf_common+0x2a>
 80048f8:	3301      	adds	r3, #1
 80048fa:	f8c9 3000 	str.w	r3, [r9]
 80048fe:	6823      	ldr	r3, [r4, #0]
 8004900:	0699      	lsls	r1, r3, #26
 8004902:	bf42      	ittt	mi
 8004904:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004908:	3302      	addmi	r3, #2
 800490a:	f8c9 3000 	strmi.w	r3, [r9]
 800490e:	6825      	ldr	r5, [r4, #0]
 8004910:	f015 0506 	ands.w	r5, r5, #6
 8004914:	d107      	bne.n	8004926 <_printf_common+0x52>
 8004916:	f104 0a19 	add.w	sl, r4, #25
 800491a:	68e3      	ldr	r3, [r4, #12]
 800491c:	f8d9 2000 	ldr.w	r2, [r9]
 8004920:	1a9b      	subs	r3, r3, r2
 8004922:	42ab      	cmp	r3, r5
 8004924:	dc28      	bgt.n	8004978 <_printf_common+0xa4>
 8004926:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800492a:	6822      	ldr	r2, [r4, #0]
 800492c:	3300      	adds	r3, #0
 800492e:	bf18      	it	ne
 8004930:	2301      	movne	r3, #1
 8004932:	0692      	lsls	r2, r2, #26
 8004934:	d42d      	bmi.n	8004992 <_printf_common+0xbe>
 8004936:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800493a:	4639      	mov	r1, r7
 800493c:	4630      	mov	r0, r6
 800493e:	47c0      	blx	r8
 8004940:	3001      	adds	r0, #1
 8004942:	d020      	beq.n	8004986 <_printf_common+0xb2>
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	68e5      	ldr	r5, [r4, #12]
 8004948:	f8d9 2000 	ldr.w	r2, [r9]
 800494c:	f003 0306 	and.w	r3, r3, #6
 8004950:	2b04      	cmp	r3, #4
 8004952:	bf08      	it	eq
 8004954:	1aad      	subeq	r5, r5, r2
 8004956:	68a3      	ldr	r3, [r4, #8]
 8004958:	6922      	ldr	r2, [r4, #16]
 800495a:	bf0c      	ite	eq
 800495c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004960:	2500      	movne	r5, #0
 8004962:	4293      	cmp	r3, r2
 8004964:	bfc4      	itt	gt
 8004966:	1a9b      	subgt	r3, r3, r2
 8004968:	18ed      	addgt	r5, r5, r3
 800496a:	f04f 0900 	mov.w	r9, #0
 800496e:	341a      	adds	r4, #26
 8004970:	454d      	cmp	r5, r9
 8004972:	d11a      	bne.n	80049aa <_printf_common+0xd6>
 8004974:	2000      	movs	r0, #0
 8004976:	e008      	b.n	800498a <_printf_common+0xb6>
 8004978:	2301      	movs	r3, #1
 800497a:	4652      	mov	r2, sl
 800497c:	4639      	mov	r1, r7
 800497e:	4630      	mov	r0, r6
 8004980:	47c0      	blx	r8
 8004982:	3001      	adds	r0, #1
 8004984:	d103      	bne.n	800498e <_printf_common+0xba>
 8004986:	f04f 30ff 	mov.w	r0, #4294967295
 800498a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800498e:	3501      	adds	r5, #1
 8004990:	e7c3      	b.n	800491a <_printf_common+0x46>
 8004992:	18e1      	adds	r1, r4, r3
 8004994:	1c5a      	adds	r2, r3, #1
 8004996:	2030      	movs	r0, #48	; 0x30
 8004998:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800499c:	4422      	add	r2, r4
 800499e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049a6:	3302      	adds	r3, #2
 80049a8:	e7c5      	b.n	8004936 <_printf_common+0x62>
 80049aa:	2301      	movs	r3, #1
 80049ac:	4622      	mov	r2, r4
 80049ae:	4639      	mov	r1, r7
 80049b0:	4630      	mov	r0, r6
 80049b2:	47c0      	blx	r8
 80049b4:	3001      	adds	r0, #1
 80049b6:	d0e6      	beq.n	8004986 <_printf_common+0xb2>
 80049b8:	f109 0901 	add.w	r9, r9, #1
 80049bc:	e7d8      	b.n	8004970 <_printf_common+0x9c>
	...

080049c0 <_printf_i>:
 80049c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80049c4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80049c8:	460c      	mov	r4, r1
 80049ca:	7e09      	ldrb	r1, [r1, #24]
 80049cc:	b085      	sub	sp, #20
 80049ce:	296e      	cmp	r1, #110	; 0x6e
 80049d0:	4617      	mov	r7, r2
 80049d2:	4606      	mov	r6, r0
 80049d4:	4698      	mov	r8, r3
 80049d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80049d8:	f000 80b3 	beq.w	8004b42 <_printf_i+0x182>
 80049dc:	d822      	bhi.n	8004a24 <_printf_i+0x64>
 80049de:	2963      	cmp	r1, #99	; 0x63
 80049e0:	d036      	beq.n	8004a50 <_printf_i+0x90>
 80049e2:	d80a      	bhi.n	80049fa <_printf_i+0x3a>
 80049e4:	2900      	cmp	r1, #0
 80049e6:	f000 80b9 	beq.w	8004b5c <_printf_i+0x19c>
 80049ea:	2958      	cmp	r1, #88	; 0x58
 80049ec:	f000 8083 	beq.w	8004af6 <_printf_i+0x136>
 80049f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049f4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80049f8:	e032      	b.n	8004a60 <_printf_i+0xa0>
 80049fa:	2964      	cmp	r1, #100	; 0x64
 80049fc:	d001      	beq.n	8004a02 <_printf_i+0x42>
 80049fe:	2969      	cmp	r1, #105	; 0x69
 8004a00:	d1f6      	bne.n	80049f0 <_printf_i+0x30>
 8004a02:	6820      	ldr	r0, [r4, #0]
 8004a04:	6813      	ldr	r3, [r2, #0]
 8004a06:	0605      	lsls	r5, r0, #24
 8004a08:	f103 0104 	add.w	r1, r3, #4
 8004a0c:	d52a      	bpl.n	8004a64 <_printf_i+0xa4>
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	6011      	str	r1, [r2, #0]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	da03      	bge.n	8004a1e <_printf_i+0x5e>
 8004a16:	222d      	movs	r2, #45	; 0x2d
 8004a18:	425b      	negs	r3, r3
 8004a1a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004a1e:	486f      	ldr	r0, [pc, #444]	; (8004bdc <_printf_i+0x21c>)
 8004a20:	220a      	movs	r2, #10
 8004a22:	e039      	b.n	8004a98 <_printf_i+0xd8>
 8004a24:	2973      	cmp	r1, #115	; 0x73
 8004a26:	f000 809d 	beq.w	8004b64 <_printf_i+0x1a4>
 8004a2a:	d808      	bhi.n	8004a3e <_printf_i+0x7e>
 8004a2c:	296f      	cmp	r1, #111	; 0x6f
 8004a2e:	d020      	beq.n	8004a72 <_printf_i+0xb2>
 8004a30:	2970      	cmp	r1, #112	; 0x70
 8004a32:	d1dd      	bne.n	80049f0 <_printf_i+0x30>
 8004a34:	6823      	ldr	r3, [r4, #0]
 8004a36:	f043 0320 	orr.w	r3, r3, #32
 8004a3a:	6023      	str	r3, [r4, #0]
 8004a3c:	e003      	b.n	8004a46 <_printf_i+0x86>
 8004a3e:	2975      	cmp	r1, #117	; 0x75
 8004a40:	d017      	beq.n	8004a72 <_printf_i+0xb2>
 8004a42:	2978      	cmp	r1, #120	; 0x78
 8004a44:	d1d4      	bne.n	80049f0 <_printf_i+0x30>
 8004a46:	2378      	movs	r3, #120	; 0x78
 8004a48:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a4c:	4864      	ldr	r0, [pc, #400]	; (8004be0 <_printf_i+0x220>)
 8004a4e:	e055      	b.n	8004afc <_printf_i+0x13c>
 8004a50:	6813      	ldr	r3, [r2, #0]
 8004a52:	1d19      	adds	r1, r3, #4
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	6011      	str	r1, [r2, #0]
 8004a58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a60:	2301      	movs	r3, #1
 8004a62:	e08c      	b.n	8004b7e <_printf_i+0x1be>
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	6011      	str	r1, [r2, #0]
 8004a68:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a6c:	bf18      	it	ne
 8004a6e:	b21b      	sxthne	r3, r3
 8004a70:	e7cf      	b.n	8004a12 <_printf_i+0x52>
 8004a72:	6813      	ldr	r3, [r2, #0]
 8004a74:	6825      	ldr	r5, [r4, #0]
 8004a76:	1d18      	adds	r0, r3, #4
 8004a78:	6010      	str	r0, [r2, #0]
 8004a7a:	0628      	lsls	r0, r5, #24
 8004a7c:	d501      	bpl.n	8004a82 <_printf_i+0xc2>
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	e002      	b.n	8004a88 <_printf_i+0xc8>
 8004a82:	0668      	lsls	r0, r5, #25
 8004a84:	d5fb      	bpl.n	8004a7e <_printf_i+0xbe>
 8004a86:	881b      	ldrh	r3, [r3, #0]
 8004a88:	4854      	ldr	r0, [pc, #336]	; (8004bdc <_printf_i+0x21c>)
 8004a8a:	296f      	cmp	r1, #111	; 0x6f
 8004a8c:	bf14      	ite	ne
 8004a8e:	220a      	movne	r2, #10
 8004a90:	2208      	moveq	r2, #8
 8004a92:	2100      	movs	r1, #0
 8004a94:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a98:	6865      	ldr	r5, [r4, #4]
 8004a9a:	60a5      	str	r5, [r4, #8]
 8004a9c:	2d00      	cmp	r5, #0
 8004a9e:	f2c0 8095 	blt.w	8004bcc <_printf_i+0x20c>
 8004aa2:	6821      	ldr	r1, [r4, #0]
 8004aa4:	f021 0104 	bic.w	r1, r1, #4
 8004aa8:	6021      	str	r1, [r4, #0]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d13d      	bne.n	8004b2a <_printf_i+0x16a>
 8004aae:	2d00      	cmp	r5, #0
 8004ab0:	f040 808e 	bne.w	8004bd0 <_printf_i+0x210>
 8004ab4:	4665      	mov	r5, ip
 8004ab6:	2a08      	cmp	r2, #8
 8004ab8:	d10b      	bne.n	8004ad2 <_printf_i+0x112>
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	07db      	lsls	r3, r3, #31
 8004abe:	d508      	bpl.n	8004ad2 <_printf_i+0x112>
 8004ac0:	6923      	ldr	r3, [r4, #16]
 8004ac2:	6862      	ldr	r2, [r4, #4]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	bfde      	ittt	le
 8004ac8:	2330      	movle	r3, #48	; 0x30
 8004aca:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ace:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ad2:	ebac 0305 	sub.w	r3, ip, r5
 8004ad6:	6123      	str	r3, [r4, #16]
 8004ad8:	f8cd 8000 	str.w	r8, [sp]
 8004adc:	463b      	mov	r3, r7
 8004ade:	aa03      	add	r2, sp, #12
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	4630      	mov	r0, r6
 8004ae4:	f7ff fef6 	bl	80048d4 <_printf_common>
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d14d      	bne.n	8004b88 <_printf_i+0x1c8>
 8004aec:	f04f 30ff 	mov.w	r0, #4294967295
 8004af0:	b005      	add	sp, #20
 8004af2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004af6:	4839      	ldr	r0, [pc, #228]	; (8004bdc <_printf_i+0x21c>)
 8004af8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004afc:	6813      	ldr	r3, [r2, #0]
 8004afe:	6821      	ldr	r1, [r4, #0]
 8004b00:	1d1d      	adds	r5, r3, #4
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6015      	str	r5, [r2, #0]
 8004b06:	060a      	lsls	r2, r1, #24
 8004b08:	d50b      	bpl.n	8004b22 <_printf_i+0x162>
 8004b0a:	07ca      	lsls	r2, r1, #31
 8004b0c:	bf44      	itt	mi
 8004b0e:	f041 0120 	orrmi.w	r1, r1, #32
 8004b12:	6021      	strmi	r1, [r4, #0]
 8004b14:	b91b      	cbnz	r3, 8004b1e <_printf_i+0x15e>
 8004b16:	6822      	ldr	r2, [r4, #0]
 8004b18:	f022 0220 	bic.w	r2, r2, #32
 8004b1c:	6022      	str	r2, [r4, #0]
 8004b1e:	2210      	movs	r2, #16
 8004b20:	e7b7      	b.n	8004a92 <_printf_i+0xd2>
 8004b22:	064d      	lsls	r5, r1, #25
 8004b24:	bf48      	it	mi
 8004b26:	b29b      	uxthmi	r3, r3
 8004b28:	e7ef      	b.n	8004b0a <_printf_i+0x14a>
 8004b2a:	4665      	mov	r5, ip
 8004b2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004b30:	fb02 3311 	mls	r3, r2, r1, r3
 8004b34:	5cc3      	ldrb	r3, [r0, r3]
 8004b36:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	2900      	cmp	r1, #0
 8004b3e:	d1f5      	bne.n	8004b2c <_printf_i+0x16c>
 8004b40:	e7b9      	b.n	8004ab6 <_printf_i+0xf6>
 8004b42:	6813      	ldr	r3, [r2, #0]
 8004b44:	6825      	ldr	r5, [r4, #0]
 8004b46:	6961      	ldr	r1, [r4, #20]
 8004b48:	1d18      	adds	r0, r3, #4
 8004b4a:	6010      	str	r0, [r2, #0]
 8004b4c:	0628      	lsls	r0, r5, #24
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	d501      	bpl.n	8004b56 <_printf_i+0x196>
 8004b52:	6019      	str	r1, [r3, #0]
 8004b54:	e002      	b.n	8004b5c <_printf_i+0x19c>
 8004b56:	066a      	lsls	r2, r5, #25
 8004b58:	d5fb      	bpl.n	8004b52 <_printf_i+0x192>
 8004b5a:	8019      	strh	r1, [r3, #0]
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	6123      	str	r3, [r4, #16]
 8004b60:	4665      	mov	r5, ip
 8004b62:	e7b9      	b.n	8004ad8 <_printf_i+0x118>
 8004b64:	6813      	ldr	r3, [r2, #0]
 8004b66:	1d19      	adds	r1, r3, #4
 8004b68:	6011      	str	r1, [r2, #0]
 8004b6a:	681d      	ldr	r5, [r3, #0]
 8004b6c:	6862      	ldr	r2, [r4, #4]
 8004b6e:	2100      	movs	r1, #0
 8004b70:	4628      	mov	r0, r5
 8004b72:	f7fb fb6d 	bl	8000250 <memchr>
 8004b76:	b108      	cbz	r0, 8004b7c <_printf_i+0x1bc>
 8004b78:	1b40      	subs	r0, r0, r5
 8004b7a:	6060      	str	r0, [r4, #4]
 8004b7c:	6863      	ldr	r3, [r4, #4]
 8004b7e:	6123      	str	r3, [r4, #16]
 8004b80:	2300      	movs	r3, #0
 8004b82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b86:	e7a7      	b.n	8004ad8 <_printf_i+0x118>
 8004b88:	6923      	ldr	r3, [r4, #16]
 8004b8a:	462a      	mov	r2, r5
 8004b8c:	4639      	mov	r1, r7
 8004b8e:	4630      	mov	r0, r6
 8004b90:	47c0      	blx	r8
 8004b92:	3001      	adds	r0, #1
 8004b94:	d0aa      	beq.n	8004aec <_printf_i+0x12c>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	079b      	lsls	r3, r3, #30
 8004b9a:	d413      	bmi.n	8004bc4 <_printf_i+0x204>
 8004b9c:	68e0      	ldr	r0, [r4, #12]
 8004b9e:	9b03      	ldr	r3, [sp, #12]
 8004ba0:	4298      	cmp	r0, r3
 8004ba2:	bfb8      	it	lt
 8004ba4:	4618      	movlt	r0, r3
 8004ba6:	e7a3      	b.n	8004af0 <_printf_i+0x130>
 8004ba8:	2301      	movs	r3, #1
 8004baa:	464a      	mov	r2, r9
 8004bac:	4639      	mov	r1, r7
 8004bae:	4630      	mov	r0, r6
 8004bb0:	47c0      	blx	r8
 8004bb2:	3001      	adds	r0, #1
 8004bb4:	d09a      	beq.n	8004aec <_printf_i+0x12c>
 8004bb6:	3501      	adds	r5, #1
 8004bb8:	68e3      	ldr	r3, [r4, #12]
 8004bba:	9a03      	ldr	r2, [sp, #12]
 8004bbc:	1a9b      	subs	r3, r3, r2
 8004bbe:	42ab      	cmp	r3, r5
 8004bc0:	dcf2      	bgt.n	8004ba8 <_printf_i+0x1e8>
 8004bc2:	e7eb      	b.n	8004b9c <_printf_i+0x1dc>
 8004bc4:	2500      	movs	r5, #0
 8004bc6:	f104 0919 	add.w	r9, r4, #25
 8004bca:	e7f5      	b.n	8004bb8 <_printf_i+0x1f8>
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1ac      	bne.n	8004b2a <_printf_i+0x16a>
 8004bd0:	7803      	ldrb	r3, [r0, #0]
 8004bd2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bd6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bda:	e76c      	b.n	8004ab6 <_printf_i+0xf6>
 8004bdc:	08004f29 	.word	0x08004f29
 8004be0:	08004f3a 	.word	0x08004f3a

08004be4 <memcpy>:
 8004be4:	b510      	push	{r4, lr}
 8004be6:	1e43      	subs	r3, r0, #1
 8004be8:	440a      	add	r2, r1
 8004bea:	4291      	cmp	r1, r2
 8004bec:	d100      	bne.n	8004bf0 <memcpy+0xc>
 8004bee:	bd10      	pop	{r4, pc}
 8004bf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bf8:	e7f7      	b.n	8004bea <memcpy+0x6>

08004bfa <memmove>:
 8004bfa:	4288      	cmp	r0, r1
 8004bfc:	b510      	push	{r4, lr}
 8004bfe:	eb01 0302 	add.w	r3, r1, r2
 8004c02:	d807      	bhi.n	8004c14 <memmove+0x1a>
 8004c04:	1e42      	subs	r2, r0, #1
 8004c06:	4299      	cmp	r1, r3
 8004c08:	d00a      	beq.n	8004c20 <memmove+0x26>
 8004c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c0e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004c12:	e7f8      	b.n	8004c06 <memmove+0xc>
 8004c14:	4283      	cmp	r3, r0
 8004c16:	d9f5      	bls.n	8004c04 <memmove+0xa>
 8004c18:	1881      	adds	r1, r0, r2
 8004c1a:	1ad2      	subs	r2, r2, r3
 8004c1c:	42d3      	cmn	r3, r2
 8004c1e:	d100      	bne.n	8004c22 <memmove+0x28>
 8004c20:	bd10      	pop	{r4, pc}
 8004c22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c26:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004c2a:	e7f7      	b.n	8004c1c <memmove+0x22>

08004c2c <_free_r>:
 8004c2c:	b538      	push	{r3, r4, r5, lr}
 8004c2e:	4605      	mov	r5, r0
 8004c30:	2900      	cmp	r1, #0
 8004c32:	d045      	beq.n	8004cc0 <_free_r+0x94>
 8004c34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c38:	1f0c      	subs	r4, r1, #4
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	bfb8      	it	lt
 8004c3e:	18e4      	addlt	r4, r4, r3
 8004c40:	f000 f8d2 	bl	8004de8 <__malloc_lock>
 8004c44:	4a1f      	ldr	r2, [pc, #124]	; (8004cc4 <_free_r+0x98>)
 8004c46:	6813      	ldr	r3, [r2, #0]
 8004c48:	4610      	mov	r0, r2
 8004c4a:	b933      	cbnz	r3, 8004c5a <_free_r+0x2e>
 8004c4c:	6063      	str	r3, [r4, #4]
 8004c4e:	6014      	str	r4, [r2, #0]
 8004c50:	4628      	mov	r0, r5
 8004c52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c56:	f000 b8c8 	b.w	8004dea <__malloc_unlock>
 8004c5a:	42a3      	cmp	r3, r4
 8004c5c:	d90c      	bls.n	8004c78 <_free_r+0x4c>
 8004c5e:	6821      	ldr	r1, [r4, #0]
 8004c60:	1862      	adds	r2, r4, r1
 8004c62:	4293      	cmp	r3, r2
 8004c64:	bf04      	itt	eq
 8004c66:	681a      	ldreq	r2, [r3, #0]
 8004c68:	685b      	ldreq	r3, [r3, #4]
 8004c6a:	6063      	str	r3, [r4, #4]
 8004c6c:	bf04      	itt	eq
 8004c6e:	1852      	addeq	r2, r2, r1
 8004c70:	6022      	streq	r2, [r4, #0]
 8004c72:	6004      	str	r4, [r0, #0]
 8004c74:	e7ec      	b.n	8004c50 <_free_r+0x24>
 8004c76:	4613      	mov	r3, r2
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	b10a      	cbz	r2, 8004c80 <_free_r+0x54>
 8004c7c:	42a2      	cmp	r2, r4
 8004c7e:	d9fa      	bls.n	8004c76 <_free_r+0x4a>
 8004c80:	6819      	ldr	r1, [r3, #0]
 8004c82:	1858      	adds	r0, r3, r1
 8004c84:	42a0      	cmp	r0, r4
 8004c86:	d10b      	bne.n	8004ca0 <_free_r+0x74>
 8004c88:	6820      	ldr	r0, [r4, #0]
 8004c8a:	4401      	add	r1, r0
 8004c8c:	1858      	adds	r0, r3, r1
 8004c8e:	4282      	cmp	r2, r0
 8004c90:	6019      	str	r1, [r3, #0]
 8004c92:	d1dd      	bne.n	8004c50 <_free_r+0x24>
 8004c94:	6810      	ldr	r0, [r2, #0]
 8004c96:	6852      	ldr	r2, [r2, #4]
 8004c98:	605a      	str	r2, [r3, #4]
 8004c9a:	4401      	add	r1, r0
 8004c9c:	6019      	str	r1, [r3, #0]
 8004c9e:	e7d7      	b.n	8004c50 <_free_r+0x24>
 8004ca0:	d902      	bls.n	8004ca8 <_free_r+0x7c>
 8004ca2:	230c      	movs	r3, #12
 8004ca4:	602b      	str	r3, [r5, #0]
 8004ca6:	e7d3      	b.n	8004c50 <_free_r+0x24>
 8004ca8:	6820      	ldr	r0, [r4, #0]
 8004caa:	1821      	adds	r1, r4, r0
 8004cac:	428a      	cmp	r2, r1
 8004cae:	bf04      	itt	eq
 8004cb0:	6811      	ldreq	r1, [r2, #0]
 8004cb2:	6852      	ldreq	r2, [r2, #4]
 8004cb4:	6062      	str	r2, [r4, #4]
 8004cb6:	bf04      	itt	eq
 8004cb8:	1809      	addeq	r1, r1, r0
 8004cba:	6021      	streq	r1, [r4, #0]
 8004cbc:	605c      	str	r4, [r3, #4]
 8004cbe:	e7c7      	b.n	8004c50 <_free_r+0x24>
 8004cc0:	bd38      	pop	{r3, r4, r5, pc}
 8004cc2:	bf00      	nop
 8004cc4:	20000090 	.word	0x20000090

08004cc8 <_malloc_r>:
 8004cc8:	b570      	push	{r4, r5, r6, lr}
 8004cca:	1ccd      	adds	r5, r1, #3
 8004ccc:	f025 0503 	bic.w	r5, r5, #3
 8004cd0:	3508      	adds	r5, #8
 8004cd2:	2d0c      	cmp	r5, #12
 8004cd4:	bf38      	it	cc
 8004cd6:	250c      	movcc	r5, #12
 8004cd8:	2d00      	cmp	r5, #0
 8004cda:	4606      	mov	r6, r0
 8004cdc:	db01      	blt.n	8004ce2 <_malloc_r+0x1a>
 8004cde:	42a9      	cmp	r1, r5
 8004ce0:	d903      	bls.n	8004cea <_malloc_r+0x22>
 8004ce2:	230c      	movs	r3, #12
 8004ce4:	6033      	str	r3, [r6, #0]
 8004ce6:	2000      	movs	r0, #0
 8004ce8:	bd70      	pop	{r4, r5, r6, pc}
 8004cea:	f000 f87d 	bl	8004de8 <__malloc_lock>
 8004cee:	4a21      	ldr	r2, [pc, #132]	; (8004d74 <_malloc_r+0xac>)
 8004cf0:	6814      	ldr	r4, [r2, #0]
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	b991      	cbnz	r1, 8004d1c <_malloc_r+0x54>
 8004cf6:	4c20      	ldr	r4, [pc, #128]	; (8004d78 <_malloc_r+0xb0>)
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	b91b      	cbnz	r3, 8004d04 <_malloc_r+0x3c>
 8004cfc:	4630      	mov	r0, r6
 8004cfe:	f000 f863 	bl	8004dc8 <_sbrk_r>
 8004d02:	6020      	str	r0, [r4, #0]
 8004d04:	4629      	mov	r1, r5
 8004d06:	4630      	mov	r0, r6
 8004d08:	f000 f85e 	bl	8004dc8 <_sbrk_r>
 8004d0c:	1c43      	adds	r3, r0, #1
 8004d0e:	d124      	bne.n	8004d5a <_malloc_r+0x92>
 8004d10:	230c      	movs	r3, #12
 8004d12:	6033      	str	r3, [r6, #0]
 8004d14:	4630      	mov	r0, r6
 8004d16:	f000 f868 	bl	8004dea <__malloc_unlock>
 8004d1a:	e7e4      	b.n	8004ce6 <_malloc_r+0x1e>
 8004d1c:	680b      	ldr	r3, [r1, #0]
 8004d1e:	1b5b      	subs	r3, r3, r5
 8004d20:	d418      	bmi.n	8004d54 <_malloc_r+0x8c>
 8004d22:	2b0b      	cmp	r3, #11
 8004d24:	d90f      	bls.n	8004d46 <_malloc_r+0x7e>
 8004d26:	600b      	str	r3, [r1, #0]
 8004d28:	50cd      	str	r5, [r1, r3]
 8004d2a:	18cc      	adds	r4, r1, r3
 8004d2c:	4630      	mov	r0, r6
 8004d2e:	f000 f85c 	bl	8004dea <__malloc_unlock>
 8004d32:	f104 000b 	add.w	r0, r4, #11
 8004d36:	1d23      	adds	r3, r4, #4
 8004d38:	f020 0007 	bic.w	r0, r0, #7
 8004d3c:	1ac3      	subs	r3, r0, r3
 8004d3e:	d0d3      	beq.n	8004ce8 <_malloc_r+0x20>
 8004d40:	425a      	negs	r2, r3
 8004d42:	50e2      	str	r2, [r4, r3]
 8004d44:	e7d0      	b.n	8004ce8 <_malloc_r+0x20>
 8004d46:	428c      	cmp	r4, r1
 8004d48:	684b      	ldr	r3, [r1, #4]
 8004d4a:	bf16      	itet	ne
 8004d4c:	6063      	strne	r3, [r4, #4]
 8004d4e:	6013      	streq	r3, [r2, #0]
 8004d50:	460c      	movne	r4, r1
 8004d52:	e7eb      	b.n	8004d2c <_malloc_r+0x64>
 8004d54:	460c      	mov	r4, r1
 8004d56:	6849      	ldr	r1, [r1, #4]
 8004d58:	e7cc      	b.n	8004cf4 <_malloc_r+0x2c>
 8004d5a:	1cc4      	adds	r4, r0, #3
 8004d5c:	f024 0403 	bic.w	r4, r4, #3
 8004d60:	42a0      	cmp	r0, r4
 8004d62:	d005      	beq.n	8004d70 <_malloc_r+0xa8>
 8004d64:	1a21      	subs	r1, r4, r0
 8004d66:	4630      	mov	r0, r6
 8004d68:	f000 f82e 	bl	8004dc8 <_sbrk_r>
 8004d6c:	3001      	adds	r0, #1
 8004d6e:	d0cf      	beq.n	8004d10 <_malloc_r+0x48>
 8004d70:	6025      	str	r5, [r4, #0]
 8004d72:	e7db      	b.n	8004d2c <_malloc_r+0x64>
 8004d74:	20000090 	.word	0x20000090
 8004d78:	20000094 	.word	0x20000094

08004d7c <_realloc_r>:
 8004d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d7e:	4607      	mov	r7, r0
 8004d80:	4614      	mov	r4, r2
 8004d82:	460e      	mov	r6, r1
 8004d84:	b921      	cbnz	r1, 8004d90 <_realloc_r+0x14>
 8004d86:	4611      	mov	r1, r2
 8004d88:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004d8c:	f7ff bf9c 	b.w	8004cc8 <_malloc_r>
 8004d90:	b922      	cbnz	r2, 8004d9c <_realloc_r+0x20>
 8004d92:	f7ff ff4b 	bl	8004c2c <_free_r>
 8004d96:	4625      	mov	r5, r4
 8004d98:	4628      	mov	r0, r5
 8004d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d9c:	f000 f826 	bl	8004dec <_malloc_usable_size_r>
 8004da0:	42a0      	cmp	r0, r4
 8004da2:	d20f      	bcs.n	8004dc4 <_realloc_r+0x48>
 8004da4:	4621      	mov	r1, r4
 8004da6:	4638      	mov	r0, r7
 8004da8:	f7ff ff8e 	bl	8004cc8 <_malloc_r>
 8004dac:	4605      	mov	r5, r0
 8004dae:	2800      	cmp	r0, #0
 8004db0:	d0f2      	beq.n	8004d98 <_realloc_r+0x1c>
 8004db2:	4631      	mov	r1, r6
 8004db4:	4622      	mov	r2, r4
 8004db6:	f7ff ff15 	bl	8004be4 <memcpy>
 8004dba:	4631      	mov	r1, r6
 8004dbc:	4638      	mov	r0, r7
 8004dbe:	f7ff ff35 	bl	8004c2c <_free_r>
 8004dc2:	e7e9      	b.n	8004d98 <_realloc_r+0x1c>
 8004dc4:	4635      	mov	r5, r6
 8004dc6:	e7e7      	b.n	8004d98 <_realloc_r+0x1c>

08004dc8 <_sbrk_r>:
 8004dc8:	b538      	push	{r3, r4, r5, lr}
 8004dca:	4c06      	ldr	r4, [pc, #24]	; (8004de4 <_sbrk_r+0x1c>)
 8004dcc:	2300      	movs	r3, #0
 8004dce:	4605      	mov	r5, r0
 8004dd0:	4608      	mov	r0, r1
 8004dd2:	6023      	str	r3, [r4, #0]
 8004dd4:	f7fc f8be 	bl	8000f54 <_sbrk>
 8004dd8:	1c43      	adds	r3, r0, #1
 8004dda:	d102      	bne.n	8004de2 <_sbrk_r+0x1a>
 8004ddc:	6823      	ldr	r3, [r4, #0]
 8004dde:	b103      	cbz	r3, 8004de2 <_sbrk_r+0x1a>
 8004de0:	602b      	str	r3, [r5, #0]
 8004de2:	bd38      	pop	{r3, r4, r5, pc}
 8004de4:	2000060c 	.word	0x2000060c

08004de8 <__malloc_lock>:
 8004de8:	4770      	bx	lr

08004dea <__malloc_unlock>:
 8004dea:	4770      	bx	lr

08004dec <_malloc_usable_size_r>:
 8004dec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004df0:	1f18      	subs	r0, r3, #4
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	bfbc      	itt	lt
 8004df6:	580b      	ldrlt	r3, [r1, r0]
 8004df8:	18c0      	addlt	r0, r0, r3
 8004dfa:	4770      	bx	lr

08004dfc <_init>:
 8004dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dfe:	bf00      	nop
 8004e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e02:	bc08      	pop	{r3}
 8004e04:	469e      	mov	lr, r3
 8004e06:	4770      	bx	lr

08004e08 <_fini>:
 8004e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e0a:	bf00      	nop
 8004e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e0e:	bc08      	pop	{r3}
 8004e10:	469e      	mov	lr, r3
 8004e12:	4770      	bx	lr
