<?xml version="1.0" encoding="UTF-8"?>
<TEI xml:space="preserve" xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 https://raw.githubusercontent.com/kermitt2/grobid/master/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author>
							<persName><roleName>Student Member, IEEE</roleName><forename type="first">Adrien</forename><forename type="middle">F</forename><surname>Vincent</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Jérôme</forename><surname>Larroque</surname></persName>
						</author>
						<author>
							<persName><roleName>Member, IEEE</roleName><forename type="first">Nicolas</forename><surname>Locatelli</surname></persName>
						</author>
						<author>
							<persName><roleName>Nesrine</roleName><forename type="first">Ben</forename><surname>Romdhane</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Olivier</forename><surname>Bichler</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Christian</forename><surname>Gamrat</surname></persName>
						</author>
						<author>
							<persName><roleName>Senior Member, IEEE</roleName><forename type="first">Wei</forename><surname>Sheng Zhao</surname></persName>
						</author>
						<author>
							<persName><roleName>Member, IEEE</roleName><forename type="first">Jacques-Olivier</forename><surname>Klein</surname></persName>
						</author>
						<author>
							<persName><forename type="first">Sylvie</forename><surname>Galdin-Retailleau</surname></persName>
						</author>
						<author role="corresp">
							<persName><roleName>Member, IEEE</roleName><forename type="first">Damien</forename><surname>Querlioz</surname></persName>
							<email>damien.querlioz@u-psud.fr</email>
						</author>
						<author>
							<persName><forename type="first">Chen</forename><forename type="middle">A F</forename><surname>Vincent</surname></persName>
						</author>
						<author>
							<persName><forename type="first">N</forename><forename type="middle">B</forename><surname>Romdhane</surname></persName>
						</author>
						<author>
							<persName><forename type="first">J.-O</forename><surname>Klein</surname></persName>
						</author>
						<author>
							<persName><forename type="first">W</forename><forename type="middle">S</forename><surname>Zhao</surname></persName>
						</author>
						<author>
							<affiliation key="aff0">
								<orgName type="institution">CNRS</orgName>
								<address>
									<country>MI</country>
								</address>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff1">
								<orgName type="institution">DEFI NANO program</orgName>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff2">
								<orgName type="department">Institut d&apos;Électronique Fondamen-tale</orgName>
								<orgName type="institution" key="instit1">Univ. Paris-Sud</orgName>
								<orgName type="institution" key="instit2">CNRS</orgName>
								<address>
									<postCode>91405</postCode>
									<settlement>Orsay</settlement>
									<country key="FR">France</country>
								</address>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff3">
								<orgName type="institution" key="instit1">CEA</orgName>
								<orgName type="institution" key="instit2">LIST</orgName>
								<address>
									<postCode>91191</postCode>
									<settlement>Saclay</settlement>
									<country key="FR">France</country>
								</address>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff4">
								<orgName type="department">Institut d&apos;Électronique Fondamentale</orgName>
								<orgName type="institution">Univ. Paris-Sud</orgName>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff5">
								<orgName type="department">Spintronics Interdisciplinary Center</orgName>
								<orgName type="institution">CNRS</orgName>
								<address>
									<postCode>91405</postCode>
									<settlement>Orsay</settlement>
									<country key="FR">France</country>
								</address>
							</affiliation>
						</author>
						<author>
							<affiliation key="aff6">
								<orgName type="institution">Beihang University</orgName>
								<address>
									<postCode>100191</postCode>
									<settlement>Beijing</settlement>
									<country key="CN">China</country>
								</address>
							</affiliation>
						</author>
						<title level="a" type="main">This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination</title>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
					<idno type="MD5">9A28EDD63E48BC2B87FBC21EB6542ACC</idno>
					<idno type="DOI">10.1109/TBCAS.2015.2414423</idno>
					<note type="submission">received October 31, 2014; revised December 23, 2014 and March 08, 2015; accepted March 11, 2015.</note>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<encodingDesc>
			<appInfo>
				<application version="0.7.3" ident="GROBID" when="2023-07-28T16:54+0000">
					<desc>GROBID - A machine learning software for extracting information from scholarly documents</desc>
					<ref target="https://github.com/kermitt2/grobid"/>
				</application>
			</appInfo>
		</encodingDesc>
		<profileDesc>
			<textClass>
				<keywords>
					<term>Magnetic devices</term>
					<term>magnetic memories</term>
					<term>modeling</term>
					<term>neuromorphic system</term>
					<term>simulation</term>
				</keywords>
			</textClass>
			<abstract>
<div xmlns="http://www.tei-c.org/ns/1.0"><p>Spin-transfer torque magnetic memory (STT-MRAM) is currently under intense academic and industrial development, since it features non-volatility, high write and read speed and high endurance. In this work, we show that when used in a non-conventional regime, it can additionally act as a stochastic memristive device, appropriate to implement a "synaptic" function. We introduce basic concepts relating to spin-transfer torque magnetic tunnel junction (STT-MTJ, the STT-MRAM cell) behavior and its possible use to implement learning-capable synapses. Three programming regimes (low, intermediate and high current) are identified and compared. System-level simulations on a task of vehicle counting highlight the potential of the technology for learning systems. Monte Carlo simulations show its robustness to device variations. The simulations also allow comparing system operation when the different programming regimes of STT-MTJs are used. In comparison to the high and low current regimes, the intermediate current regime allows minimization of energy consumption, while retaining a high robustness to device variations. These results open the way for unexplored applications of STT-MTJs in robust, low power, cognitive-type systems.</p></div>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
		<body>
<div xmlns="http://www.tei-c.org/ns/1.0"><p>and high endurance <ref type="bibr" target="#b0">[1]</ref>. However, a limitation of this technology is its stochastic switching nature <ref type="bibr" target="#b0">[1]</ref>- <ref type="bibr" target="#b2">[3]</ref>. The time required for programming from a memory state to another is a random quantity, which requires designing programming times with high safety margins, to ensure reliable programming. Device physicists have intensely studied this effect of intrinsic probability <ref type="bibr" target="#b3">[4]</ref>, <ref type="bibr" target="#b4">[5]</ref>, and circuit designers have proposed ideas like self-enabled programming to mitigate the issue <ref type="bibr" target="#b1">[2]</ref>. However, an alternative approach is to not consider this randomness as a drawback, but as a feature of the device. In particular, here we reinterpret STT-MRAM cell's behavior as a "stochastic memristive device". And we show by system-level simulations how it may be used in a neuromorphic system for practical applications.</p><p>In recent years, the exploitation of nanodevices with memory effects (or memristive devices) as synapses in neuromorphic systems has stimulated a growing interest <ref type="bibr" target="#b5">[6]</ref>- <ref type="bibr" target="#b20">[21]</ref>. They raise the hope for a breakthrough in electronics, bringing smarter, lower power and more adaptive systems. Most of these proposals use memory devices with multi-level capability-the original memristor paradigm <ref type="bibr" target="#b7">[8]</ref>. However, an alternative idea is to use binary devices programmed in a stochastic fashion, or even to use binary devices with intrinsic stochastic properties <ref type="bibr" target="#b19">[20]</ref>, <ref type="bibr" target="#b21">[22]</ref>- <ref type="bibr" target="#b23">[24]</ref>. In theoretical works, the idea of using stochastic synapses instead of deterministic ones (in a broad sense) has been proposed, mostly with supervised neural networks <ref type="bibr" target="#b24">[25]</ref>- <ref type="bibr" target="#b26">[27]</ref>. We suggest that STT magnetic memory is ideal for this vision and illustrate it in a case of unsupervised learning.</p><p>In the present paper, we introduce the basic physics of spintransfer torque magnetic tunnel junction (STT-MTJ, the basic cell of STT magnetic memory) and the foundations of its behavior as a stochastic memristive device. To support the idea, we perform system-level simulations incorporating an accurate model of the stochastic effects for an application of car counting. Monte Carlo simulations show the relevance and the robustness of the approach to device variations, and allow identifying in which regime STT-MTJs should be used.</p><p>Partial and preliminary results of this work have appeared in <ref type="bibr" target="#b27">[28]</ref>. The present paper adds in-depth discussion on system implications of using STT-MTJs as synapses, comprehensive Monte Carlo simulations, and compares the operation of the STT-MTJs in different regimes in terms of energy efficiency and robustness to device variations.  <ref type="bibr" target="#b4">[5]</ref>, <ref type="bibr" target="#b28">[29]</ref>. Lines: our analytical model.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>II. STOCHASTIC MEMRISTIVE BEHAVIOR OF MAGNETIC TUNNEL JUNCTIONS</head><p>A magnetic tunnel junction [MTJ, the basic structure of magnetic memory, Fig. <ref type="figure" target="#fig_0">1(a)</ref>] is composed of a fixed magnetic layer, an oxide layer and a free magnetic layer, the magnetization of which can be parallel or antiparallel to the one of the fixed layer. The antiparallel state AP is high resistive and the parallel state P is low resistive. Due to the spin transfer torque (STT) effect, a positive current can switch the STT-MTJ from the AP to the P state, while a negative current can switch it from the P to the AP state. In this way, a STT-MTJ is extremely reminiscent of a binary bipolar memristor <ref type="bibr" target="#b7">[8]</ref>.</p><p>The switching time depends heavily on the current and is itself a stochastic quantity as observed in the measurements of Fig. <ref type="figure" target="#fig_0">1(b</ref>). We see that a programming pulse of duration has a probability of switching the memory. This stochastic effect is not caused by technological imperfections or filamentary effects like in other resistive memory technologies <ref type="bibr" target="#b21">[22]</ref>, <ref type="bibr" target="#b23">[24]</ref>, but is intrinsic to the physics of magnetic switching. This has been largely clarified by magnetism studies.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>A. Low Current Regime</head><p>In particular, at low current, memory switching is caused by thermal fluctuations. We can introduce a critical current of a STT-MTJ (in the case of a device with in-plane magnetization) <ref type="bibr" target="#b0">(1)</ref> where , and are the Gilbert damping, the saturation magnetization and the volume of the free layer, the spin polarization of the current, and an effective magnetization (all the equations are written in SI units). The sign in (1) is for the transition, the sign for . It should thus be noted that has different values for the and transitions. However, basic calculations confirmed by measurements show that they correspond to the same voltages. The symmetry-in voltage-between the and transitions is an extremely nice property of STT-MTJs used as memristive devices.</p><p>If a current much smaller than flows through a STT-MTJ, the mean switching time has been proven to behave as the Néel-Brown equation <ref type="bibr" target="#b0">[1]</ref> (2)</p><p>where the energy barrier at zero current is , is the thermal energy, the amplitude of anisotropy field and a constant. Switching time itself is determined by an exponential random law with mean <ref type="bibr" target="#b0">[1]</ref>, <ref type="bibr" target="#b3">[4]</ref>. This implies that if a programming pulse of duration is applied to the junction, its probability of switching is <ref type="bibr" target="#b2">(3)</ref> Choosing the pulse duration thus allows tuning the switching probability of the devices anywhere between a low ( for ) and a high probability for . It should be noted that STT-MTJs thus possess no hard threshold. Even an extremely low current has a probability to switch the junction, but the mean switching time is exponentially dependent on the current.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>B. High Current and Intermediate Current Regimes</head><p>By contrast, when a current much higher than flows, the physics differs (precessional switching) and the switching time behaves as Sun's law <ref type="bibr" target="#b0">[1]</ref>, <ref type="bibr" target="#b4">[5]</ref> (4) where , the initial angle of the magnetization, is given by a normal random number with mean 0 and standard deviation ( is the electron gyromagnetic constant). This is no longer an exponential law as is seen for the measurements on Fig. <ref type="figure" target="#fig_0">1(b)</ref>, which are taken in the intermediate and high current regimes.</p><p>Although the two regimes and have been well studied, the intermediate regime is much harder to model. For the present work we developed equations that fit STT-MTJs' behavior in all situations. The relatively complex equations are beyond the scope of the current paper and are published in a sister publication <ref type="bibr" target="#b29">[30]</ref>. Fig. <ref type="figure" target="#fig_0">1</ref>(b) shows that our equations fit experimental measurements. Fig. <ref type="figure" target="#fig_1">2</ref> shows the mean switching time as a function of current (for the transition) in all possible regimes, compared with physical simulations based on the macrospin magnetic Landau-Lifschitz-Gilbert-Slonczewski equation with thermal agitation. The low current, high current and intermediate current regimes are visible. This graph also shows how the mean </p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>C. Integration and Scaling Potential of STT-MTJs</head><p>Although STT-MTJ technology is complex and involves new materials, STT-MTJs are CMOS-compatible, and their integration potential has been demonstrated in several experimental realizations, which use STT-MTJs as standard memory. A standalone memory of 64 Mb, in a 90 nm process, has already reached the market <ref type="bibr" target="#b30">[31]</ref>, <ref type="bibr" target="#b31">[32]</ref>, and similar chips have been published in recent years by several groups <ref type="bibr" target="#b32">[33]</ref>- <ref type="bibr" target="#b34">[35]</ref>. An embedded memory of 1 Mb in a 65 nm process has been published <ref type="bibr" target="#b35">[36]</ref>.</p><p>Unlike flash memory, as well as several alternative nonvolatile memory technologies, STT-MTJs use programming voltages lesser or equal than logic voltages. Programming currents scale with the technology node <ref type="bibr" target="#b0">[1]</ref> and can range from mA to 10</p><p>. The most recent realization use structures where the magnetic layers magnetizations are perpendicular to the structure, which reduces programming current <ref type="bibr" target="#b36">[37]</ref>- <ref type="bibr" target="#b38">[39]</ref>. In <ref type="bibr" target="#b35">[36]</ref>, <ref type="bibr" target="#b36">[37]</ref>, for example, programming voltage is 0.6 V, programming current is 50 and programming time only 3 ns. Read and write circuits associated with STT-MTJs have been heavily developed in recent years. Advanced read circuits are sense amplifiers specially designed for STT-MTJs <ref type="bibr" target="#b35">[36]</ref>, <ref type="bibr" target="#b39">[40]</ref>. Advanced write circuits mitigate stochastic effects using self-enabled paradigm <ref type="bibr" target="#b1">[2]</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>III. EXAMPLE OF APPLICATION IN A NEUROMORPHIC SYSTEM</head></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>A. Architecture of the System</head><p>In this section, we validate by means of system-level simulations the use of stochastic STT-MTJs as synapses. For this, we adapted a scheme proposed elsewhere for Phase Change Memory <ref type="bibr" target="#b12">[13]</ref>, <ref type="bibr" target="#b40">[41]</ref> and Conductive Bridge RAM (CBRAM) <ref type="bibr" target="#b21">[22]</ref>, <ref type="bibr" target="#b22">[23]</ref>. The system implements a spiking neural network, capable of performing unsupervised learning through a simplified Spike Timing Dependent Plasticity (STDP) rule. Fig. <ref type="figure" target="#fig_2">3</ref> shows the basic architecture of the system.</p><p>CMOS input neurons present the input as asynchronous spikes, which may come directly from a neuromorphic sensor (e.g., DVS retina <ref type="bibr" target="#b41">[42]</ref>). The STT-MTJs are organized as a crossbar connecting input and output neurons. The simplest architecture is to use a passive crossbar (1R), which has also been proposed for memory applications <ref type="bibr" target="#b42">[43]</ref>. This scheme is extremely efficient in terms of area, and allows each input neuron to be connected to each output neuron by a single STT-MTJ. Unlike for memory operation, this architecture can here naturally be used with parallel read. This mitigates sneak path issues during read operations. In contrast, passive crossbar suffers from some sneak paths during programming, which use unnecessary energy, as discussed later. For this reason, this scheme can be adapted to selector devices (1T-1R structure). This loses, unfortunately, the compactness of the scheme. Detailed comparison between 1R and 1T-1R will be the subject of future work focused on circuit implementations using STT-MTJs as synapses.</p><p>In our system, when an input neuron spikes, it applies a brief read pulse to the crossbar, as illustrated in Fig. <ref type="figure" target="#fig_2">3(a)</ref>. This leads to currents that reach the different output neurons simultaneously. The output neurons, materialized as triangles in Fig. <ref type="figure" target="#fig_2">3</ref> maintain a constant voltage at their input (limiting sneak path on other STT-MTJs), while reading the current. This can be achieved using second-generation current conveyor designs <ref type="bibr" target="#b43">[44]</ref>. The current received by an output neuron depends on the state (P or AP) of the synapse connecting the input to this particular output. The output neurons provide two features.</p><p>• Using a sense-amplifier type circuit, the output neuron can determine if an input was received from a P or AP synapse. This circuit assumes that several inputs do not spike during a time smaller than the read pulse width. In the practical application that we studied (processing video data from a DVS retina), this situation does not arise. • The output neurons integrate the information received from their sense amplifier. Functionally, the output neurons implement leaky integrate-and-fire (LIF) spiking neurons, which may be implemented by analog or digital circuits <ref type="bibr" target="#b44">[45]</ref>- <ref type="bibr" target="#b48">[49]</ref>. By design choice, only the inputs coming from P synapses are integrated by the output neurons. Therefore, MTJs in the AP state act as synapses with a synaptic weight of zero, and MTJs in the P state act as synapses with a synaptic weight of one. When an output neuron spikes, it inhibits the other output neurons: their internal variable is reset to zero. In practice, this can be implemented by nearest-neighbor schemes like diffusor network <ref type="bibr" target="#b49">[50]</ref>. With this lateral inhibition, our architecture is reminiscent of a winner-takes-all neural network.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>B. Simplified STDP Rule</head><p>Additionally, when an output neuron spikes it applies a voltage pulse on the crossbar, that implements our learning rule inspired by STDP. STDP is a model for synaptic learning in the brain <ref type="bibr" target="#b50">[51]</ref>, <ref type="bibr" target="#b51">[52]</ref>. Many works have proposed to use memory devices to implement STDP <ref type="bibr" target="#b8">[9]</ref>, <ref type="bibr" target="#b10">[11]</ref>- <ref type="bibr" target="#b13">[14]</ref>, <ref type="bibr" target="#b43">[44]</ref>, <ref type="bibr" target="#b52">[53]</ref>- <ref type="bibr" target="#b56">[57]</ref>, usually involving sophisticated schemes. Here we use an extremely simplified version adapted to stochastic STT-MTJs.</p><p>This formulation of the STDP rule abstracts the biological model mainly by making two significant simplifications. First, STDP occurs only when an output neuron spikes, which differs from most STDP models, but is easier to implement with nanodevices as seen in <ref type="bibr" target="#b11">[12]</ref>, <ref type="bibr" target="#b12">[13]</ref>, <ref type="bibr" target="#b22">[23]</ref>, <ref type="bibr" target="#b57">[58]</ref>. In the field of neuroscience, a similar choice has been taken by Nessler et al. <ref type="bibr" target="#b58">[59]</ref>. They showed that in this condition, STDP can approximate the powerful machine learning algorithm of Expectation-Maximization. Second, our STDP rule is stochastic instead of deterministic: a STDP event has a probability to switch a nanodevice.</p><p>In practice, STDP steps act as the programming operations of the network and are presented in Fig. <ref type="figure" target="#fig_2">3(b)</ref>. When an output neuron spikes, the whole system enters a "programming" phase. The output neuron that spiked applies the voltage waveform <ref type="bibr" target="#b1">(2)</ref> to its row of the crossbar, while the inputs that were active in a recent time window apply an input pulse <ref type="bibr" target="#b0">(1)</ref>. The combination of these voltage pulses implements a simplified STDP rule: when an output neuron spikes, a STT-MTJ connected to it</p><p>• has a given probability of switching to the P state if its input neuron was active in a recent time window; • has a given probability of switching to the AP state if its input neuron was not active in the same time window. At the same time, the STT-MTJs connected to the other output neurons are either non-selected, or half-selected (i.e., the voltage applied to these devices is either 0 or</p><p>). According to the model of Section II, the switching probability of these devices is negligible.</p><p>This probabilistic rule is similar to the one that we proposed for CBRAM <ref type="bibr" target="#b21">[22]</ref>, <ref type="bibr" target="#b22">[23]</ref>. However, the voltage waveforms are simpler because of the symmetry in voltage between and switching in MTJs. The learning rule is also reminiscent of the simplified STDP proposed for computational neuroscience studies in <ref type="bibr" target="#b58">[59]</ref>, but in a binary and probabilistic version. As shown further, our simplified STDP allows a form of powerful unsupervised learning.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>C. Methodology for System-Level Simulations</head><p>To validate the use of STT-MTJs as synapses, we performed system-level simulations where STT-MTJs are modeled accurately according to the model of Section II. We used a specialized neuromorphic spiking neural network simulator developed in our lab. The simulation is time-step based and simulates CMOS circuits functionally. The simulator is designed for the possibility of including comprehensive physical models for the nanodevices and for their imperfections. This kind of simulation is much faster than SPICE simulation; for our test application, the simulation time was between 25 and 40 times the real time on a Xeon E5620 processor. This allows us to simulate practical applications, and to perform statistical studies (Monte Carlo simulations).</p><p>We based our simulations on a STT-MTJ device representative of a 45 nm technology. The STT-MTJs are ellipses with a width of 40 nm, a length of 100 nm and a free layer thickness of 2 nm. The tunnel magnetoresistance (TMR) is 150% (i.e.,</p><p>). The programming voltage in Fig. <ref type="figure" target="#fig_2">3</ref>(b) is varied between 0.3 V and 0.6 V, in order to study its impact on the system. Under the constraint of fixed switching probability, the programming pulses duration heavily depends on their amplitude . Thus, with the presented geometry and a switching probability of 10%, it ranges from 32.3 (with ) to 3.9 ns (with ). Concerning the reading pulses, the are 1 ns long and 0.1 V high, resulting in an insignificant probability of parasitic switching.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>D. Task Results for Car Detection</head><p>For our test application, we presented an 80 s video of cars passing on a freeway recorded with a neuromorphic retina <ref type="bibr" target="#b41">[42]</ref> (the video is freely available online <ref type="bibr" target="#b59">[60]</ref>). This retina, directly inspired by the human retina, works asynchronously and without frames, and generates spikes when the intensity of a pixel changes. Each pixel of the retina comes in two versions, sensitive to increase and decrease of pixel intensity, respectively.</p><p>Each input neuron of our system corresponds to one of the 32,768 pixels of the retina. The system has 20 output neurons and each of them is connected to every input pixel through a synapse made of a single STT-MTJ. We presented the video five times and observed that due to the simplified STDP learning rule, the output neurons naturally specialize on particular lanes and the system effectively becomes a vehicle counter.</p><p>The specialization of the output neurons is evident in Fig. <ref type="figure" target="#fig_3">4</ref>, which shows the final states of the STT-MTJs. The top image represents sample input: we plotted as white every input that spiked during a 30 ms period. The yellow dotted lines materialize the different lanes of the freeway. Every other image represents the final states of the STT-MTJs connected to one of the output neurons (white is P, black is AP). The output neurons are listed according to the lane to which they specialized. The number of output neurons specialized in a given lane is not uniform (lanes 1, 3 and 5 have five specialized output neurons, lane 2 three output neurons, and lanes 0 and 5 only one). This is determined by the number of cars passing on each lane, and the number of pixels activated by a car passing on each lane. In particular, fewer vehicles are passing on lanes 0 and 5 than on other lanes. Fig. <ref type="figure" target="#fig_4">5</ref> shows how a pattern emerges and stabilizes starting from uniform random distribution of synaptic states, in one of the output neurons. Originally, the STT-MTJ states are random.  After 33 s, the neuron has started to specialize in lane 4. After 114 s, the states of the STT-MTJs are stabilized.</p><p>Once the learning has been achieved, we can deactivate both lateral inhibition and the learning steps, causing the operation of the system to become very low power. Disabling lateral inhibition and learning is primarily motivated by pragmatic considerations in systems engineering, but also coupled at least loosely to biological models, such as top-down and attention-driven modulation mechanisms affecting the time course of neuronal coupling and synaptic plasticity. Disabling lateral inhibition slightly increases the detection rate of the system, allowing the system to react to two vehicles passing at the exact same time. Disabling learning decreases the power consumption of the system.</p><p>Once the system has learnt, it can also be switched OFF and ON without losing its function, since the state of STT-MTJs is nonvolatile.</p><p>To estimate the performance of the system on the car detection task, for each line, we chose the output neuron with the best detection rate. This operation can be done automatically by adding a second layer to the network as proposed in <ref type="bibr" target="#b60">[61]</ref>.</p><p>We first consider a situation where the devices are programmed in the intermediate current regime with a voltage , and where device variation is neglected.</p><p>The STDP programming pulse width is adjusted such that transitions from AP to P and P to the AP both have a probability of 10%.</p><p>If we interpret the system as a vehicle counter, the detection rate is 97.3% for the four inward lanes. Detection rate is 62% and 28% for the two outward lanes. The proportion of false positives among the output spikes is 4.7%.</p><p>If we do not stop learning and inhibition once the system is stable, the detection rate for the four inward lanes is sightly reduced to 94.6%, while the proportion of false positives is 5.0%.</p><p>The best result on the same dataset, using a neural network with double precision analog weight reports a detection rate of 98.1% and a proportion of false positives of 4.3% <ref type="bibr" target="#b60">[61]</ref>.</p><p>During the learning process, the power consumption for programming the STT-MTJs (excluding the power consumption of the CMOS neurons and of the rest of the system) is only 180 nW, therefore making low power operation possible. We show further that this figure depends tremendously on the chosen programming regime.</p><p>Sneak paths represent only a small fraction of the power consumption (8.4%). This is caused by the high parallelism of the STDP operation. However, the proportion of sneak path energy increases linearly with the number of output neurons. The overall power consumption is smaller than in the case of CBRAMs used for solving a similar task <ref type="bibr" target="#b22">[23]</ref> due to the low voltage operation and high speed of STT-MTJs in the probabilistic regime.</p><p>Interestingly, the performance of the system is only weakly dependent on the actual switching probability of STT-MTJs during learning. If we adjust the programming pulse so that transitions have a probability of 5% ( remaining 10%), the system detection rate for the four inward lanes drops to 86%.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>IV. IMPACT OF DEVICE PROPERTIES ON THE NEUROMORPHIC SYSTEM</head></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>A. Impact of Device Variations</head><p>In reality, device variations cause different STT-MTJs to have different probabilities of switching when being applied the same programming pulses. To evaluate the robustness of our approach to this issue, we performed Monte Carlo simulations.</p><p>Variations of the minimum and maximum resistances of the MTJs are considered. Since they affect the current that flow through the devices, this kind of variation has a dramatic effect on the probabilities of switching STT-MTJs when programming pulses are applied. This is illustrated in Fig. <ref type="figure" target="#fig_5">6</ref>. We introduce several levels of Gaussian variability on the resistance of the P state and on the TMR of 2000 STT-MTJs. The synaptic variability SV parameters, 5%, 10% or 25%, represent the relative standard deviation ( , one-sigma) of resistance of the P state and TMR.</p><p>This way of introducing variability is motivated by experimental realizations, which suggest that variations on the resistance of the P state and on the TMR are uncorrelated and have equivalent relative standard deviation <ref type="bibr" target="#b32">[33]</ref>, <ref type="bibr" target="#b33">[34]</ref>. In <ref type="bibr" target="#b32">[33]</ref>, <ref type="bibr" target="#b33">[34]</ref>, the SV parameter was found to be approximately 5%. The degree of variability that we are considering therefore corresponds . From top to bottom, synaptic variability SV is 5%, 10% and 25% of relative standard deviation (one-sigma) on resistance of the P state and TMR.</p><p>to extremely high level of variability, in terms of realistic technology.</p><p>The left subfigures of Fig. <ref type="figure" target="#fig_5">6</ref> represent histograms on the values of the resistances of the parallel and antiparallel states. The right subfigures are computed with the model of Section II and represent histograms of the switching probabilities of STT-MTJs, for programming pulses which have a 10% probability to program STT-MTJs when . Three histograms are superimposed in the low, intermediate and high current regimes. We see that the variability on the switching probabilities is exacerbated with regards to the variability on the resistance states. The variability on the switching probabilities is also considerably higher in the low programming current regime than in the intermediate and high current regimes.</p><p>When simulating the whole system, we observed spectacular tolerance of the system to device variation. We first consider the case where the STT-MTJs are programmed in the intermediate current regime. In Fig. <ref type="figure" target="#fig_6">7</ref>(a), we plotted detection rate and proportion of false positives as a function of synaptic variability in two situations: a situation where we did not stop STDP at the end of learning, and a situation where we stopped it. Without variability, the situation where learning is not stopped has a significantly reduced detection rate compared to when it is disabled. Up to 17% of of synaptic variability, no impact is seen on the detection rate in both situations, while as seen in Fig. <ref type="figure" target="#fig_5">6</ref>, the variability of switching probability is considerable. The degree of robustness is astonishing. When synaptic plasticity is increased above 17%, the detection rate drops sharply in the cases where learning and inhibition are disabled, and more gently in the case where they are not. The case where inhibition is not disabled is more robust, because in the presence of high device variation, some output neurons react preferentially. Inhibition limits their activity.  number of false positives starts to increase at a lower synaptic variability (13%) than the detection rate.</p><p>Finally, we have also considered transient variations of the properties of the STT-MTJs. We performed simulations where, every time a STT-MTJ is programmed, its device properties ( and TMR) are redrawn randomly with a synaptic variability of 10%. This constitutes an artificially high degree of variations since MTJs properties are experimentally stable from cycle to cycle. Nevertheless, in these conditions our system achieved the same detection rate and number of false positives as in the situation were the MTJs properties are stable.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>B. Impact of the Programming Regime</head><p>We have seen in Section II that STT-MTJs can be operated in different regimes (low, intermediate and high current). In this part, system level simulations allow us to understand the benefits and drawbacks of the different regimes when using STT-MTJs as synapses.</p><p>Without device variations, all regimes allow implementing the same switching probability, and thus lead to the same detection rate and proportion of false positives. However, the energy required to program the STT-MTJs differs significantly. In the intermediate current regime, with a programming voltage of 0.46 V, programming power is 180 nW. In the high current regime, with a programming voltage of 0.6 V, it reaches 200 nW. In the low current regime, with a programming voltage of 0.3 V, it reaches a higher 0.42 mW. In the presence of device variation, the programming regimes are nonequivalent. This is seen in the Monte Carlo simulations of Fig. <ref type="figure" target="#fig_8">8</ref>. In the intermediate and high current regimes, the detection rate is robust until a synaptic variability of 17%; it is robust until only 10% in the low current regimes. The number of false positives is robust up to 10% of device variability in the cases of intermediate and high programming current, while it increases as soon as there are device variations in the low programming current.</p><p>This contrast can be explained by the device physics of STT-MTJs. As seen in Section II, in the low current regime, the mean switching time of STT-MTJs has an exponential dependence on the current. In the presence of device variations, each STT-MTJ is programmed with a different current, and therefore has an extremely disparate switching probability. For intermediate and high programming currents, the mean switching time of STT-MTJs has a softer dependence on current than in the low programming current regime.</p><p>In summary, intermediate and high programming currents require much smaller programming power than the low programming current and have a better robustness to device variations. Since the intermediate programming current uses smaller voltages than the high programming current regime, STT-MTJs have a better reliability in this regime. The intermediate programming therefore appears as the ideal regime for synaptic use of STT-MTJs. This differs from traditional memory applications of STT-MTJs, where programming speed is the major con-cern and where the high programming current may be a better choice.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head>V. CONCLUSION</head><p>In this work, we interpreted magnetic tunnel junctions' behavior as a stochastic memristive synapse. The stochastic effects were modeled accurately using analytical physical equations. The mean switching time can be tuned over many decades, and STT-MTJs can be programmed in three different regimes. Low voltages are used for programming and are symmetric between positive and negative polarizations. We introduced a neural network-inspired system that can exploit this stochastic effect to perform unsupervised learning. The switching probabilities of the nanodevices do not need to be controlled perfectly, as the system is robust to device mismatch, which is evidenced by Monte Carlo simulations. The intermediate programming current regime minimizes energy consumption and leads to high robustness to device variations. This regime appears to be ideal for the use of STT-MTJs as synapses.</p><p>Future works will address the optimized circuits for using STT-MTJs as synapses, which might differ from the circuits used for using STT-MTJs as memory <ref type="bibr" target="#b61">[62]</ref>, and the physical realization of hybrid CMOS/stochastic synapse circuits. From a system point of view, the architecture should be advanced for demonstrating more complex applications.</p><p>This work also gives insight into a new way to use memristive nanodevices. Unpredictability caused by nanoscale physics is not necessarily an enemy but can become the foundation for efficient processing using novel computing paradigms.</p></div><figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_0"><head>Fig. 1 .</head><label>1</label><figDesc>Fig. 1. (a) Schematic illustrating the basic structure of an in-plane magnetic tunnel junction. (b) Symbols: Experimental measurements of probability of switching as a function of programming time, for different programming voltages [5], [29]. Lines: our analytical model.</figDesc><graphic coords="2,64.98,64.14,199.98,183.96" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_1"><head>Fig. 2 .</head><label>2</label><figDesc>Fig. 2. Mean switching time as a function of current density in a 45 nm technology STT-MTJ, simulated with our model for the transition. Blue line: our analytical model. Symbols: physical simulation based on Landau-Lifschitz-Gilbert-Slonczewski equation with thermal agitation.</figDesc><graphic coords="3,67.98,64.14,190.98,130.98" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_2"><head>Fig. 3 .</head><label>3</label><figDesc>Fig. 3. Schematization of the crossbar architecture (1R case) for the learning system. (a) Read operation, which occurs whenever an input neuron spikes. (b) STDP (write) operation which occurs when an output neuron spikes. Waveforms (1) and (2) are applied concurrently. Due to the stochastic nature of switching, in the presented example, only two STT-MTJs switch states.</figDesc><graphic coords="3,304.98,64.14,246.00,171.96" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_3"><head>Fig. 4 .</head><label>4</label><figDesc>Fig. 4. Representation of the final state of the MTJs. Every subimage represents one output neuron. The state of the MTJs is organized as the input pixels in the image. White is P, black is AP state.</figDesc><graphic coords="5,40.98,64.14,246.00,279.96" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_4"><head>Fig. 5 .</head><label>5</label><figDesc>Fig. 5. Evolution of the states of the MTJs connected to a one of the output neurons during the learning process, and plotted as in Fig. 4.</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_5"><head>Fig. 6 .</head><label>6</label><figDesc>Fig. 6. Histograms representing the values of P and AP states resistance (left subfigures) and switching probabilities (right subfigures) when synaptic variability is introduced. The switching probabilities are represented in the low, intermediate and high programming current regimes (obtained with , 0.4 V and 0.6 V, respectively). Switching probability is 10% in all cases for. From top to bottom, synaptic variability SV is 5%, 10% and 25% of relative standard deviation (one-sigma) on resistance of the P state and TMR.</figDesc><graphic coords="6,51.00,64.14,228.00,168.00" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_6"><head>Fig. 7 (</head><label>7</label><figDesc>b) shows the proportion of false positives in the same conditions as Fig. 7(a). Similar trends are seen, although the</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_7"><head>Fig. 7 .</head><label>7</label><figDesc>Fig. 7. (a) Detection rate and (b) proportion of false positives as a function of synaptic variability in a situation where learning is disabled at the end of the learning process (squares) or not (triangles). Every simulation was repeated ten times, the error bars represent one standard deviation.</figDesc><graphic coords="6,330.00,65.10,198.00,289.02" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_8"><head>Fig. 8 .</head><label>8</label><figDesc>Fig. 8. (a) Detection rate and (b) proportion of false positives as a function of synaptic variability with STT-MTJs programmed in the low (triangles), intermediate (squares) or high (circles) programming regimes. Learning and inhibition were disabled at the end of the learning process. Every simulation was repeated ten times, the error bars represent one standard deviation.</figDesc><graphic coords="7,63.00,67.14,202.02,286.98" type="bitmap" /></figure>
		</body>
		<back>

			<div type="acknowledgement">
<div xmlns="http://www.tei-c.org/ns/1.0"><head>ACKNOWLEDGMENT</head><p>The authors would like to thank T. Devolder, D. Ravelosona, P. Bessiere, J. Droulez, A. Mizrahi, D. Vodenicarevic, J. S. Friedman, and J. Grollier for fruitful discussions.</p></div>
			</div>


			<div type="funding">
<div xmlns="http://www.tei-c.org/ns/1.0"><p>This work was supported by the ANR COGNISPIN (ANR-13-JS03-0004-01), the FP7 ICT BAMBI (FP7-ICT-2013-C) projects, Laboratoire d'Excellence NanoSaclay, and the</p></div>
			</div>

			<div type="references">

				<listBibl>

<biblStruct xml:id="b0">
	<analytic>
		<title level="a" type="main">Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory</title>
		<author>
			<persName><forename type="first">Z</forename><surname>Diao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Ding</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Panchula</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L.-C</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Huai</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">J. Phys., Condensed Matter</title>
		<imprint>
			<biblScope unit="volume">19</biblScope>
			<biblScope unit="issue">16</biblScope>
			<biblScope unit="page">165209</biblScope>
			<date type="published" when="2007-04">Apr. 2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b1">
	<analytic>
		<title level="a" type="main">Self-enabled &quot;error-free&quot; switching circuit for spin transfer torque MRAM and logic</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Lakys</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">S</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Devolder</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-O</forename><surname>Klein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Ravelosona</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Chappert</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Magn</title>
		<imprint>
			<biblScope unit="volume">48</biblScope>
			<biblScope unit="issue">9</biblScope>
			<biblScope unit="page" from="2403" to="2406" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b2">
	<analytic>
		<title level="a" type="main">Electrical modeling of stochastic spin transfer torque writing in magnetic tunnel junctions for memory and logic applications</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Prenat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Devolder</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-O</forename><surname>Klein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Chappert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Dieny</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Ravelosona</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Magn</title>
		<imprint>
			<biblScope unit="volume">49</biblScope>
			<biblScope unit="issue">7</biblScope>
			<biblScope unit="page" from="4375" to="4378" />
			<date type="published" when="2013-07">Jul. 2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b3">
	<analytic>
		<title level="a" type="main">Spin-transfer pulse switching: From the dynamic to the thermally activated regime</title>
		<author>
			<persName><forename type="first">D</forename><surname>Bedau</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">Z</forename><surname>Sun</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">A</forename><surname>Katine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">E</forename><surname>Fullerton</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Mangin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">D</forename><surname>Kent</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Appl. Phys. Lett</title>
		<imprint>
			<biblScope unit="volume">97</biblScope>
			<biblScope unit="issue">26</biblScope>
			<biblScope unit="page" from="262" to="502" />
			<date type="published" when="2010-12">Dec. 2010</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b4">
	<analytic>
		<title level="a" type="main">Single-shot time-resolved measurements of nanosecond-scale spin-transfer induced switching: Stochastic versus deterministic aspects</title>
		<author>
			<persName><forename type="first">T</forename><surname>Devolder</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Hayakawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Ito</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Takahashi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Ikeda</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Crozat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Zerounian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-V</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Chappert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ohno</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Phys. Rev. Lett</title>
		<imprint>
			<biblScope unit="volume">100</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page">57206</biblScope>
			<date type="published" when="2008-02">Feb. 2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b5">
	<analytic>
		<title level="a" type="main">Memristive model of amoeba learning</title>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">V</forename><surname>Pershin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">La</forename><surname>Fontaine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">Di</forename><surname>Ventra</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Phys. Rev. E</title>
		<imprint>
			<biblScope unit="volume">80</biblScope>
			<biblScope unit="issue">2</biblScope>
			<biblScope unit="page">21926</biblScope>
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b6">
	<analytic>
		<title level="a" type="main">Programmable resistance switching in nanoscale two-terminal devices</title>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">H</forename><surname>Jo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K.-H</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Lu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nano Lett</title>
		<imprint>
			<biblScope unit="volume">9</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="496" to="500" />
			<date type="published" when="2009-01">Jan. 2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b7">
	<analytic>
		<title level="a" type="main">The missing memristor found</title>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">B</forename><surname>Strukov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">S</forename><surname>Snider</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">R</forename><surname>Stewart</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">S</forename><surname>Williams</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nature</title>
		<imprint>
			<biblScope unit="volume">453</biblScope>
			<biblScope unit="issue">7191</biblScope>
			<biblScope unit="page" from="80" to="83" />
			<date type="published" when="2008-05">May 2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b8">
	<analytic>
		<title level="a" type="main">Self-organized computation with unreliable, memristive nanodevices</title>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">S</forename><surname>Snider</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nanotechnol</title>
		<imprint>
			<biblScope unit="volume">18</biblScope>
			<biblScope unit="issue">36</biblScope>
			<biblScope unit="page">365202</biblScope>
			<date type="published" when="2007-09">Sep. 2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b9">
	<analytic>
		<title level="a" type="main">Spike-timing-dependent plasticity with weight dependence evoked from physical constraints</title>
		<author>
			<persName><forename type="first">S</forename><surname>Bamford</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Murray</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Willshaw</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Biomed. Circuits Syst</title>
		<imprint>
			<biblScope unit="volume">6</biblScope>
			<biblScope unit="issue">4</biblScope>
			<biblScope unit="page" from="385" to="398" />
			<date type="published" when="2012-08">Aug. 2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b10">
	<analytic>
		<title level="a" type="main">Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device</title>
		<author>
			<persName><forename type="first">K</forename><surname>Seo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Jung</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Jo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Shin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">P</forename><surname>Biju</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Kong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Hwang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nanotechnol</title>
		<imprint>
			<biblScope unit="volume">22</biblScope>
			<biblScope unit="issue">25</biblScope>
			<biblScope unit="page">254023</biblScope>
			<date type="published" when="2011-06">Jun. 2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b11">
	<analytic>
		<title level="a" type="main">Simulation of a memristorbased spiking neural network immune to device variations</title>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. Int. Joint Conf. Neural Networks</title>
		<meeting>Int. Joint Conf. Neural Networks</meeting>
		<imprint>
			<date type="published" when="2011">2011</date>
			<biblScope unit="page" from="1775" to="1781" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b12">
	<analytic>
		<title level="a" type="main">Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction</title>
		<author>
			<persName><forename type="first">M</forename><surname>Suri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Cueto</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Perniola</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Sousa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Vuillaume</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Desalvo</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Int. Electron Devices Meeting</title>
		<meeting>IEEE Int. Electron Devices Meeting</meeting>
		<imprint>
			<date type="published" when="2011-12">Dec. 2011</date>
			<biblScope unit="page" from="4" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b13">
	<analytic>
		<title level="a" type="main">An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation</title>
		<author>
			<persName><forename type="first">S</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Jeyasingh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Kuzum</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><forename type="middle">P</forename><surname>Wong</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Electron Devices</title>
		<imprint>
			<biblScope unit="volume">58</biblScope>
			<biblScope unit="issue">8</biblScope>
			<biblScope unit="page" from="2729" to="2737" />
			<date type="published" when="2011-08">Aug. 2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b14">
	<analytic>
		<title level="a" type="main">Material memristive device circuits with synaptic plasticity: Learning and memory</title>
		<author>
			<persName><forename type="first">V</forename><surname>Erokhin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Berzina</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Camorani</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Smerieri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Vavoulis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Feng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">P</forename><surname>Fontana</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">BioNanoSci</title>
		<imprint>
			<biblScope unit="volume">1</biblScope>
			<biblScope unit="issue">1-2</biblScope>
			<biblScope unit="page" from="24" to="30" />
			<date type="published" when="2011-04">Apr. 2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b15">
	<analytic>
		<title level="a" type="main">A ferroelectric memristor</title>
		<author>
			<persName><forename type="first">A</forename><surname>Chanthbouala</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Garcia</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">O</forename><surname>Cherifi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Bouzehouane</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Fusil</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Moya</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Xavier</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Yamada</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Deranlot</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">D</forename><surname>Mathur</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Bibes</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Barthélémy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Grollier</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nature Mater</title>
		<imprint>
			<biblScope unit="volume">11</biblScope>
			<biblScope unit="issue">10</biblScope>
			<biblScope unit="page" from="860" to="864" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b16">
	<analytic>
		<title level="a" type="main">Integration of nanoscale memristor synapses in neuromorphic computing architectures</title>
		<author>
			<persName><forename type="first">G</forename><surname>Indiveri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Linares-Barranco</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Legenstein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Deligeorgis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Prodromakis</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nanotechnol</title>
		<imprint>
			<biblScope unit="volume">24</biblScope>
			<biblScope unit="issue">38</biblScope>
			<biblScope unit="page">384010</biblScope>
			<date type="published" when="2013-09">Sep. 2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b17">
	<analytic>
		<title level="a" type="main">Spin-based neuron model with domain-wall magnets as synapse</title>
		<author>
			<persName><forename type="first">M</forename><surname>Sharad</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Augustine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Panagopoulos</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Roy</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Nanotechnol</title>
		<imprint>
			<biblScope unit="volume">11</biblScope>
			<biblScope unit="issue">4</biblScope>
			<biblScope unit="page" from="843" to="853" />
			<date type="published" when="2012-07">Jul. 2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b18">
	<analytic>
		<title level="a" type="main">Robust learning approach for neuro-inspired nanoscale crossbar architecture</title>
		<author>
			<persName><forename type="first">D</forename><surname>Chabi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-O</forename><surname>Klein</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">J. Emerg. Technol. Comput. Syst</title>
		<imprint>
			<biblScope unit="volume">10</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="1" to="5" />
			<date type="published" when="2014-01">Jan. 2014</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b19">
	<monogr>
		<title level="m" type="main">Highly Scalable Neuromorphic Hardware with 1-bit Stochastic Nano-Synapses, arXiv e-print 1309</title>
		<author>
			<persName><forename type="first">O</forename><surname>Kavehei</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2013-09">Sep. 2013</date>
			<biblScope unit="volume">6419</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b20">
	<analytic>
		<title level="a" type="main">Plasticity in memristive devices for spiking neural networks</title>
		<author>
			<persName><forename type="first">S</forename><surname>Saïghi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">G</forename><surname>Mayr</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Serrano-Gotarredona</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Schmidt</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Lecerf</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Tomas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Grollier</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Boyn</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">F</forename><surname>Vincent</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>La</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Barbera</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Alibart</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Vuillaume</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Gamrat</surname></persName>
		</author>
		<author>
			<persName><surname>Linares-Barranco</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Front. Neurosci</title>
		<imprint>
			<biblScope unit="volume">9</biblScope>
			<biblScope unit="page">51</biblScope>
			<date type="published" when="2015">2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b21">
	<analytic>
		<title level="a" type="main">CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (cochlea) and visual (retina) cognitive processing applications</title>
		<author>
			<persName><forename type="first">M</forename><surname>Suri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Palma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Vianello</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Vuillaume</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Desalvo</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEDM Tech. Dig</title>
		<imprint>
			<biblScope unit="page" from="10" to="13" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b22">
	<analytic>
		<title level="a" type="main">Bio-inspired stochastic computing using binary CBRAM synapses</title>
		<author>
			<persName><forename type="first">M</forename><surname>Suri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Palma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Vianello</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Vuillaume</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Desalvo</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Electron Devices</title>
		<imprint>
			<biblScope unit="volume">60</biblScope>
			<biblScope unit="issue">7</biblScope>
			<biblScope unit="page" from="2402" to="2409" />
			<date type="published" when="2013">2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b23">
	<analytic>
		<title level="a" type="main">Stochastic memristive devices for computing and neuromorphic applications</title>
		<author>
			<persName><forename type="first">S</forename><surname>Gaba</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Sheridan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Choi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Lu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nanoscale</title>
		<imprint>
			<biblScope unit="volume">5</biblScope>
			<biblScope unit="issue">13</biblScope>
			<biblScope unit="page" from="5872" to="5878" />
			<date type="published" when="2013-06">Jun. 2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b24">
	<analytic>
		<title level="a" type="main">Defect-tolerant nanoelectronic pattern classifiers</title>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">H</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">K</forename><surname>Likharev</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Int. J. Circuit Theory Appl</title>
		<imprint>
			<biblScope unit="volume">35</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="239" to="264" />
			<date type="published" when="2007-05">May 2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b25">
	<analytic>
		<title level="a" type="main">Convergence of stochastic learning in perceptrons with binary synapses</title>
		<author>
			<persName><forename type="first">W</forename><surname>Senn</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Fusi</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Phys. Rev. E</title>
		<imprint>
			<biblScope unit="volume">71</biblScope>
			<biblScope unit="issue">6</biblScope>
			<biblScope unit="page">61907</biblScope>
			<date type="published" when="2005-06">Jun. 2005</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b26">
	<analytic>
		<title level="a" type="main">Functional abilities of a stochastic logic neural network</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Kondo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Sawada</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Neural Netw</title>
		<imprint>
			<biblScope unit="volume">3</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="434" to="443" />
			<date type="published" when="1992-05">May 1992</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b27">
	<analytic>
		<title level="a" type="main">Spin-transfer torque magnetic memory as a stochastic memristive synapse</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">F</forename><surname>Vincent</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Larroque</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">S</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Ben Romdhane</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-O</forename><surname>Klein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Galdin-Retailleau</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Int. Symp. Circuits and Systems</title>
		<meeting>IEEE Int. Symp. Circuits and Systems</meeting>
		<imprint>
			<date type="published" when="2014-06">Jun. 2014</date>
			<biblScope unit="page" from="1074" to="1077" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b28">
	<analytic>
		<title level="a" type="main">Precessional spin-transfer switching in a magnetic tunnel junction with a synthetic antiferromagnetic perpendicular polarizer</title>
		<author>
			<persName><forename type="first">M</forename><surname>Marins De Castro</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">C</forename><surname>Sousa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Bandiera</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Ducruet</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Chavent</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Auffret</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Papusoi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><forename type="middle">L</forename><surname>Prejbeanu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Portemont</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Vila</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Ebels</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Rodmacq</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Dieny</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">J. Appl. Phys</title>
		<imprint>
			<biblScope unit="volume">111</biblScope>
			<biblScope unit="issue">7</biblScope>
			<biblScope unit="page" from="07C" to="912" />
			<date type="published" when="2012-03">Mar. 2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b29">
	<analytic>
		<title level="a" type="main">Analytical macrospin modeling of the stochastic switching time of spin-transfer torque devices</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">F</forename><surname>Vincent</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Locatelli</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-O</forename><surname>Klein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">S</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Galdin-Retailleau</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Electron Devices</title>
		<imprint>
			<biblScope unit="volume">62</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="164" to="170" />
			<date type="published" when="2015-01">Jan. 2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b30">
	<analytic>
		<title level="a" type="main">A fully functional 64 Mb DDR3 ST-MRAM built on 90 nm CMOS technology</title>
		<author>
			<persName><forename type="first">N</forename><surname>Rizzo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Houssameddine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Janesky</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Whig</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Mancoff</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Schneider</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Deherrera</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Sun</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Nagel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Deshpande</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Magn</title>
		<imprint>
			<biblScope unit="volume">49</biblScope>
			<biblScope unit="issue">7</biblScope>
			<biblScope unit="page" from="4441" to="4446" />
			<date type="published" when="2013">2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b31">
	<analytic>
		<title level="a" type="main">St-MRAM fundamentals, challenges, applications</title>
		<author>
			<persName><forename type="first">T</forename><surname>Andre</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Alam</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Gogl</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Subramanian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Meadows</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Rizzo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Janesky</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Houssameddine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Slaughter</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Custom Integrated Circuits Conf</title>
		<meeting>IEEE Custom Integrated Circuits Conf</meeting>
		<imprint>
			<date type="published" when="2013-09">Sep. 2013</date>
			<biblScope unit="page" from="1" to="8" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b32">
	<analytic>
		<title level="a" type="main">A statistical study of magnetic tunnel junctions for high-density spin torque transfer-MRAM (STT-MRAM)</title>
		<author>
			<persName><forename type="first">R</forename><surname>Beach</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Min</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Horng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Sherman</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Le</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Young</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Kula</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Zhong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Xiao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Zhong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Kan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Yuan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Tong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Chien</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Torng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Tang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Assefa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Qazi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Debrosse</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Gaidis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Kanakasabapathy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Nowak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>O'sullivan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Maffitt</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Sun</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Gallagher</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Int. Electron Devices Meeting</title>
		<meeting>IEEE Int. Electron Devices Meeting</meeting>
		<imprint>
			<date type="published" when="2008-12">Dec. 2008</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b33">
	<analytic>
		<title level="a" type="main">Switching distributions and write reliability of perpendicular spin torque MRAM</title>
		<author>
			<persName><forename type="first">D</forename><surname>Worledge</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Hu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Trouilloud</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Abraham</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Brown</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Gaidis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Nowak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>O'sullivan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Robertazzi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Sun</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Int. Electron Devices Meeting</title>
		<meeting>IEEE Int. Electron Devices Meeting</meeting>
		<imprint>
			<date type="published" when="2010">2010</date>
			<biblScope unit="page" from="12" to="15" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b34">
	<analytic>
		<title level="a" type="main">Fully integrated 54 nm STT-RAM with the smallest bit cell dimension for high density memory application</title>
		<author>
			<persName><forename type="first">S</forename><surname>Chung</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K.-M</forename><surname>Rho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-D</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-J</forename><surname>Suh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D.-J</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-H</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-M</forename><surname>Hwang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-M</forename><surname>Hwang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Int. Electron Devices Meeting</title>
		<meeting>IEEE Int. Electron Devices Meeting</meeting>
		<imprint>
			<date type="published" when="2010">2010</date>
			<biblScope unit="page" from="12" to="17" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b35">
	<analytic>
		<title level="a" type="main">A 250-mhz 256b-i/o 1-mb STT-MRAM with advanced perpendicular mtj based dual cell for nonvolatile magnetic caches to reduce active power of processors</title>
		<author>
			<persName><forename type="first">H</forename><surname>Noguchi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Kushida</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Ikegami</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Abe</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Kitagawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Kashiwada</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Kamata</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Kawasumi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Hara</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Fujita</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. Symp. VLSI Technology</title>
		<meeting>Symp. VLSI Technology</meeting>
		<imprint>
			<date type="published" when="2013-06">Jun. 2013</date>
			<biblScope unit="page" from="108" to="C109" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b36">
	<analytic>
		<title level="a" type="main">Impact of ultra low power and fast write operation of advanced perpendicular mtj on power reduction for high-performance mobile cpu</title>
		<author>
			<persName><forename type="first">E</forename><surname>Kitagawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Fujita</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Nomura</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Noguchi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Abe</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Ikegami</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Daibou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Kato</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Kamata</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Kashiwada</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Shimomura</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Ito</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Yoda</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Int. Electron Devices Meeting</title>
		<meeting>IEEE Int. Electron Devices Meeting</meeting>
		<imprint>
			<date type="published" when="2012-12">Dec. 2012</date>
			<biblScope unit="page" from="29" to="33" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b37">
	<analytic>
		<title level="a" type="main">Verification on the extreme scalability of STT-MRAM without loss of thermal stability below 15 nm mtj cell</title>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">H</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Lim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Pi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Kang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Yoon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Oh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Jeong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nam</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Kang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Jung</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. Symp. VLSI Technology</title>
		<meeting>Symp. VLSI Technology</meeting>
		<imprint>
			<date type="published" when="2014-06">Jun. 2014</date>
			<biblScope unit="page" from="1" to="2" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b38">
	<analytic>
		<title level="a" type="main">Perpendicular spin transfer torque magnetic random access memories with high spin torque efficiency and thermal stability for embedded applications (invited)</title>
		<author>
			<persName><forename type="first">L</forename><surname>Thomas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Jan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-J</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Le</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R.-Y</forename><surname>Tong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Pi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-J</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Shen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>He</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Haq</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Teng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Lam</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Zhong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Torng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-K</forename><surname>Wang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">J. Appl. Phys</title>
		<imprint>
			<biblScope unit="volume">115</biblScope>
			<biblScope unit="issue">17</biblScope>
			<date type="published" when="2014">2014</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b39">
	<analytic>
		<title level="a" type="main">High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits</title>
		<author>
			<persName><forename type="first">W</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Chappert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Javerliac</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-P</forename><surname>Noziere</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Magn</title>
		<imprint>
			<biblScope unit="volume">45</biblScope>
			<biblScope unit="issue">10</biblScope>
			<biblScope unit="page" from="3784" to="3787" />
			<date type="published" when="2009-10">Oct. 2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b40">
	<analytic>
		<title level="a" type="main">Visual pattern extraction using energy-efficient &quot;2-PCM synapse&quot; neuromorphic architecture</title>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Suri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Vuillaume</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Desalvo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Electron Devices</title>
		<imprint>
			<biblScope unit="volume">59</biblScope>
			<biblScope unit="issue">8</biblScope>
			<biblScope unit="page" from="2206" to="2214" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b41">
	<analytic>
		<title level="a" type="main">A 128x 128 120 dB 15 mus latency asynchronous temporal contrast vision sensor</title>
		<author>
			<persName><forename type="first">P</forename><surname>Lichtsteiner</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Posch</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Delbruck</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE J. Solid-State Circuits</title>
		<imprint>
			<biblScope unit="volume">43</biblScope>
			<biblScope unit="issue">2</biblScope>
			<biblScope unit="page" from="566" to="576" />
			<date type="published" when="2008">2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b42">
	<analytic>
		<title level="a" type="main">Cross-point architecture for spin-transfer torque magnetic random access memory</title>
		<author>
			<persName><forename type="first">W</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Chaudhuri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Accoto</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-O</forename><surname>Klein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Chappert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Mazoyer</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Nanotechnol</title>
		<imprint>
			<biblScope unit="volume">11</biblScope>
			<biblScope unit="issue">5</biblScope>
			<biblScope unit="page" from="907" to="917" />
			<date type="published" when="2012-09">Sep. 2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b43">
	<analytic>
		<title level="a" type="main">Excitatory and inhibitory memristive synapses for spiking neural networks</title>
		<author>
			<persName><forename type="first">G</forename><surname>Lecerf</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Tomas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Saighi</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Int. Symp. Circuits and Systems</title>
		<meeting>IEEE Int. Symp. Circuits and Systems</meeting>
		<imprint>
			<date type="published" when="2013">2013</date>
			<biblScope unit="page" from="1616" to="1619" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b44">
	<analytic>
		<title level="a" type="main">Neuromorphic silicon neuron circuits</title>
		<author>
			<persName><forename type="first">G</forename><surname>Indiveri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Linares-Barranco</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">J</forename><surname>Hamilton</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Etienne-Cummings</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Delbruck</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-C</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Häfliger</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Renaud</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Schemmel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Cauwenberghs</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Arthur</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Saighi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Wijekoon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Boahen</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Front. Neuromorphic Eng</title>
		<imprint>
			<biblScope unit="volume">5</biblScope>
			<biblScope unit="page">73</biblScope>
			<date type="published" when="2011">2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b45">
	<analytic>
		<title level="a" type="main">A million spiking-neuron integrated circuit with a scalable communication network and interface</title>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">A</forename><surname>Merolla</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">V</forename><surname>Arthur</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Alvarez-Icaza</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">S</forename><surname>Cassidy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Sawada</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Akopyan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">L</forename><surname>Jackson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Imam</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Guo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Nakamura</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Brezzo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Vo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Esser</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Appuswamy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Taba</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Amir</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">D</forename><surname>Flickner</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">P</forename><surname>Risk</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Manohar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">S</forename><surname>Modha</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Science</title>
		<imprint>
			<biblScope unit="volume">345</biblScope>
			<biblScope unit="issue">6197</biblScope>
			<biblScope unit="page" from="668" to="673" />
			<date type="published" when="2014-08">Aug. 2014</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b46">
	<analytic>
		<title level="a" type="main">A library of analog operators based on the hodgkin-huxley formalism for the design of tunable, real-time, silicon neurons</title>
		<author>
			<persName><forename type="first">S</forename><surname>Saighi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Bornat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Tomas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">Le</forename><surname>Masson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Renaud</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Biomed. Circuits Syst</title>
		<imprint>
			<biblScope unit="volume">5</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="3" to="19" />
			<date type="published" when="2011-02">Feb. 2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b47">
	<analytic>
		<title level="a" type="main">Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI</title>
		<author>
			<persName><forename type="first">S</forename><surname>Mitra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Fusi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Indiveri</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Biomed. Circuits Syst</title>
		<imprint>
			<biblScope unit="volume">3</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="32" to="42" />
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b48">
	<analytic>
		<title level="a" type="main">Active processing of spatio-temporal input patterns in silicon dendrites</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-C</forename><surname>Liu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Biomed. Circuits Syst</title>
		<imprint>
			<biblScope unit="volume">7</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="307" to="318" />
			<date type="published" when="2013-06">Jun. 2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b49">
	<analytic>
		<title level="a" type="main">Learning in silicon: Timing is everything</title>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">V</forename><surname>Arthur</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">A</forename><surname>Boahen</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Adv. Neural Inf. Process. Syst</title>
		<imprint>
			<biblScope unit="volume">18</biblScope>
			<biblScope unit="page" from="281" to="1185" />
			<date type="published" when="2006">2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b50">
	<analytic>
		<title level="a" type="main">Regulation of synaptic efficacy by coincidence of postsynaptic APs and EPSPs</title>
		<author>
			<persName><forename type="first">H</forename><surname>Markram</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Lubke</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Frotscher</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Sakmann</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Science</title>
		<imprint>
			<biblScope unit="volume">275</biblScope>
			<biblScope unit="issue">5297</biblScope>
			<biblScope unit="page" from="213" to="215" />
			<date type="published" when="1997-01">Jan. 1997</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b51">
	<analytic>
		<title level="a" type="main">Synaptic modification by correlated activity: Hebb&apos;s postulate revisited</title>
		<author>
			<persName><forename type="first">G.-Q</forename><surname>Bi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M.-M</forename><surname>Poo</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Annu. Rev. Neurosci</title>
		<imprint>
			<biblScope unit="volume">24</biblScope>
			<biblScope unit="issue">1</biblScope>
			<biblScope unit="page" from="139" to="166" />
			<date type="published" when="2001-03">Mar. 2001</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b52">
	<analytic>
		<title level="a" type="main">Spike-timing-dependent learning in memristive nanodevices</title>
		<author>
			<persName><forename type="first">G</forename><surname>Snider</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Int. Symp. Nanoscale Architectures</title>
		<meeting>IEEE Int. Symp. Nanoscale Architectures</meeting>
		<imprint>
			<date type="published" when="2008">2008</date>
			<biblScope unit="page" from="85" to="92" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b53">
	<analytic>
		<title level="a" type="main">Exploiting memristance in adaptive asynchronous spiking neuromorphic nanotechnology systems</title>
		<author>
			<persName><forename type="first">B</forename><surname>Linares-Barranco</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Serrano-Gotarredona</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. IEEE Conf</title>
		<meeting>IEEE Conf</meeting>
		<imprint>
			<date type="published" when="2009">2009</date>
			<biblScope unit="page" from="601" to="604" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b54">
	<analytic>
		<title level="a" type="main">Nanoscale memristor device as synapse in neuromorphic systems</title>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">H</forename><surname>Jo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Ebong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">B</forename><surname>Bhadviya</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Mazumder</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Lu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nano Lett</title>
		<imprint>
			<biblScope unit="volume">10</biblScope>
			<biblScope unit="issue">4</biblScope>
			<biblScope unit="page" from="1297" to="1301" />
			<date type="published" when="2010-04">Apr. 2010</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b55">
	<analytic>
		<title level="a" type="main">A memristive nanoparticle/ organic hybrid synapstor for neuroinspired computing</title>
		<author>
			<persName><forename type="first">F</forename><surname>Alibart</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Pleutin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Serrano-Gotarredona</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Linares-Barranco</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Vuillaume</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Adv. Function. Mater</title>
		<imprint>
			<biblScope unit="volume">22</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="609" to="616" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b56">
	<analytic>
		<title level="a" type="main">Implementation of biologically plausible spiking neural network models on the memristor crossbarbased CMOS/nano circuits</title>
		<author>
			<persName><forename type="first">A</forename><surname>Afifi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Ayatollahi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Raissi</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. Eur. Conf. Circuit Theory and Design</title>
		<meeting>Eur. Conf. Circuit Theory and Design</meeting>
		<imprint>
			<date type="published" when="2009">2009</date>
			<biblScope unit="page" from="563" to="566" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b57">
	<analytic>
		<title level="a" type="main">Immunity to device variations in a spiking neural network with memristive nanodevices</title>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Dollfus</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Trans. Nanotechnol</title>
		<imprint>
			<biblScope unit="volume">12</biblScope>
			<biblScope unit="issue">3</biblScope>
			<biblScope unit="page" from="288" to="295" />
			<date type="published" when="2013">2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b58">
	<analytic>
		<title level="a" type="main">Bayesian computation emerges in generic cortical microcircuits through spike-timing-dependent plasticity</title>
		<author>
			<persName><forename type="first">B</forename><surname>Nessler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Pfeiffer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Buesing</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Maass</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">PLoS Computat. Biol</title>
		<imprint>
			<biblScope unit="volume">9</biblScope>
			<biblScope unit="issue">4</biblScope>
			<date type="published" when="2013-04">Apr. 2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b59">
	<monogr>
		<title/>
		<author>
			<persName><surname>Online</surname></persName>
		</author>
		<ptr target="http://sourceforge.net/p/jaer/wiki/AERdata/" />
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b60">
	<analytic>
		<title level="a" type="main">Extraction of temporally correlated features from dynamic vision sensors with spike-timing-dependent plasticity</title>
		<author>
			<persName><forename type="first">O</forename><surname>Bichler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">J</forename><surname>Thorpe</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-P</forename><surname>Bourgoin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gamrat</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Neural Netw</title>
		<imprint>
			<biblScope unit="volume">32</biblScope>
			<biblScope unit="page" from="339" to="348" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b61">
	<analytic>
		<title level="a" type="main">Spintronics for low-power computing</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-O</forename><surname>Klein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Kang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Querlioz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Ravelosona</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Chappert</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proc. Design, Automation and Test in Europe Conf. and Exhib</title>
		<meeting>Design, Automation and Test in Europe Conf. and Exhib</meeting>
		<imprint>
			<date type="published" when="2014-03">Mar. 2014</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

				</listBibl>
			</div>
		</back>
	</text>
</TEI>
