// Seed: 2667760177
module module_0 #(
    parameter id_3 = 32'd26
) (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   _id_3,
    input  wor   id_4,
    output uwire id_5
    , id_7
);
  logic [7:0] id_8;
  ;
  assign id_0 = {id_8};
  logic id_9;
  reg   id_10;
  logic id_11;
  assign id_10 = id_10;
  wire id_12;
  always id_10 = ~1;
  logic id_13;
  final id_9 = id_8;
  assign id_0 = 1;
  parameter id_14 = 1;
  if (1'b0) assign id_8[id_3] = id_14;
endmodule
module module_1 #(
    parameter id_6 = 32'd53
) (
    output supply0 id_0,
    input logic id_1,
    input supply1 id_2,
    output logic id_3,
    input tri0 id_4
);
  parameter id_6 = 1;
  wire [1 : id_6] id_7, id_8;
  id_9 :
  assert property (@(-1 - -1'b0 or posedge id_4 or posedge (-1'b0) or -1) ~id_8) $signed(id_6);
  ;
  logic [7:0][-1] id_10;
  for (id_11 = -1; -1 / -1; id_3 = id_10 == id_1) wor id_12;
  logic id_13 = id_4, id_14;
  assign id_10 = 1 || 1;
  assign id_3  = -1;
  always begin : LABEL_0
    id_14 <= -1;
  end
  localparam id_15 = id_6;
  for (id_16 = id_13.id_1; -1 ? 1'h0 : 1; id_3 = "") assign id_12 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_6,
      id_4,
      id_0
  );
  assign id_10 = id_11;
  assign id_3  = id_11;
  parameter id_17 = -1;
  logic id_18;
  ;
  wire id_19;
  parameter id_20 = id_17;
  assign id_12 = id_15;
  wire id_21;
endmodule
