Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Feb  1 10:12:55 2023
| Host              : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file timing.postsynth.rpt -nworst 10
| Design            : top_level
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.25 05-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 260 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1394 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.236        0.000                      0                  818       -0.143      -47.972                    722                  818        4.458        0.000                       0                  1396  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
clk_p                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.237        0.000                      0                  818       -0.075      -15.968                    363                  818        4.458        0.000                       0                  1395  
clk_p                                                                                                                                                                     4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.236        0.000                      0                  818       -0.075      -15.968                    363                  818        4.458        0.000                       0                  1395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.236        0.000                      0                  818       -0.143      -47.972                    722                  818  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.236        0.000                      0                  818       -0.143      -47.972                    722                  818  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929                clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
Hold  :          363  Failing Endpoints,  Worst Slack       -0.075ns,  Total Violation      -15.968ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[2].bb/clk
                         RAMB36E2                                     r  bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[2].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[2].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[2].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[2].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[2].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[2].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[2].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[2].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[2].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[2].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[2].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[2].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[2].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[2].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[2].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[2].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[2].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[2].bb/read_data_from_sram_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[17]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[2].bb/clk
                         RAMB36E2                                     r  bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[2].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[2].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[2].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[2].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[2].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[2].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[2].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[2].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[2].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[2].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[2].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[2].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[2].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[2].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[2].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[2].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[2].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[2].bb/read_data_from_sram_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[17]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[0].bb/clk
                         RAMB36E2                                     r  bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[0].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[0].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[0].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[0].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[0].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[0].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[0].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[0].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[0].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[0].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[0].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[0].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[0].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[0].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[0].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[0].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[0].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[0].bb/read_data_from_sram_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[1]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[0].bb/clk
                         RAMB36E2                                     r  bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[0].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[0].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[0].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[0].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[0].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[0].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[0].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[0].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[0].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[0].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[0].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[0].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[0].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[0].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[0].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[0].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[0].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[0].bb/read_data_from_sram_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[1]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[3].bb/clk
                         RAMB36E2                                     r  bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[3].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[3].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[3].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[3].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[3].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[3].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[3].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[3].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[3].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[3].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[3].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[3].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[3].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[3].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[3].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[3].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[3].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[3].bb/read_data_from_sram_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[25]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[3].bb/clk
                         RAMB36E2                                     r  bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[3].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[3].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[3].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[3].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[3].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[3].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[3].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[3].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[3].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[3].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[3].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[3].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[3].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[3].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[3].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[3].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[3].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[3].bb/read_data_from_sram_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[25]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[4].bb/clk
                         RAMB36E2                                     r  bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[4].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[4].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[4].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[4].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[4].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[4].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[4].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[4].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[4].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[4].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[4].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[4].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[4].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[4].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[4].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[4].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[4].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[4].bb/read_data_from_sram_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[33]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[4].bb/clk
                         RAMB36E2                                     r  bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[4].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[4].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[4].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[4].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[4].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[4].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[4].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[4].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[4].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[4].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[4].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[4].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[4].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[4].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[4].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[4].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[4].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[4].bb/read_data_from_sram_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[33]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[6].bb/clk
                         RAMB36E2                                     r  bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[6].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[6].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[6].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[6].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[6].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[6].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[6].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[6].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[6].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[6].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[6].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[6].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[6].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[6].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[6].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[6].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[6].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[6].bb/read_data_from_sram_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[49]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[6].bb/clk
                         RAMB36E2                                     r  bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[6].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[6].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[6].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[6].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[6].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[6].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[6].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[6].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[6].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[6].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[6].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[6].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[6].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[6].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[6].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[6].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[6].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[6].bb/read_data_from_sram_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[49]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.067    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 r  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 f  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 r  debug_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 f  debug_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 r  serial_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    serial_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 f  serial_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    serial_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 r  serial_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    serial_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 f  serial_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         f  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    serial_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/Q
                         net (fo=4, unplaced)         0.052     2.259    debug_uart/baseInst/baseInst/ur/bitCount_reg[2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     2.273 r  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.289    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/Q
                         net (fo=4, unplaced)         0.052     2.259    debug_uart/baseInst/baseInst/ur/bitCount_reg[2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     2.273 f  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.289    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645                bram/bbGen[0].bb/mem_array_reg_bram_42/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bram/bbGen[0].bb/mem_array_reg_bram_42/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bram/bbGen[0].bb/mem_array_reg_bram_42/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929                clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.236ns,  Total Violation        0.000ns
Hold  :          363  Failing Endpoints,  Worst Slack       -0.075ns,  Total Violation      -15.968ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[2].bb/clk
                         RAMB36E2                                     r  bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[2].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[2].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[2].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[2].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[2].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[2].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[2].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[2].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[2].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[2].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[2].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[2].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[2].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[2].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[2].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[2].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[2].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[2].bb/read_data_from_sram_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[17]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[2].bb/clk
                         RAMB36E2                                     r  bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[2].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[2].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[2].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[2].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[2].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[2].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[2].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[2].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[2].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[2].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[2].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[2].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[2].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[2].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[2].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[2].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[2].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[2].bb/read_data_from_sram_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[17]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[0].bb/clk
                         RAMB36E2                                     r  bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[0].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[0].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[0].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[0].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[0].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[0].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[0].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[0].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[0].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[0].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[0].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[0].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[0].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[0].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[0].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[0].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[0].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[0].bb/read_data_from_sram_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[1]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[0].bb/clk
                         RAMB36E2                                     r  bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[0].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[0].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[0].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[0].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[0].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[0].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[0].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[0].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[0].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[0].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[0].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[0].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[0].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[0].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[0].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[0].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[0].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[0].bb/read_data_from_sram_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[1]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[3].bb/clk
                         RAMB36E2                                     r  bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[3].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[3].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[3].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[3].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[3].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[3].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[3].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[3].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[3].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[3].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[3].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[3].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[3].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[3].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[3].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[3].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[3].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[3].bb/read_data_from_sram_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[25]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[3].bb/clk
                         RAMB36E2                                     r  bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[3].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[3].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[3].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[3].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[3].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[3].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[3].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[3].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[3].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[3].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[3].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[3].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[3].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[3].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[3].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[3].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[3].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[3].bb/read_data_from_sram_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[25]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[4].bb/clk
                         RAMB36E2                                     r  bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[4].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[4].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[4].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[4].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[4].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[4].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[4].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[4].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[4].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[4].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[4].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[4].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[4].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[4].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[4].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[4].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[4].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[4].bb/read_data_from_sram_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[33]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[4].bb/clk
                         RAMB36E2                                     r  bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[4].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[4].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[4].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[4].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[4].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[4].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[4].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[4].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[4].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[4].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[4].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[4].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[4].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[4].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[4].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[4].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[4].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[4].bb/read_data_from_sram_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[33]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[6].bb/clk
                         RAMB36E2                                     r  bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[6].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[6].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[6].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[6].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[6].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[6].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[6].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[6].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[6].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[6].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[6].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[6].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[6].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[6].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[6].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[6].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[6].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[6].bb/read_data_from_sram_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[49]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[6].bb/clk
                         RAMB36E2                                     r  bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[6].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[6].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[6].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[6].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[6].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[6].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[6].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[6].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[6].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[6].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[6].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[6].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[6].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[6].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[6].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[6].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[6].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[6].bb/read_data_from_sram_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[49]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 r  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 f  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 r  debug_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 f  debug_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 r  serial_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    serial_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 f  serial_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    serial_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 r  serial_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    serial_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 f  serial_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         f  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    serial_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/Q
                         net (fo=4, unplaced)         0.052     2.259    debug_uart/baseInst/baseInst/ur/bitCount_reg[2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     2.273 r  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.289    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/Q
                         net (fo=4, unplaced)         0.052     2.259    debug_uart/baseInst/baseInst/ur/bitCount_reg[2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     2.273 f  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.289    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         FDRE (Hold_FDRE_C_D)         0.046     2.360    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645                bram/bbGen[0].bb/mem_array_reg_bram_42/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bram/bbGen[0].bb/mem_array_reg_bram_42/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bram/bbGen[0].bb/mem_array_reg_bram_42/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.236ns,  Total Violation        0.000ns
Hold  :          722  Failing Endpoints,  Worst Slack       -0.143ns,  Total Violation      -47.972ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[2].bb/clk
                         RAMB36E2                                     r  bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[2].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[2].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[2].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[2].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[2].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[2].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[2].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[2].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[2].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[2].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[2].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[2].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[2].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[2].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[2].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[2].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[2].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[2].bb/read_data_from_sram_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[17]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[2].bb/clk
                         RAMB36E2                                     r  bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[2].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[2].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[2].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[2].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[2].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[2].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[2].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[2].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[2].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[2].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[2].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[2].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[2].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[2].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[2].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[2].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[2].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[2].bb/read_data_from_sram_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[17]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[0].bb/clk
                         RAMB36E2                                     r  bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[0].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[0].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[0].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[0].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[0].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[0].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[0].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[0].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[0].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[0].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[0].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[0].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[0].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[0].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[0].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[0].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[0].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[0].bb/read_data_from_sram_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[1]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[0].bb/clk
                         RAMB36E2                                     r  bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[0].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[0].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[0].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[0].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[0].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[0].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[0].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[0].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[0].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[0].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[0].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[0].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[0].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[0].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[0].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[0].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[0].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[0].bb/read_data_from_sram_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[1]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[3].bb/clk
                         RAMB36E2                                     r  bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[3].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[3].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[3].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[3].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[3].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[3].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[3].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[3].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[3].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[3].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[3].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[3].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[3].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[3].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[3].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[3].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[3].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[3].bb/read_data_from_sram_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[25]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[3].bb/clk
                         RAMB36E2                                     r  bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[3].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[3].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[3].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[3].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[3].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[3].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[3].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[3].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[3].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[3].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[3].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[3].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[3].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[3].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[3].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[3].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[3].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[3].bb/read_data_from_sram_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[25]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[4].bb/clk
                         RAMB36E2                                     r  bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[4].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[4].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[4].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[4].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[4].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[4].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[4].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[4].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[4].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[4].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[4].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[4].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[4].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[4].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[4].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[4].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[4].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[4].bb/read_data_from_sram_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[33]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[4].bb/clk
                         RAMB36E2                                     r  bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[4].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[4].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[4].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[4].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[4].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[4].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[4].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[4].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[4].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[4].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[4].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[4].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[4].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[4].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[4].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[4].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[4].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[4].bb/read_data_from_sram_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[33]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[6].bb/clk
                         RAMB36E2                                     r  bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[6].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[6].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[6].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[6].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[6].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[6].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[6].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[6].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[6].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[6].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[6].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[6].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[6].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[6].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[6].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[6].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[6].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[6].bb/read_data_from_sram_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[49]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[6].bb/clk
                         RAMB36E2                                     r  bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[6].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[6].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[6].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[6].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[6].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[6].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[6].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[6].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[6].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[6].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[6].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[6].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[6].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[6].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[6].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[6].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[6].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[6].bb/read_data_from_sram_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[49]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 r  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 f  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 r  debug_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 f  debug_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 r  serial_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    serial_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 f  serial_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    serial_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 r  serial_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    serial_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 f  serial_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         f  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    serial_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.139ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/Q
                         net (fo=4, unplaced)         0.052     2.259    debug_uart/baseInst/baseInst/ur/bitCount_reg[2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     2.273 r  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.289    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.139ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/Q
                         net (fo=4, unplaced)         0.052     2.259    debug_uart/baseInst/baseInst/ur/bitCount_reg[2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     2.273 f  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.289    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.236ns,  Total Violation        0.000ns
Hold  :          722  Failing Endpoints,  Worst Slack       -0.143ns,  Total Violation      -47.972ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[2].bb/clk
                         RAMB36E2                                     r  bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[2].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[2].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[2].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[2].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[2].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[2].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[2].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[2].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[2].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[2].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[2].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[2].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[2].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[2].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[2].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[2].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[2].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[2].bb/read_data_from_sram_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[17]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[2].bb/clk
                         RAMB36E2                                     r  bram/bbGen[2].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[2].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[2].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[2].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[2].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[2].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[2].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[2].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[2].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[2].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[2].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[2].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[2].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[2].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[2].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[2].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[2].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[2].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[17]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[2].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[2].bb/read_data_from_sram_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[17]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[17]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[0].bb/clk
                         RAMB36E2                                     r  bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[0].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[0].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[0].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[0].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[0].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[0].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[0].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[0].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[0].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[0].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[0].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[0].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[0].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[0].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[0].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[0].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[0].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[0].bb/read_data_from_sram_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[1]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[0].bb/clk
                         RAMB36E2                                     r  bram/bbGen[0].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[0].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[0].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[0].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[0].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[0].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[0].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[0].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[0].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[0].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[0].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[0].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[0].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[0].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[0].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[0].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[0].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[0].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[1]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[0].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[0].bb/read_data_from_sram_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[1]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[1]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[3].bb/clk
                         RAMB36E2                                     r  bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[3].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[3].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[3].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[3].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[3].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[3].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[3].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[3].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[3].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[3].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[3].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[3].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[3].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[3].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[3].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[3].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[3].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[3].bb/read_data_from_sram_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[25]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[3].bb/clk
                         RAMB36E2                                     r  bram/bbGen[3].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[3].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[3].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[3].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[3].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[3].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[3].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[3].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[3].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[3].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[3].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[3].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[3].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[3].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[3].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[3].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[3].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[3].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[25]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[3].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[3].bb/read_data_from_sram_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[25]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[25]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[4].bb/clk
                         RAMB36E2                                     r  bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[4].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[4].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[4].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[4].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[4].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[4].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[4].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[4].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[4].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[4].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[4].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[4].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[4].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[4].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[4].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[4].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[4].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[4].bb/read_data_from_sram_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[33]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[4].bb/clk
                         RAMB36E2                                     r  bram/bbGen[4].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[4].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[4].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[4].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[4].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[4].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[4].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[4].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[4].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[4].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[4].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[4].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[4].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[4].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[4].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[4].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[4].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[4].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[33]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[4].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[4].bb/read_data_from_sram_reg[33]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[33]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[33]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[6].bb/clk
                         RAMB36E2                                     r  bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 r  bram/bbGen[6].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[6].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 r  bram/bbGen[6].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[6].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 r  bram/bbGen[6].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[6].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 r  bram/bbGen[6].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[6].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 r  bram/bbGen[6].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[6].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 r  bram/bbGen[6].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[6].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 r  bram/bbGen[6].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[6].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 r  bram/bbGen[6].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[6].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 r  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[6].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 r  bram/bbGen[6].bb/read_data_from_sram_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[49]
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/read_data_from_sram_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.811ns (78.607%)  route 0.765ns (21.393%))
  Logic Levels:           11  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 14.240 - 10.000 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.584     3.797    bram/bbGen[6].bb/clk
                         RAMB36E2                                     r  bram/bbGen[6].bb/mem_array_reg_bram_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.143     4.940 f  bram/bbGen[6].bb/mem_array_reg_bram_20/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     4.976    bram/bbGen[6].bb/mem_array_reg_bram_20_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.186 f  bram/bbGen[6].bb/mem_array_reg_bram_21/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.222    bram/bbGen[6].bb/mem_array_reg_bram_21_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.432 f  bram/bbGen[6].bb/mem_array_reg_bram_22/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.468    bram/bbGen[6].bb/mem_array_reg_bram_22_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.678 f  bram/bbGen[6].bb/mem_array_reg_bram_23/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.714    bram/bbGen[6].bb/mem_array_reg_bram_23_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.924 f  bram/bbGen[6].bb/mem_array_reg_bram_24/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     5.960    bram/bbGen[6].bb/mem_array_reg_bram_24_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.170 f  bram/bbGen[6].bb/mem_array_reg_bram_25/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.206    bram/bbGen[6].bb/mem_array_reg_bram_25_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.416 f  bram/bbGen[6].bb/mem_array_reg_bram_26/CASDOUTA[1]
                         net (fo=1, unplaced)         0.036     6.452    bram/bbGen[6].bb/mem_array_reg_bram_26_n_34
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.569 f  bram/bbGen[6].bb/mem_array_reg_bram_27/DOUTADOUT[1]
                         net (fo=1, unplaced)         0.242     6.811    bram/bbGen[6].bb/mem_array_reg_bram_27_n_98
                         LUT6 (Prop_LUT6_I1_O)        0.122     6.933 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.032     6.965    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     7.034 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.000     7.034    bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_3_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     7.064 f  bram/bbGen[6].bb/CORE_BUS_RESPONSE_PIPE_READ_DATA[49]_INST_0_i_1/O
                         net (fo=3, unplaced)         0.191     7.255    bram/bbGen[6].bb/read_data[1]
                         LUT3 (Prop_LUT3_I0_O)        0.070     7.325 f  bram/bbGen[6].bb/read_data_from_sram_reg[49]_i_1/O
                         net (fo=1, unplaced)         0.048     7.373    bram/read_data_from_sram[49]
                         FDRE                                         f  bram/read_data_from_sram_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BJ4                                               0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619    10.619 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.659    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.659 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312    10.971    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    11.601 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    11.777    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    11.801 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      2.439    14.240    bram/clk
                         FDRE                                         r  bram/read_data_from_sram_reg_reg[49]/C
                         clock pessimism             -0.589    13.652    
                         clock uncertainty           -0.068    13.584    
                         FDRE (Setup_FDRE_C_D)        0.025    13.609    bram/read_data_from_sram_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 r  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 f  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 r  debug_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    debug_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 f  debug_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    debug_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 r  serial_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    serial_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  serial_uart/baseInst/baseInst/ur/bitCount_reg[3]/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ur/bitCount_reg[3]
                         LUT6 (Prop_LUT6_I3_O)        0.014     2.269 f  serial_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  serial_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    serial_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 r  serial_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    serial_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (arrival time - required time)
  Source:                 serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.052ns (44.828%)  route 0.064ns (55.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    serial_uart/baseInst/bridgeInst/clk
                         FDRE                                         r  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  serial_uart/baseInst/bridgeInst/tx_fsm_state_reg/Q
                         net (fo=3, unplaced)         0.048     2.255    serial_uart/baseInst/baseInst/ut/newTxData
                         LUT4 (Prop_LUT4_I0_O)        0.014     2.269 f  serial_uart/baseInst/baseInst/ut/iTxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.285    serial_uart/baseInst/baseInst/ut/iTxBusy_i_1_n_0
                         FDRE                                         f  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    serial_uart/baseInst/baseInst/ut/clk
                         FDRE                                         r  serial_uart/baseInst/baseInst/ut/iTxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    serial_uart/baseInst/baseInst/ut/iTxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.139ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/Q
                         net (fo=4, unplaced)         0.052     2.259    debug_uart/baseInst/baseInst/ur/bitCount_reg[2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     2.273 r  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.289    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.139ns  (arrival time - required time)
  Source:                 debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.114     2.169    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  debug_uart/baseInst/baseInst/ur/bitCount_reg[2]/Q
                         net (fo=4, unplaced)         0.052     2.259    debug_uart/baseInst/baseInst/ur/bitCount_reg[2]
                         LUT6 (Prop_LUT6_I4_O)        0.014     2.273 f  debug_uart/baseInst/baseInst/ur/rxBusy_i_1/O
                         net (fo=1, unplaced)         0.016     2.289    debug_uart/baseInst/baseInst/ur/rxBusy_i_1_n_0
                         FDRE                                         f  debug_uart/baseInst/baseInst/ur/rxBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=1394, unplaced)      1.259     1.936    debug_uart/baseInst/baseInst/ur/clk
                         FDRE                                         r  debug_uart/baseInst/baseInst/ur/rxBusy_reg/C
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.068     2.382    
                         FDRE (Hold_FDRE_C_D)         0.046     2.428    debug_uart/baseInst/baseInst/ur/rxBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                 -0.139    





