<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64MCCodeEmitter.cpp source code [llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AArch64</a>/<a href='./'>MCTargetDesc</a>/<a href='AArch64MCCodeEmitter.cpp.html'>AArch64MCCodeEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=- AArch64/AArch64MCCodeEmitter.cpp - Convert AArch64 code to machine code-=//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the AArch64MCCodeEmitter class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64FixupKinds.h.html">"MCTargetDesc/AArch64FixupKinds.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64MCExpr.h.html">"MCTargetDesc/AArch64MCExpr.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../Utils/AArch64BaseInfo.h.html">"Utils/AArch64BaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/Support/Endian.h.html">"llvm/Support/Endian.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/Support/EndianStream.h.html">"llvm/Support/EndianStream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mccodeemitter"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><a class="macro" href="../../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic MCNumEmitted = {&quot;mccodeemitter&quot;, &quot;MCNumEmitted&quot;, &quot;Number of MC instructions emitted.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MCNumEmitted" title='MCNumEmitted' data-ref="MCNumEmitted">MCNumEmitted</dfn>, <q>"Number of MC instructions emitted."</q>);</td></tr>
<tr><th id="39">39</th><td><a class="macro" href="../../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic MCNumFixups = {&quot;mccodeemitter&quot;, &quot;MCNumFixups&quot;, &quot;Number of MC fixups created.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MCNumFixups" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</dfn>, <q>"Number of MC fixups created."</q>);</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>namespace</b> {</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> {</td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AArch64MCCodeEmitter::Ctx" title='(anonymous namespace)::AArch64MCCodeEmitter::Ctx' data-type='llvm::MCContext &amp;' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter::Ctx">Ctx</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AArch64MCCodeEmitter::MCII" title='(anonymous namespace)::AArch64MCCodeEmitter::MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter::MCII">MCII</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>public</b>:</td></tr>
<tr><th id="48">48</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120AArch64MCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextE" title='(anonymous namespace)::AArch64MCCodeEmitter::AArch64MCCodeEmitter' data-type='void (anonymous namespace)::AArch64MCCodeEmitter::AArch64MCCodeEmitter(const llvm::MCInstrInfo &amp; mcii, llvm::MCContext &amp; ctx)' data-ref="_ZN12_GLOBAL__N_120AArch64MCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextE">AArch64MCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col1 decl" id="1mcii" title='mcii' data-type='const llvm::MCInstrInfo &amp;' data-ref="1mcii">mcii</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="2ctx" title='ctx' data-type='llvm::MCContext &amp;' data-ref="2ctx">ctx</dfn>)</td></tr>
<tr><th id="49">49</th><td>      : <a class="tu member" href="#(anonymousnamespace)::AArch64MCCodeEmitter::Ctx" title='(anonymous namespace)::AArch64MCCodeEmitter::Ctx' data-use='w' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter::Ctx">Ctx</a>(<a class="local col2 ref" href="#2ctx" title='ctx' data-ref="2ctx">ctx</a>), <a class="tu member" href="#(anonymousnamespace)::AArch64MCCodeEmitter::MCII" title='(anonymous namespace)::AArch64MCCodeEmitter::MCII' data-use='w' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter::MCII">MCII</a>(<a class="local col1 ref" href="#1mcii" title='mcii' data-ref="1mcii">mcii</a>) {}</td></tr>
<tr><th id="50">50</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120AArch64MCCodeEmitterC1ERKS0_" title='(anonymous namespace)::AArch64MCCodeEmitter::AArch64MCCodeEmitter' data-type='void (anonymous namespace)::AArch64MCCodeEmitter::AArch64MCCodeEmitter(const (anonymous namespace)::AArch64MCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_120AArch64MCCodeEmitterC1ERKS0_">AArch64MCCodeEmitter</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="51">51</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120AArch64MCCodeEmitteraSERKS0_" title='(anonymous namespace)::AArch64MCCodeEmitter::operator=' data-type='void (anonymous namespace)::AArch64MCCodeEmitter::operator=(const (anonymous namespace)::AArch64MCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_120AArch64MCCodeEmitteraSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="52">52</th><td>  <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_120AArch64MCCodeEmitterD1Ev" title='(anonymous namespace)::AArch64MCCodeEmitter::~AArch64MCCodeEmitter' data-type='void (anonymous namespace)::AArch64MCCodeEmitter::~AArch64MCCodeEmitter()' data-ref="_ZN12_GLOBAL__N_120AArch64MCCodeEmitterD1Ev">~AArch64MCCodeEmitter</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// getBinaryCodeForInstr - TableGen'erated function for getting the</i></td></tr>
<tr><th id="55">55</th><td><i  data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  // binary encoding for an instruction.</i></td></tr>
<tr><th id="56">56</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getBinaryCodeForInstr' data-type='uint64_t (anonymous namespace)::AArch64MCCodeEmitter::getBinaryCodeForInstr(const llvm::MCInst &amp; MI, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="3MI">MI</dfn>,</td></tr>
<tr><th id="57">57</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="4Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="4Fixups">Fixups</dfn>,</td></tr>
<tr><th id="58">58</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="5STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="5STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getMachineOpValue - Return binary encoding of operand. If the machine</i></td></tr>
<tr><th id="61">61</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operand requires relocation, record the relocation and return zero.</i></td></tr>
<tr><th id="62">62</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getMachineOpValue' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::getMachineOpValue(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="6MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="7MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="7MO">MO</dfn>,</td></tr>
<tr><th id="63">63</th><td>                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="8Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="8Fixups">Fixups</dfn>,</td></tr>
<tr><th id="64">64</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="9STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="9STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc">/// getLdStUImm12OpValue - Return encoding info for 12-bit unsigned immediate</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">  /// attached to a load, store or prfm instruction. If operand requires a</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">  /// relocation, record it and return zero in that part of the encoding.</i></td></tr>
<tr><th id="69">69</th><td>  <b>template</b> &lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> FixupKind&gt;</td></tr>
<tr><th id="70">70</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getLdStUImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getLdStUImm12OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getLdStUImm12OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getLdStUImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getLdStUImm12OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="10MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11OpIdx" title='OpIdx' data-type='unsigned int' data-ref="11OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="12Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="12Fixups">Fixups</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="13STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="13STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAdrLabelOpValue - Return encoding info for 21-bit immediate ADR label</i></td></tr>
<tr><th id="75">75</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// target.</i></td></tr>
<tr><th id="76">76</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getAdrLabelOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getAdrLabelOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAdrLabelOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="14MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15OpIdx" title='OpIdx' data-type='unsigned int' data-ref="15OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="77">77</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="16Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="16Fixups">Fixups</dfn>,</td></tr>
<tr><th id="78">78</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="17STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="17STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddSubImmOpValue - Return encoding for the 12-bit immediate value and</i></td></tr>
<tr><th id="81">81</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// the 2-bit shift field.</i></td></tr>
<tr><th id="82">82</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getAddSubImmOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getAddSubImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddSubImmOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="18MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19OpIdx" title='OpIdx' data-type='unsigned int' data-ref="19OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="83">83</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="20Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="20Fixups">Fixups</dfn>,</td></tr>
<tr><th id="84">84</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="21STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="21STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getCondBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getCondBranchTargetOpValue - Return the encoded value for a conditional</i></td></tr>
<tr><th id="87">87</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getCondBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// branch target.</i></td></tr>
<tr><th id="88">88</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getCondBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getCondBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getCondBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getCondBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getCondBranchTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="22MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23OpIdx" title='OpIdx' data-type='unsigned int' data-ref="23OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="89">89</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="24Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="24Fixups">Fixups</dfn>,</td></tr>
<tr><th id="90">90</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="25STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="25STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getLoadLiteralOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getLoadLiteralOpValue - Return the encoded value for a load-literal</i></td></tr>
<tr><th id="93">93</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getLoadLiteralOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// pc-relative address.</i></td></tr>
<tr><th id="94">94</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getLoadLiteralOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getLoadLiteralOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getLoadLiteralOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getLoadLiteralOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getLoadLiteralOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="26MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27OpIdx" title='OpIdx' data-type='unsigned int' data-ref="27OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="95">95</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="28Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="28Fixups">Fixups</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="29STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="29STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getMemExtendOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getMemExtendOpValue - Return the encoded value for a reg-extend load/store</i></td></tr>
<tr><th id="99">99</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getMemExtendOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// instruction: bit 0 is whether a shift is present, bit 1 is whether the</i></td></tr>
<tr><th id="100">100</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getMemExtendOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operation is a sign extend (as opposed to a zero extend).</i></td></tr>
<tr><th id="101">101</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getMemExtendOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getMemExtendOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getMemExtendOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getMemExtendOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMemExtendOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="30MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31OpIdx" title='OpIdx' data-type='unsigned int' data-ref="31OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="102">102</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="32Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="32Fixups">Fixups</dfn>,</td></tr>
<tr><th id="103">103</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="33STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="33STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getTestBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getTestBranchTargetOpValue - Return the encoded value for a test-bit-and-</i></td></tr>
<tr><th id="106">106</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getTestBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// branch target.</i></td></tr>
<tr><th id="107">107</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getTestBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getTestBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getTestBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getTestBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getTestBranchTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="34MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35OpIdx" title='OpIdx' data-type='unsigned int' data-ref="35OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="108">108</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="36Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="36Fixups">Fixups</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="37STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="37STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getBranchTargetOpValue - Return the encoded value for an unconditional</i></td></tr>
<tr><th id="112">112</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// branch target.</i></td></tr>
<tr><th id="113">113</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="38MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="39OpIdx" title='OpIdx' data-type='unsigned int' data-ref="39OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="40Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="40Fixups">Fixups</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="41STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="41STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getMoveWideImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getMoveWideImmOpValue - Return the encoded value for the immediate operand</i></td></tr>
<tr><th id="118">118</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getMoveWideImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// of a MOVZ or MOVK instruction.</i></td></tr>
<tr><th id="119">119</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getMoveWideImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getMoveWideImmOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getMoveWideImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getMoveWideImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMoveWideImmOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="42MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43OpIdx" title='OpIdx' data-type='unsigned int' data-ref="43OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="120">120</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="44Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="44Fixups">Fixups</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="45STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="45STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getVecShifterOpValue - Return the encoded value for the vector shifter.</i></td></tr>
<tr><th id="124">124</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShifterOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShifterOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShifterOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="46MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="46MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="47OpIdx" title='OpIdx' data-type='unsigned int' data-ref="47OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="48Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="48Fixups">Fixups</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="49STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="49STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24getMoveVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getMoveVecShifterOpValue - Return the encoded value for the vector move</i></td></tr>
<tr><th id="129">129</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24getMoveVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// shifter (MSL).</i></td></tr>
<tr><th id="130">130</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24getMoveVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getMoveVecShifterOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getMoveVecShifterOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24getMoveVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMoveVecShifterOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="50MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51OpIdx" title='OpIdx' data-type='unsigned int' data-ref="51OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="52Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="52Fixups">Fixups</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="53STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="53STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25getFixedPointScaleOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getFixedPointScaleOpValue - Return the encoded value for the</i></td></tr>
<tr><th id="135">135</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25getFixedPointScaleOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  // FP-to-fixed-point scale factor.</i></td></tr>
<tr><th id="136">136</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25getFixedPointScaleOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getFixedPointScaleOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getFixedPointScaleOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25getFixedPointScaleOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getFixedPointScaleOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="54MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="55OpIdx" title='OpIdx' data-type='unsigned int' data-ref="55OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="56Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="56Fixups">Fixups</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="57STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="57STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR64OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR64OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR64OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR64OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftR64OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="58MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59OpIdx" title='OpIdx' data-type='unsigned int' data-ref="59OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="60Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="60Fixups">Fixups</dfn>,</td></tr>
<tr><th id="142">142</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="61STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="61STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="143">143</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR32OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR32OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftR32OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="62MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="63OpIdx" title='OpIdx' data-type='unsigned int' data-ref="63OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="64Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="64Fixups">Fixups</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="65STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="65STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="146">146</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR16OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR16OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftR16OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="66MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="67OpIdx" title='OpIdx' data-type='unsigned int' data-ref="67OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="147">147</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="68Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="68Fixups">Fixups</dfn>,</td></tr>
<tr><th id="148">148</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="69STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="69STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="149">149</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShiftR8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR8OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR8OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShiftR8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftR8OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="70MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="71OpIdx" title='OpIdx' data-type='unsigned int' data-ref="71OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="72Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="72Fixups">Fixups</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="73STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="73STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="152">152</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL64OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL64OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL64OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL64OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftL64OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="74MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75OpIdx" title='OpIdx' data-type='unsigned int' data-ref="75OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="76Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="76Fixups">Fixups</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="77STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="77STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="155">155</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL32OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL32OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftL32OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="78MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="79OpIdx" title='OpIdx' data-type='unsigned int' data-ref="79OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="80Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="80Fixups">Fixups</dfn>,</td></tr>
<tr><th id="157">157</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="81STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="81STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL16OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL16OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftL16OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="82MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="83OpIdx" title='OpIdx' data-type='unsigned int' data-ref="83OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="159">159</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="84Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="84Fixups">Fixups</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="85STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="85STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="161">161</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShiftL8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL8OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL8OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShiftL8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftL8OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="86MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="87OpIdx" title='OpIdx' data-type='unsigned int' data-ref="87OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="88Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="88Fixups">Fixups</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="89STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="89STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter13getImm8OptLslERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getImm8OptLsl' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getImm8OptLsl(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter13getImm8OptLslERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getImm8OptLsl</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="90MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="90MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91OpIdx" title='OpIdx' data-type='unsigned int' data-ref="91OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="166">166</th><td>                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="92Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="92Fixups">Fixups</dfn>,</td></tr>
<tr><th id="167">167</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="93STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="93STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="168">168</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter15getSVEIncDecImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getSVEIncDecImm' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getSVEIncDecImm(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter15getSVEIncDecImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSVEIncDecImm</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="94MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95OpIdx" title='OpIdx' data-type='unsigned int' data-ref="95OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="169">169</th><td>                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="96Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="96Fixups">Fixups</dfn>,</td></tr>
<tr><th id="170">170</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="97STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="97STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter7fixMOVZERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::fixMOVZ' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::fixMOVZ(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter7fixMOVZERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">fixMOVZ</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="98MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="99EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="173">173</th><td>                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="100STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="100STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::AArch64MCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="101MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="101MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="102OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="102OS">OS</dfn>,</td></tr>
<tr><th id="176">176</th><td>                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="103Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="103Fixups">Fixups</dfn>,</td></tr>
<tr><th id="177">177</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="104STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="104STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter10fixMulHighERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::fixMulHigh' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::fixMulHigh(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter10fixMulHighERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">fixMulHigh</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="105MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="106EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="106EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="180">180</th><td>                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="107STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="107STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <b>template</b>&lt;<em>int</em> hasRs, <em>int</em> hasRt2&gt; <em>unsigned</em></td></tr>
<tr><th id="183">183</th><td>  <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21fixLoadStoreExclusiveERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::fixLoadStoreExclusive' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::fixLoadStoreExclusive(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21fixLoadStoreExclusiveERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">fixLoadStoreExclusive</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="108MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="108MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="109EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="109EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="184">184</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="110STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="110STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25fixOneOperandFPComparisonERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::fixOneOperandFPComparison' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::fixOneOperandFPComparison(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25fixOneOperandFPComparisonERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">fixOneOperandFPComparison</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="111MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="111MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="112EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="112EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="113STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="113STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><b>private</b>:</td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::AArch64MCCodeEmitter::computeAvailableFeatures' data-type='llvm::FeatureBitset (anonymous namespace)::AArch64MCCodeEmitter::computeAvailableFeatures(const llvm::FeatureBitset &amp; FB) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE">computeAvailableFeatures</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col4 decl" id="114FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="114FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="191">191</th><td>  <em>void</em></td></tr>
<tr><th id="192">192</th><td>  <dfn class="tu decl" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE" title='(anonymous namespace)::AArch64MCCodeEmitter::verifyInstructionPredicates' data-type='void (anonymous namespace)::AArch64MCCodeEmitter::verifyInstructionPredicates(const llvm::MCInst &amp; MI, const llvm::FeatureBitset &amp; AvailableFeatures) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE">verifyInstructionPredicates</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="115MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="115MI">MI</dfn>,</td></tr>
<tr><th id="193">193</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col6 decl" id="116AvailableFeatures" title='AvailableFeatures' data-type='const llvm::FeatureBitset &amp;' data-ref="116AvailableFeatures">AvailableFeatures</dfn>) <em>const</em>;</td></tr>
<tr><th id="194">194</th><td>};</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getMachineOpValue - Return binary encoding of operand. If the machine</i></td></tr>
<tr><th id="199">199</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// operand requires relocation, record the relocation and return zero.</i></td></tr>
<tr><th id="200">200</th><td><em>unsigned</em></td></tr>
<tr><th id="201">201</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getMachineOpValue' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::getMachineOpValue(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="117MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="117MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="118MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="118MO">MO</dfn>,</td></tr>
<tr><th id="202">202</th><td>                                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="119Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="119Fixups">Fixups</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="120STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="120STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (<a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::AArch64MCCodeEmitter::Ctx" title='(anonymous namespace)::AArch64MCCodeEmitter::Ctx' data-use='m' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter::Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;did not expect relocated expression&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;did not expect relocated expression\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 207, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"did not expect relocated expression"</q>);</td></tr>
<tr><th id="208">208</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><b>template</b>&lt;<em>unsigned</em> FixupKind&gt; <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="212">212</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getLdStUImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getLdStUImm12OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getLdStUImm12OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getLdStUImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getLdStUImm12OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="121MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="122OpIdx" title='OpIdx' data-type='unsigned int' data-ref="122OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="213">213</th><td>                                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="123Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="123Fixups">Fixups</dfn>,</td></tr>
<tr><th id="214">214</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="124STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="124STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="215">215</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="125MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="125MO">MO</dfn> = <a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#122OpIdx" title='OpIdx' data-ref="122OpIdx">OpIdx</a>);</td></tr>
<tr><th id="216">216</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="126ImmVal" title='ImmVal' data-type='uint32_t' data-ref="126ImmVal">ImmVal</dfn> = <var>0</var>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <b>if</b> (<a class="local col5 ref" href="#125MO" title='MO' data-ref="125MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="219">219</th><td>    <a class="local col6 ref" href="#126ImmVal" title='ImmVal' data-ref="126ImmVal">ImmVal</a> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<a class="local col5 ref" href="#125MO" title='MO' data-ref="125MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="220">220</th><td>  <b>else</b> {</td></tr>
<tr><th id="221">221</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;unable to encode load/store imm operand&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;unable to encode load/store imm operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 221, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#125MO" title='MO' data-ref="125MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"unable to encode load/store imm operand"</q>);</td></tr>
<tr><th id="222">222</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col7 decl" id="127Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="127Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="tu ref" href="#FixupKind" title='FixupKind' data-use='r' data-ref="FixupKind">FixupKind</a>);</td></tr>
<tr><th id="223">223</th><td>    <a class="local col3 ref" href="#123Fixups" title='Fixups' data-ref="123Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col5 ref" href="#125MO" title='MO' data-ref="125MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col7 ref" href="#127Kind" title='Kind' data-ref="127Kind">Kind</a>, <a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="224">224</th><td>    <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="225">225</th><td>  }</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <a class="local col6 ref" href="#126ImmVal" title='ImmVal' data-ref="126ImmVal">ImmVal</a>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAdrLabelOpValue - Return encoding info for 21-bit immediate ADR label</i></td></tr>
<tr><th id="231">231</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// target.</i></td></tr>
<tr><th id="232">232</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="233">233</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getAdrLabelOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getAdrLabelOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAdrLabelOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="128MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129OpIdx" title='OpIdx' data-type='unsigned int' data-ref="129OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="130Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="130Fixups">Fixups</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="131STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="131STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="236">236</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="132MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="132MO">MO</dfn> = <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#129OpIdx" title='OpIdx' data-ref="129OpIdx">OpIdx</a>);</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i>// If the destination is an immediate, we have nothing to do.</i></td></tr>
<tr><th id="239">239</th><td>  <b>if</b> (<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected target type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected target type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 241, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected target type!"</q>);</td></tr>
<tr><th id="242">242</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col3 decl" id="133Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="133Expr">Expr</dfn> = <a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col4 decl" id="134Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="134Kind">Kind</dfn> = MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;ADR&apos; in namespace &apos;llvm::AArch64&apos;">ADR</span></td></tr>
<tr><th id="245">245</th><td>                         ? MCFixupKind(AArch64::fixup_aarch64_pcrel_adr_imm21)</td></tr>
<tr><th id="246">246</th><td>                         : MCFixupKind(AArch64::fixup_aarch64_pcrel_adrp_imm21);</td></tr>
<tr><th id="247">247</th><td>  Fixups.push_back(MCFixup::create(<var>0</var>, Expr, Kind, MI.getLoc()));</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <a class="ref" href="#39" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</a> <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticpLEj" title='llvm::Statistic::operator+=' data-ref="_ZN4llvm9StatisticpLEj">+=</a> <var>1</var>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i>// All of the information is in the fixup.</i></td></tr>
<tr><th id="252">252</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddSubImmOpValue - Return encoding for the 12-bit immediate value and</i></td></tr>
<tr><th id="256">256</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// the 2-bit shift field.  The shift field is stored in bits 13-14 of the</i></td></tr>
<tr><th id="257">257</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// return value.</i></td></tr>
<tr><th id="258">258</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="259">259</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getAddSubImmOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getAddSubImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getAddSubImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddSubImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="135MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="135MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="136OpIdx" title='OpIdx' data-type='unsigned int' data-ref="136OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="137Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="137Fixups">Fixups</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="138STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="138STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="262">262</th><td>  <i>// Suboperands are [imm, shifter].</i></td></tr>
<tr><th id="263">263</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="139MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="139MO">MO</dfn> = <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#136OpIdx" title='OpIdx' data-ref="136OpIdx">OpIdx</a>);</td></tr>
<tr><th id="264">264</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="140MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="140MO1">MO1</dfn> = <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#136OpIdx" title='OpIdx' data-ref="136OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="265">265</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AArch64_AM::getShiftType(MO1.getImm()) == AArch64_AM::LSL &amp;&amp; &quot;unexpected shift type for add/sub immediate&quot;) ? void (0) : __assert_fail (&quot;AArch64_AM::getShiftType(MO1.getImm()) == AArch64_AM::LSL &amp;&amp; \&quot;unexpected shift type for add/sub immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 266, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AArch64_AM::<a class="ref" href="AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML12getShiftTypeEj" title='llvm::AArch64_AM::getShiftType' data-ref="_ZN4llvm10AArch64_AML12getShiftTypeEj">getShiftType</a>(<a class="local col0 ref" href="#140MO1" title='MO1' data-ref="140MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) == AArch64_AM::<a class="enum" href="AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a> &amp;&amp;</td></tr>
<tr><th id="266">266</th><td>         <q>"unexpected shift type for add/sub immediate"</q>);</td></tr>
<tr><th id="267">267</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="141ShiftVal">ShiftVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col0 ref" href="#140MO1" title='MO1' data-ref="140MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="268">268</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ShiftVal == 0 || ShiftVal == 12) &amp;&amp; &quot;unexpected shift value for add/sub immediate&quot;) ? void (0) : __assert_fail (&quot;(ShiftVal == 0 || ShiftVal == 12) &amp;&amp; \&quot;unexpected shift value for add/sub immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 269, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#141ShiftVal" title='ShiftVal' data-ref="141ShiftVal">ShiftVal</a> == <var>0</var> || <a class="local col1 ref" href="#141ShiftVal" title='ShiftVal' data-ref="141ShiftVal">ShiftVal</a> == <var>12</var>) &amp;&amp;</td></tr>
<tr><th id="269">269</th><td>         <q>"unexpected shift value for add/sub immediate"</q>);</td></tr>
<tr><th id="270">270</th><td>  <b>if</b> (<a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> <a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() | (<a class="local col1 ref" href="#141ShiftVal" title='ShiftVal' data-ref="141ShiftVal">ShiftVal</a> == <var>0</var> ? <var>0</var> : (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#141ShiftVal" title='ShiftVal' data-ref="141ShiftVal">ShiftVal</a>));</td></tr>
<tr><th id="272">272</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unable to encode MCOperand!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unable to encode MCOperand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 272, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unable to encode MCOperand!"</q>);</td></tr>
<tr><th id="273">273</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col2 decl" id="142Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="142Expr">Expr</dfn> = <a class="local col9 ref" href="#139MO" title='MO' data-ref="139MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// Encode the 12 bits of the fixup.</i></td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col3 decl" id="143Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="143Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">AArch64::</span><a class="enum" href="AArch64FixupKinds.h.html#llvm::AArch64::Fixups::fixup_aarch64_add_imm12" title='llvm::AArch64::Fixups::fixup_aarch64_add_imm12' data-ref="llvm::AArch64::Fixups::fixup_aarch64_add_imm12">fixup_aarch64_add_imm12</a>);</td></tr>
<tr><th id="277">277</th><td>  <a class="local col7 ref" href="#137Fixups" title='Fixups' data-ref="137Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col2 ref" href="#142Expr" title='Expr' data-ref="142Expr">Expr</a>, <a class="local col3 ref" href="#143Kind" title='Kind' data-ref="143Kind">Kind</a>, <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <i>// Set the shift bit of the add instruction for relocation types</i></td></tr>
<tr><th id="282">282</th><td><i>  // R_AARCH64_TLSLE_ADD_TPREL_HI12 and R_AARCH64_TLSLD_ADD_DTPREL_HI12.</i></td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (<em>const</em> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a> *<dfn class="local col4 decl" id="144A64E" title='A64E' data-type='const llvm::AArch64MCExpr *' data-ref="144A64E"><a class="local col4 ref" href="#144A64E" title='A64E' data-ref="144A64E">A64E</a></dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>&gt;(<a class="local col2 ref" href="#142Expr" title='Expr' data-ref="142Expr">Expr</a>)) {</td></tr>
<tr><th id="284">284</th><td>    <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind" title='llvm::AArch64MCExpr::VariantKind' data-ref="llvm::AArch64MCExpr::VariantKind">VariantKind</a> <dfn class="local col5 decl" id="145RefKind" title='RefKind' data-type='AArch64MCExpr::VariantKind' data-ref="145RefKind">RefKind</dfn> = <a class="local col4 ref" href="#144A64E" title='A64E' data-ref="144A64E">A64E</a>-&gt;<a class="ref" href="AArch64MCExpr.h.html#_ZNK4llvm13AArch64MCExpr7getKindEv" title='llvm::AArch64MCExpr::getKind' data-ref="_ZNK4llvm13AArch64MCExpr7getKindEv">getKind</a>();</td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (<a class="local col5 ref" href="#145RefKind" title='RefKind' data-ref="145RefKind">RefKind</a> == <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_TPREL_HI12" title='llvm::AArch64MCExpr::VariantKind::VK_TPREL_HI12' data-ref="llvm::AArch64MCExpr::VariantKind::VK_TPREL_HI12">VK_TPREL_HI12</a> ||</td></tr>
<tr><th id="286">286</th><td>        <a class="local col5 ref" href="#145RefKind" title='RefKind' data-ref="145RefKind">RefKind</a> == <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_DTPREL_HI12" title='llvm::AArch64MCExpr::VariantKind::VK_DTPREL_HI12' data-ref="llvm::AArch64MCExpr::VariantKind::VK_DTPREL_HI12">VK_DTPREL_HI12</a> ||</td></tr>
<tr><th id="287">287</th><td>        <a class="local col5 ref" href="#145RefKind" title='RefKind' data-ref="145RefKind">RefKind</a> == <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_SECREL_HI12" title='llvm::AArch64MCExpr::VariantKind::VK_SECREL_HI12' data-ref="llvm::AArch64MCExpr::VariantKind::VK_SECREL_HI12">VK_SECREL_HI12</a>)</td></tr>
<tr><th id="288">288</th><td>      <a class="local col1 ref" href="#141ShiftVal" title='ShiftVal' data-ref="141ShiftVal">ShiftVal</a> = <var>12</var>;</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <a class="local col1 ref" href="#141ShiftVal" title='ShiftVal' data-ref="141ShiftVal">ShiftVal</a> == <var>0</var> ? <var>0</var> : (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#141ShiftVal" title='ShiftVal' data-ref="141ShiftVal">ShiftVal</a>);</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getCondBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getCondBranchTargetOpValue - Return the encoded value for a conditional</i></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getCondBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// branch target.</i></td></tr>
<tr><th id="295">295</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getCondBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getCondBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getCondBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getCondBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getCondBranchTargetOpValue</dfn>(</td></tr>
<tr><th id="296">296</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="146MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="146MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="147OpIdx" title='OpIdx' data-type='unsigned int' data-ref="147OpIdx">OpIdx</dfn>, <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="148Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="148Fixups">Fixups</dfn>,</td></tr>
<tr><th id="297">297</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="149STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="149STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="298">298</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="150MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="150MO">MO</dfn> = <a class="local col6 ref" href="#146MI" title='MI' data-ref="146MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#147OpIdx" title='OpIdx' data-ref="147OpIdx">OpIdx</a>);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i>// If the destination is an immediate, we have nothing to do.</i></td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="302">302</th><td>    <b>return</b> <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="303">303</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected target type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected target type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 303, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected target type!"</q>);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col1 decl" id="151Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="151Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">AArch64::</span><a class="enum" href="AArch64FixupKinds.h.html#llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch19" title='llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch19' data-ref="llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch19">fixup_aarch64_pcrel_branch19</a>);</td></tr>
<tr><th id="306">306</th><td>  <a class="local col8 ref" href="#148Fixups" title='Fixups' data-ref="148Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col1 ref" href="#151Kind" title='Kind' data-ref="151Kind">Kind</a>, <a class="local col6 ref" href="#146MI" title='MI' data-ref="146MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i>// All of the information is in the fixup.</i></td></tr>
<tr><th id="311">311</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getLoadLiteralOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getLoadLiteralOpValue - Return the encoded value for a load-literal</i></td></tr>
<tr><th id="315">315</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getLoadLiteralOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// pc-relative address.</i></td></tr>
<tr><th id="316">316</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="317">317</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getLoadLiteralOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getLoadLiteralOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getLoadLiteralOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getLoadLiteralOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getLoadLiteralOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="152MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="152MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="153OpIdx" title='OpIdx' data-type='unsigned int' data-ref="153OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="318">318</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="154Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="154Fixups">Fixups</dfn>,</td></tr>
<tr><th id="319">319</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="155STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="155STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="320">320</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="156MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="156MO">MO</dfn> = <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153OpIdx" title='OpIdx' data-ref="153OpIdx">OpIdx</a>);</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i>// If the destination is an immediate, we have nothing to do.</i></td></tr>
<tr><th id="323">323</th><td>  <b>if</b> (<a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="325">325</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected target type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected target type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 325, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected target type!"</q>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col7 decl" id="157Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="157Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">AArch64::</span><a class="enum" href="AArch64FixupKinds.h.html#llvm::AArch64::Fixups::fixup_aarch64_ldr_pcrel_imm19" title='llvm::AArch64::Fixups::fixup_aarch64_ldr_pcrel_imm19' data-ref="llvm::AArch64::Fixups::fixup_aarch64_ldr_pcrel_imm19">fixup_aarch64_ldr_pcrel_imm19</a>);</td></tr>
<tr><th id="328">328</th><td>  <a class="local col4 ref" href="#154Fixups" title='Fixups' data-ref="154Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col7 ref" href="#157Kind" title='Kind' data-ref="157Kind">Kind</a>, <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// All of the information is in the fixup.</i></td></tr>
<tr><th id="333">333</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="337">337</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getMemExtendOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getMemExtendOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getMemExtendOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter19getMemExtendOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMemExtendOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="158MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="158MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="159OpIdx" title='OpIdx' data-type='unsigned int' data-ref="159OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="338">338</th><td>                                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="160Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="160Fixups">Fixups</dfn>,</td></tr>
<tr><th id="339">339</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="161STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="161STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="162SignExtend" title='SignExtend' data-type='unsigned int' data-ref="162SignExtend">SignExtend</dfn> = <a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#159OpIdx" title='OpIdx' data-ref="159OpIdx">OpIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="341">341</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="163DoShift" title='DoShift' data-type='unsigned int' data-ref="163DoShift">DoShift</dfn> = <a class="local col8 ref" href="#158MI" title='MI' data-ref="158MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#159OpIdx" title='OpIdx' data-ref="159OpIdx">OpIdx</a> + <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="342">342</th><td>  <b>return</b> (<a class="local col2 ref" href="#162SignExtend" title='SignExtend' data-ref="162SignExtend">SignExtend</a> &lt;&lt; <var>1</var>) | <a class="local col3 ref" href="#163DoShift" title='DoShift' data-ref="163DoShift">DoShift</a>;</td></tr>
<tr><th id="343">343</th><td>}</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="346">346</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getMoveWideImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getMoveWideImmOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getMoveWideImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getMoveWideImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMoveWideImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="164MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="164MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="165OpIdx" title='OpIdx' data-type='unsigned int' data-ref="165OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="347">347</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="166Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="166Fixups">Fixups</dfn>,</td></tr>
<tr><th id="348">348</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="167STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="167STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="349">349</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="168MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="168MO">MO</dfn> = <a class="local col4 ref" href="#164MI" title='MI' data-ref="164MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#165OpIdx" title='OpIdx' data-ref="165OpIdx">OpIdx</a>);</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <b>if</b> (<a class="local col8 ref" href="#168MO" title='MO' data-ref="168MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> <a class="local col8 ref" href="#168MO" title='MO' data-ref="168MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="353">353</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected movz/movk immediate&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected movz/movk immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 353, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#168MO" title='MO' data-ref="168MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected movz/movk immediate"</q>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <a class="local col6 ref" href="#166Fixups" title='Fixups' data-ref="166Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(</td></tr>
<tr><th id="356">356</th><td>      <var>0</var>, <a class="local col8 ref" href="#168MO" title='MO' data-ref="168MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">AArch64::</span><a class="enum" href="AArch64FixupKinds.h.html#llvm::AArch64::Fixups::fixup_aarch64_movw" title='llvm::AArch64::Fixups::fixup_aarch64_movw' data-ref="llvm::AArch64::Fixups::fixup_aarch64_movw">fixup_aarch64_movw</a>), <a class="local col4 ref" href="#164MI" title='MI' data-ref="164MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="361">361</th><td>}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getTestBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getTestBranchTargetOpValue - Return the encoded value for a test-bit-and-</i></td></tr>
<tr><th id="364">364</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getTestBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// branch target.</i></td></tr>
<tr><th id="365">365</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getTestBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getTestBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getTestBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter26getTestBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getTestBranchTargetOpValue</dfn>(</td></tr>
<tr><th id="366">366</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="169MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="169MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="170OpIdx" title='OpIdx' data-type='unsigned int' data-ref="170OpIdx">OpIdx</dfn>, <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="171Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="171Fixups">Fixups</dfn>,</td></tr>
<tr><th id="367">367</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="172STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="172STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="368">368</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="173MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="173MO">MO</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#170OpIdx" title='OpIdx' data-ref="170OpIdx">OpIdx</a>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <i>// If the destination is an immediate, we have nothing to do.</i></td></tr>
<tr><th id="371">371</th><td>  <b>if</b> (<a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="373">373</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected ADR target type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected ADR target type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 373, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected ADR target type!"</q>);</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col4 decl" id="174Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="174Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">AArch64::</span><a class="enum" href="AArch64FixupKinds.h.html#llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch14" title='llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch14' data-ref="llvm::AArch64::Fixups::fixup_aarch64_pcrel_branch14">fixup_aarch64_pcrel_branch14</a>);</td></tr>
<tr><th id="376">376</th><td>  <a class="local col1 ref" href="#171Fixups" title='Fixups' data-ref="171Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col3 ref" href="#173MO" title='MO' data-ref="173MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col4 ref" href="#174Kind" title='Kind' data-ref="174Kind">Kind</a>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i>// All of the information is in the fixup.</i></td></tr>
<tr><th id="381">381</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="382">382</th><td>}</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getBranchTargetOpValue - Return the encoded value for an unconditional</i></td></tr>
<tr><th id="385">385</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// branch target.</i></td></tr>
<tr><th id="386">386</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="387">387</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBranchTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="175MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="175MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="176OpIdx" title='OpIdx' data-type='unsigned int' data-ref="176OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="388">388</th><td>                                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="177Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="177Fixups">Fixups</dfn>,</td></tr>
<tr><th id="389">389</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="178STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="178STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="390">390</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="179MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="179MO">MO</dfn> = <a class="local col5 ref" href="#175MI" title='MI' data-ref="175MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#176OpIdx" title='OpIdx' data-ref="176OpIdx">OpIdx</a>);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i>// If the destination is an immediate, we have nothing to do.</i></td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> <a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="395">395</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected ADR target type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected ADR target type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 395, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected ADR target type!"</q>);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col0 decl" id="180Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="180Kind">Kind</dfn> = MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::AArch64&apos;">BL</span></td></tr>
<tr><th id="398">398</th><td>                         ? MCFixupKind(AArch64::fixup_aarch64_pcrel_call26)</td></tr>
<tr><th id="399">399</th><td>                         : MCFixupKind(AArch64::fixup_aarch64_pcrel_branch26);</td></tr>
<tr><th id="400">400</th><td>  Fixups.push_back(MCFixup::create(<var>0</var>, MO.getExpr(), Kind, MI.getLoc()));</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#39" title='MCNumFixups' data-ref="MCNumFixups">MCNumFixups</a>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i>// All of the information is in the fixup.</i></td></tr>
<tr><th id="405">405</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getVecShifterOpValue - Return the encoded value for the vector shifter:</i></td></tr>
<tr><th id="409">409</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">///</i></td></tr>
<tr><th id="410">410</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">///   00 -&gt; 0</i></td></tr>
<tr><th id="411">411</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">///   01 -&gt; 8</i></td></tr>
<tr><th id="412">412</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">///   10 -&gt; 16</i></td></tr>
<tr><th id="413">413</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">///   11 -&gt; 24</i></td></tr>
<tr><th id="414">414</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="415">415</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShifterOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShifterOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShifterOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="181MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="181MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="182OpIdx" title='OpIdx' data-type='unsigned int' data-ref="182OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="416">416</th><td>                                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="183Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="183Fixups">Fixups</dfn>,</td></tr>
<tr><th id="417">417</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="184STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="184STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="418">418</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="185MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="185MO">MO</dfn> = <a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#182OpIdx" title='OpIdx' data-ref="182OpIdx">OpIdx</a>);</td></tr>
<tr><th id="419">419</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the shift amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the shift amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 419, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#185MO" title='MO' data-ref="185MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the shift amount!"</q>);</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <b>switch</b> (<a class="local col5 ref" href="#185MO" title='MO' data-ref="185MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="422">422</th><td>  <b>default</b>:</td></tr>
<tr><th id="423">423</th><td>    <b>break</b>;</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="427">427</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> <var>24</var>:</td></tr>
<tr><th id="431">431</th><td>    <b>return</b> <var>3</var>;</td></tr>
<tr><th id="432">432</th><td>  }</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid value for vector shift amount!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 434)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid value for vector shift amount!"</q>);</td></tr>
<tr><th id="435">435</th><td>}</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25getFixedPointScaleOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getFixedPointScaleOpValue - Return the encoded value for the</i></td></tr>
<tr><th id="438">438</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25getFixedPointScaleOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// FP-to-fixed-point scale factor.</i></td></tr>
<tr><th id="439">439</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25getFixedPointScaleOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getFixedPointScaleOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getFixedPointScaleOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25getFixedPointScaleOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getFixedPointScaleOpValue</dfn>(</td></tr>
<tr><th id="440">440</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="186MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="186MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="187OpIdx" title='OpIdx' data-type='unsigned int' data-ref="187OpIdx">OpIdx</dfn>, <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="188Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="188Fixups">Fixups</dfn>,</td></tr>
<tr><th id="441">441</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="189STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="189STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="442">442</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="190MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="190MO">MO</dfn> = <a class="local col6 ref" href="#186MI" title='MI' data-ref="186MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#187OpIdx" title='OpIdx' data-ref="187OpIdx">OpIdx</a>);</td></tr>
<tr><th id="443">443</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 443, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#190MO" title='MO' data-ref="190MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="444">444</th><td>  <b>return</b> <var>64</var> - <a class="local col0 ref" href="#190MO" title='MO' data-ref="190MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="445">445</th><td>}</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="448">448</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR64OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR64OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR64OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR64OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftR64OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="191MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="191MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="192OpIdx" title='OpIdx' data-type='unsigned int' data-ref="192OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="449">449</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="193Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="193Fixups">Fixups</dfn>,</td></tr>
<tr><th id="450">450</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="194STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="194STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="451">451</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="195MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="195MO">MO</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#192OpIdx" title='OpIdx' data-ref="192OpIdx">OpIdx</a>);</td></tr>
<tr><th id="452">452</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 452, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#195MO" title='MO' data-ref="195MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="453">453</th><td>  <b>return</b> <var>64</var> - <a class="local col5 ref" href="#195MO" title='MO' data-ref="195MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="457">457</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR32OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR32OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftR32OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="196MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="197OpIdx" title='OpIdx' data-type='unsigned int' data-ref="197OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="458">458</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="198Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="198Fixups">Fixups</dfn>,</td></tr>
<tr><th id="459">459</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="199STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="199STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="460">460</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="200MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="200MO">MO</dfn> = <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#197OpIdx" title='OpIdx' data-ref="197OpIdx">OpIdx</a>);</td></tr>
<tr><th id="461">461</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 461, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#200MO" title='MO' data-ref="200MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="462">462</th><td>  <b>return</b> <var>32</var> - <a class="local col0 ref" href="#200MO" title='MO' data-ref="200MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="463">463</th><td>}</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="466">466</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR16OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR16OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftR16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftR16OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="201MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="201MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="202OpIdx" title='OpIdx' data-type='unsigned int' data-ref="202OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="467">467</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="203Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="203Fixups">Fixups</dfn>,</td></tr>
<tr><th id="468">468</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="204STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="204STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="469">469</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="205MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="205MO">MO</dfn> = <a class="local col1 ref" href="#201MI" title='MI' data-ref="201MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#202OpIdx" title='OpIdx' data-ref="202OpIdx">OpIdx</a>);</td></tr>
<tr><th id="470">470</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 470, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#205MO" title='MO' data-ref="205MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="471">471</th><td>  <b>return</b> <var>16</var> - <a class="local col5 ref" href="#205MO" title='MO' data-ref="205MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="475">475</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShiftR8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR8OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftR8OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShiftR8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftR8OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="206MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="206MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="207OpIdx" title='OpIdx' data-type='unsigned int' data-ref="207OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="476">476</th><td>                                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="208Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="208Fixups">Fixups</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="209STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="209STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="478">478</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="210MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="210MO">MO</dfn> = <a class="local col6 ref" href="#206MI" title='MI' data-ref="206MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#207OpIdx" title='OpIdx' data-ref="207OpIdx">OpIdx</a>);</td></tr>
<tr><th id="479">479</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 479, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="480">480</th><td>  <b>return</b> <var>8</var> - <a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="481">481</th><td>}</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="484">484</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL64OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL64OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL64OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL64OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftL64OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="211MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="211MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="212OpIdx" title='OpIdx' data-type='unsigned int' data-ref="212OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="485">485</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="213Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="213Fixups">Fixups</dfn>,</td></tr>
<tr><th id="486">486</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="214STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="214STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="487">487</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="215MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="215MO">MO</dfn> = <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#212OpIdx" title='OpIdx' data-ref="212OpIdx">OpIdx</a>);</td></tr>
<tr><th id="488">488</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 488, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#215MO" title='MO' data-ref="215MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="489">489</th><td>  <b>return</b> <a class="local col5 ref" href="#215MO" title='MO' data-ref="215MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() - <var>64</var>;</td></tr>
<tr><th id="490">490</th><td>}</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="493">493</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL32OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL32OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftL32OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="216MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="216MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="217OpIdx" title='OpIdx' data-type='unsigned int' data-ref="217OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="494">494</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="218Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="218Fixups">Fixups</dfn>,</td></tr>
<tr><th id="495">495</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="219STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="219STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="496">496</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="220MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="220MO">MO</dfn> = <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#217OpIdx" title='OpIdx' data-ref="217OpIdx">OpIdx</a>);</td></tr>
<tr><th id="497">497</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 497, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="498">498</th><td>  <b>return</b> <a class="local col0 ref" href="#220MO" title='MO' data-ref="220MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() - <var>32</var>;</td></tr>
<tr><th id="499">499</th><td>}</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="502">502</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL16OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL16OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getVecShiftL16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftL16OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="221MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="221MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="222OpIdx" title='OpIdx' data-type='unsigned int' data-ref="222OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="503">503</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="223Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="223Fixups">Fixups</dfn>,</td></tr>
<tr><th id="504">504</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="224STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="224STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="505">505</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="225MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="225MO">MO</dfn> = <a class="local col1 ref" href="#221MI" title='MI' data-ref="221MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#222OpIdx" title='OpIdx' data-ref="222OpIdx">OpIdx</a>);</td></tr>
<tr><th id="506">506</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 506, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#225MO" title='MO' data-ref="225MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="507">507</th><td>  <b>return</b> <a class="local col5 ref" href="#225MO" title='MO' data-ref="225MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() - <var>16</var>;</td></tr>
<tr><th id="508">508</th><td>}</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="511">511</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShiftL8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL8OpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getVecShiftL8OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter20getVecShiftL8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getVecShiftL8OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="226MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="226MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="227OpIdx" title='OpIdx' data-type='unsigned int' data-ref="227OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="512">512</th><td>                                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="228Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="228Fixups">Fixups</dfn>,</td></tr>
<tr><th id="513">513</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="229STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="229STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="514">514</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="230MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="230MO">MO</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#227OpIdx" title='OpIdx' data-ref="227OpIdx">OpIdx</a>);</td></tr>
<tr><th id="515">515</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the scale amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the scale amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 515, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#230MO" title='MO' data-ref="230MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value for the scale amount!"</q>);</td></tr>
<tr><th id="516">516</th><td>  <b>return</b> <a class="local col0 ref" href="#230MO" title='MO' data-ref="230MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() - <var>8</var>;</td></tr>
<tr><th id="517">517</th><td>}</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="520">520</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter13getImm8OptLslERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getImm8OptLsl' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getImm8OptLsl(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter13getImm8OptLslERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getImm8OptLsl</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="231MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="231MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="232OpIdx" title='OpIdx' data-type='unsigned int' data-ref="232OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="521">521</th><td>                                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="233Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="233Fixups">Fixups</dfn>,</td></tr>
<tr><th id="522">522</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="234STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="234STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="523">523</th><td>  <i>// Test shift</i></td></tr>
<tr><th id="524">524</th><td>  <em>auto</em> <dfn class="local col5 decl" id="235ShiftOpnd" title='ShiftOpnd' data-type='long' data-ref="235ShiftOpnd">ShiftOpnd</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#232OpIdx" title='OpIdx' data-ref="232OpIdx">OpIdx</a> + <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="525">525</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AArch64_AM::getShiftType(ShiftOpnd) == AArch64_AM::LSL &amp;&amp; &quot;Unexpected shift type for imm8_opt_lsl immediate.&quot;) ? void (0) : __assert_fail (&quot;AArch64_AM::getShiftType(ShiftOpnd) == AArch64_AM::LSL &amp;&amp; \&quot;Unexpected shift type for imm8_opt_lsl immediate.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 526, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AArch64_AM::<a class="ref" href="AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML12getShiftTypeEj" title='llvm::AArch64_AM::getShiftType' data-ref="_ZN4llvm10AArch64_AML12getShiftTypeEj">getShiftType</a>(<a class="local col5 ref" href="#235ShiftOpnd" title='ShiftOpnd' data-ref="235ShiftOpnd">ShiftOpnd</a>) == AArch64_AM::<a class="enum" href="AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType::LSL" title='llvm::AArch64_AM::ShiftExtendType::LSL' data-ref="llvm::AArch64_AM::ShiftExtendType::LSL">LSL</a> &amp;&amp;</td></tr>
<tr><th id="526">526</th><td>         <q>"Unexpected shift type for imm8_opt_lsl immediate."</q>);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="236ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="236ShiftVal">ShiftVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col5 ref" href="#235ShiftOpnd" title='ShiftOpnd' data-ref="235ShiftOpnd">ShiftOpnd</a>);</td></tr>
<tr><th id="529">529</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ShiftVal == 0 || ShiftVal == 8) &amp;&amp; &quot;Unexpected shift value for imm8_opt_lsl immediate.&quot;) ? void (0) : __assert_fail (&quot;(ShiftVal == 0 || ShiftVal == 8) &amp;&amp; \&quot;Unexpected shift value for imm8_opt_lsl immediate.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 530, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#236ShiftVal" title='ShiftVal' data-ref="236ShiftVal">ShiftVal</a> == <var>0</var> || <a class="local col6 ref" href="#236ShiftVal" title='ShiftVal' data-ref="236ShiftVal">ShiftVal</a> == <var>8</var>) &amp;&amp;</td></tr>
<tr><th id="530">530</th><td>         <q>"Unexpected shift value for imm8_opt_lsl immediate."</q>);</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <i>// Test immediate</i></td></tr>
<tr><th id="533">533</th><td>  <em>auto</em> <dfn class="local col7 decl" id="237Immediate" title='Immediate' data-type='long' data-ref="237Immediate">Immediate</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#232OpIdx" title='OpIdx' data-ref="232OpIdx">OpIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="534">534</th><td>  <b>return</b> (<a class="local col7 ref" href="#237Immediate" title='Immediate' data-ref="237Immediate">Immediate</a> &amp; <var>0xff</var>) | (<a class="local col6 ref" href="#236ShiftVal" title='ShiftVal' data-ref="236ShiftVal">ShiftVal</a> == <var>0</var> ? <var>0</var> : (<var>1</var> &lt;&lt; <a class="local col6 ref" href="#236ShiftVal" title='ShiftVal' data-ref="236ShiftVal">ShiftVal</a>));</td></tr>
<tr><th id="535">535</th><td>}</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="538">538</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter15getSVEIncDecImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getSVEIncDecImm' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getSVEIncDecImm(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter15getSVEIncDecImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSVEIncDecImm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="238MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="238MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="239OpIdx" title='OpIdx' data-type='unsigned int' data-ref="239OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="539">539</th><td>                                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="240Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="240Fixups">Fixups</dfn>,</td></tr>
<tr><th id="540">540</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="241STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="241STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="541">541</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="242MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="242MO">MO</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#239OpIdx" title='OpIdx' data-ref="239OpIdx">OpIdx</a>);</td></tr>
<tr><th id="542">542</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 542, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#242MO" title='MO' data-ref="242MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Expected an immediate value!"</q>);</td></tr>
<tr><th id="543">543</th><td>  <i>// Normalize 1-16 range to 0-15.</i></td></tr>
<tr><th id="544">544</th><td>  <b>return</b> <a class="local col2 ref" href="#242MO" title='MO' data-ref="242MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() - <var>1</var>;</td></tr>
<tr><th id="545">545</th><td>}</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24getMoveVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getMoveVecShifterOpValue - Return the encoded value for the vector move</i></td></tr>
<tr><th id="548">548</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24getMoveVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// shifter (MSL).</i></td></tr>
<tr><th id="549">549</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24getMoveVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getMoveVecShifterOpValue' data-type='uint32_t (anonymous namespace)::AArch64MCCodeEmitter::getMoveVecShifterOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24getMoveVecShifterOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMoveVecShifterOpValue</dfn>(</td></tr>
<tr><th id="550">550</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="243MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="243MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="244OpIdx" title='OpIdx' data-type='unsigned int' data-ref="244OpIdx">OpIdx</dfn>, <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="245Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="245Fixups">Fixups</dfn>,</td></tr>
<tr><th id="551">551</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="246STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="246STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="552">552</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="247MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="247MO">MO</dfn> = <a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#244OpIdx" title='OpIdx' data-ref="244OpIdx">OpIdx</a>);</td></tr>
<tr><th id="553">553</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;Expected an immediate value for the move shift amount!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;Expected an immediate value for the move shift amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 554, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#247MO" title='MO' data-ref="247MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="554">554</th><td>         <q>"Expected an immediate value for the move shift amount!"</q>);</td></tr>
<tr><th id="555">555</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248ShiftVal" title='ShiftVal' data-type='unsigned int' data-ref="248ShiftVal">ShiftVal</dfn> = <span class="namespace">AArch64_AM::</span><a class="ref" href="AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col7 ref" href="#247MO" title='MO' data-ref="247MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="556">556</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ShiftVal == 8 || ShiftVal == 16) &amp;&amp; &quot;Invalid shift amount!&quot;) ? void (0) : __assert_fail (&quot;(ShiftVal == 8 || ShiftVal == 16) &amp;&amp; \&quot;Invalid shift amount!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp&quot;, 556, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#248ShiftVal" title='ShiftVal' data-ref="248ShiftVal">ShiftVal</a> == <var>8</var> || <a class="local col8 ref" href="#248ShiftVal" title='ShiftVal' data-ref="248ShiftVal">ShiftVal</a> == <var>16</var>) &amp;&amp; <q>"Invalid shift amount!"</q>);</td></tr>
<tr><th id="557">557</th><td>  <b>return</b> <a class="local col8 ref" href="#248ShiftVal" title='ShiftVal' data-ref="248ShiftVal">ShiftVal</a> == <var>8</var> ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter7fixMOVZERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::fixMOVZ' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::fixMOVZ(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter7fixMOVZERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">fixMOVZ</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="249MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="249MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="250EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="250EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="561">561</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="251STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="251STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>  <i>// If one of the signed fixup kinds is applied to a MOVZ instruction, the</i></td></tr>
<tr><th id="563">563</th><td><i>  // eventual result could be either a MOVZ or a MOVN. It's the MCCodeEmitter's</i></td></tr>
<tr><th id="564">564</th><td><i>  // job to ensure that any bits possibly affected by this are 0. This means we</i></td></tr>
<tr><th id="565">565</th><td><i>  // must zero out bit 30 (essentially emitting a MOVN).</i></td></tr>
<tr><th id="566">566</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col2 decl" id="252UImm16MO" title='UImm16MO' data-type='llvm::MCOperand' data-ref="252UImm16MO">UImm16MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col9 ref" href="#249MI" title='MI' data-ref="249MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <i>// Nothing to do if there's no fixup.</i></td></tr>
<tr><th id="569">569</th><td>  <b>if</b> (<a class="local col2 ref" href="#252UImm16MO" title='UImm16MO' data-ref="252UImm16MO">UImm16MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="570">570</th><td>    <b>return</b> <a class="local col0 ref" href="#250EncodedValue" title='EncodedValue' data-ref="250EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <em>const</em> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a> *<dfn class="local col3 decl" id="253A64E" title='A64E' data-type='const llvm::AArch64MCExpr *' data-ref="253A64E">A64E</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>&gt;(<a class="local col2 ref" href="#252UImm16MO" title='UImm16MO' data-ref="252UImm16MO">UImm16MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>());</td></tr>
<tr><th id="573">573</th><td>  <b>switch</b> (<a class="local col3 ref" href="#253A64E" title='A64E' data-ref="253A64E">A64E</a>-&gt;<a class="ref" href="AArch64MCExpr.h.html#_ZNK4llvm13AArch64MCExpr7getKindEv" title='llvm::AArch64MCExpr::getKind' data-ref="_ZNK4llvm13AArch64MCExpr7getKindEv">getKind</a>()) {</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G2" title='llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G2' data-ref="llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G2">VK_DTPREL_G2</a>:</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G1" title='llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G1' data-ref="llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G1">VK_DTPREL_G1</a>:</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G0" title='llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G0' data-ref="llvm::AArch64MCExpr::VariantKind::VK_DTPREL_G0">VK_DTPREL_G0</a>:</td></tr>
<tr><th id="577">577</th><td>  <b>case</b> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_GOTTPREL_G1" title='llvm::AArch64MCExpr::VariantKind::VK_GOTTPREL_G1' data-ref="llvm::AArch64MCExpr::VariantKind::VK_GOTTPREL_G1">VK_GOTTPREL_G1</a>:</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_TPREL_G2" title='llvm::AArch64MCExpr::VariantKind::VK_TPREL_G2' data-ref="llvm::AArch64MCExpr::VariantKind::VK_TPREL_G2">VK_TPREL_G2</a>:</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_TPREL_G1" title='llvm::AArch64MCExpr::VariantKind::VK_TPREL_G1' data-ref="llvm::AArch64MCExpr::VariantKind::VK_TPREL_G1">VK_TPREL_G1</a>:</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <a class="type" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr" title='llvm::AArch64MCExpr' data-ref="llvm::AArch64MCExpr">AArch64MCExpr</a>::<a class="enum" href="AArch64MCExpr.h.html#llvm::AArch64MCExpr::VariantKind::VK_TPREL_G0" title='llvm::AArch64MCExpr::VariantKind::VK_TPREL_G0' data-ref="llvm::AArch64MCExpr::VariantKind::VK_TPREL_G0">VK_TPREL_G0</a>:</td></tr>
<tr><th id="581">581</th><td>    <b>return</b> <a class="local col0 ref" href="#250EncodedValue" title='EncodedValue' data-ref="250EncodedValue">EncodedValue</a> &amp; ~(<var>1u</var> &lt;&lt; <var>30</var>);</td></tr>
<tr><th id="582">582</th><td>  <b>default</b>:</td></tr>
<tr><th id="583">583</th><td>    <i>// Nothing to do for an unsigned fixup.</i></td></tr>
<tr><th id="584">584</th><td>    <b>return</b> <a class="local col0 ref" href="#250EncodedValue" title='EncodedValue' data-ref="250EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="585">585</th><td>  }</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <b>return</b> <a class="local col0 ref" href="#250EncodedValue" title='EncodedValue' data-ref="250EncodedValue">EncodedValue</a> &amp; ~(<var>1u</var> &lt;&lt; <var>30</var>);</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::AArch64MCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="254MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="254MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="255OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="255OS">OS</dfn>,</td></tr>
<tr><th id="592">592</th><td>                                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="256Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="256Fixups">Fixups</dfn>,</td></tr>
<tr><th id="593">593</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="257STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="257STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="594">594</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE" title='(anonymous namespace)::AArch64MCCodeEmitter::verifyInstructionPredicates' data-use='c' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter27verifyInstructionPredicatesERKN4llvm6MCInstERKNS1_13FeatureBitsetE">verifyInstructionPredicates</a>(<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>,</td></tr>
<tr><th id="595">595</th><td>                              <a class="tu member" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::AArch64MCCodeEmitter::computeAvailableFeatures' data-use='c' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter24computeAvailableFeaturesERKN4llvm13FeatureBitsetE">computeAvailableFeatures</a>(<a class="local col7 ref" href="#257STI" title='STI' data-ref="257STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()));</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;TLSDESCCALL&apos; in namespace &apos;llvm::AArch64&apos;">TLSDESCCALL</span>) {</td></tr>
<tr><th id="598">598</th><td>    <i>// This is a directive which applies an R_AARCH64_TLSDESC_CALL to the</i></td></tr>
<tr><th id="599">599</th><td><i>    // following (BLR) instruction. It doesn't emit any code itself so it</i></td></tr>
<tr><th id="600">600</th><td><i>    // doesn't go through the normal TableGenerated channels.</i></td></tr>
<tr><th id="601">601</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col8 decl" id="258Fixup" title='Fixup' data-type='llvm::MCFixupKind' data-ref="258Fixup">Fixup</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">AArch64::</span><a class="enum" href="AArch64FixupKinds.h.html#llvm::AArch64::Fixups::fixup_aarch64_tlsdesc_call" title='llvm::AArch64::Fixups::fixup_aarch64_tlsdesc_call' data-ref="llvm::AArch64::Fixups::fixup_aarch64_tlsdesc_call">fixup_aarch64_tlsdesc_call</a>);</td></tr>
<tr><th id="602">602</th><td>    <a class="local col6 ref" href="#256Fixups" title='Fixups' data-ref="256Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col8 ref" href="#258Fixup" title='Fixup' data-ref="258Fixup">Fixup</a>));</td></tr>
<tr><th id="603">603</th><td>    <b>return</b>;</td></tr>
<tr><th id="604">604</th><td>  } <b>else</b> <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;CompilerBarrier&apos; in namespace &apos;llvm::AArch64&apos;">CompilerBarrier</span>) {</td></tr>
<tr><th id="605">605</th><td>    <i>// This just prevents the compiler from reordering accesses, no actual code.</i></td></tr>
<tr><th id="606">606</th><td>    <b>return</b>;</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="259Binary" title='Binary' data-type='uint64_t' data-ref="259Binary">Binary</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::getBinaryCodeForInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#256Fixups" title='Fixups' data-ref="256Fixups">Fixups</a></span>, <a class="local col7 ref" href="#257STI" title='STI' data-ref="257STI">STI</a>);</td></tr>
<tr><th id="610">610</th><td>  <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/EndianStream.h.html#_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE" title='llvm::support::endian::write' data-ref="_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE">write</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#255OS" title='OS' data-ref="255OS">OS</a></span>, <a class="local col9 ref" href="#259Binary" title='Binary' data-ref="259Binary">Binary</a>, <span class="namespace">support::</span><a class="enum" href="../../../../include/llvm/Support/Endian.h.html#llvm::support::endianness::little" title='llvm::support::endianness::little' data-ref="llvm::support::endianness::little">little</a>);</td></tr>
<tr><th id="611">611</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#38" title='MCNumEmitted' data-ref="MCNumEmitted">MCNumEmitted</a>; <i>// Keep track of the # of mi's emitted.</i></td></tr>
<tr><th id="612">612</th><td>}</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><em>unsigned</em></td></tr>
<tr><th id="615">615</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter10fixMulHighERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::fixMulHigh' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::fixMulHigh(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter10fixMulHighERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">fixMulHigh</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="260MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="260MI">MI</dfn>,</td></tr>
<tr><th id="616">616</th><td>                                 <em>unsigned</em> <dfn class="local col1 decl" id="261EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="261EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="617">617</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="262STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="262STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="618">618</th><td>  <i>// The Ra field of SMULH and UMULH is unused: it should be assembled as 31</i></td></tr>
<tr><th id="619">619</th><td><i>  // (i.e. all bits 1) but is ignored by the processor.</i></td></tr>
<tr><th id="620">620</th><td>  <a class="local col1 ref" href="#261EncodedValue" title='EncodedValue' data-ref="261EncodedValue">EncodedValue</a> |= <var>0x1f</var> &lt;&lt; <var>10</var>;</td></tr>
<tr><th id="621">621</th><td>  <b>return</b> <a class="local col1 ref" href="#261EncodedValue" title='EncodedValue' data-ref="261EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="622">622</th><td>}</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><b>template</b>&lt;<em>int</em> hasRs, <em>int</em> hasRt2&gt; <em>unsigned</em></td></tr>
<tr><th id="625">625</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21fixLoadStoreExclusiveERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::fixLoadStoreExclusive' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::fixLoadStoreExclusive(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter21fixLoadStoreExclusiveERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">fixLoadStoreExclusive</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="263MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="263MI">MI</dfn>,</td></tr>
<tr><th id="626">626</th><td>                                            <em>unsigned</em> <dfn class="local col4 decl" id="264EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="264EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="627">627</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="265STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="265STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="628">628</th><td>  <b>if</b> (!<a class="tu ref" href="#hasRs" title='hasRs' data-use='r' data-ref="hasRs">hasRs</a>) <a class="local col4 ref" href="#264EncodedValue" title='EncodedValue' data-ref="264EncodedValue">EncodedValue</a> |= <var>0x001F0000</var>;</td></tr>
<tr><th id="629">629</th><td>  <b>if</b> (!<a class="tu ref" href="#hasRt2" title='hasRt2' data-use='r' data-ref="hasRt2">hasRt2</a>) <a class="local col4 ref" href="#264EncodedValue" title='EncodedValue' data-ref="264EncodedValue">EncodedValue</a> |= <var>0x00007C00</var>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <b>return</b> <a class="local col4 ref" href="#264EncodedValue" title='EncodedValue' data-ref="264EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="632">632</th><td>}</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25fixOneOperandFPComparisonERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::AArch64MCCodeEmitter::fixOneOperandFPComparison' data-type='unsigned int (anonymous namespace)::AArch64MCCodeEmitter::fixOneOperandFPComparison(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_120AArch64MCCodeEmitter25fixOneOperandFPComparisonERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">fixOneOperandFPComparison</dfn>(</td></tr>
<tr><th id="635">635</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="266MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="266MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="267EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="267EncodedValue">EncodedValue</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="268STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="268STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="636">636</th><td>  <i>// The Rm field of FCMP and friends is unused - it should be assembled</i></td></tr>
<tr><th id="637">637</th><td><i>  // as 0, but is ignored by the processor.</i></td></tr>
<tr><th id="638">638</th><td>  <a class="local col7 ref" href="#267EncodedValue" title='EncodedValue' data-ref="267EncodedValue">EncodedValue</a> &amp;= ~(<var>0x1f</var> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="639">639</th><td>  <b>return</b> <a class="local col7 ref" href="#267EncodedValue" title='EncodedValue' data-ref="267EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="640">640</th><td>}</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/ENABLE_INSTR_PREDICATE_VERIFIER" data-ref="_M/ENABLE_INSTR_PREDICATE_VERIFIER">ENABLE_INSTR_PREDICATE_VERIFIER</dfn></u></td></tr>
<tr><th id="643">643</th><td><u>#include <span class='error' title="&apos;AArch64GenMCCodeEmitter.inc&apos; file not found">"AArch64GenMCCodeEmitter.inc"</span></u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createAArch64MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createAArch64MCCodeEmitter' data-ref="_ZN4llvm26createAArch64MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createAArch64MCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col9 decl" id="269MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="269MCII">MCII</dfn>,</td></tr>
<tr><th id="646">646</th><td>                                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col0 decl" id="270MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="270MRI">MRI</dfn>,</td></tr>
<tr><th id="647">647</th><td>                                                <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col1 decl" id="271Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="271Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="648">648</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64MCCodeEmitter" title='(anonymous namespace)::AArch64MCCodeEmitter' data-ref="(anonymousnamespace)::AArch64MCCodeEmitter">AArch64MCCodeEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120AArch64MCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextE" title='(anonymous namespace)::AArch64MCCodeEmitter::AArch64MCCodeEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_120AArch64MCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextE">(</a><a class="local col9 ref" href="#269MCII" title='MCII' data-ref="269MCII">MCII</a>, <a class="local col1 ref" href="#271Ctx" title='Ctx' data-ref="271Ctx">Ctx</a>);</td></tr>
<tr><th id="649">649</th><td>}</td></tr>
<tr><th id="650">650</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
