xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,
bit_reversal.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/bit_reversed_address_0_1/src/bit_reversal.v,
bit_reversed_address_0.v,verilog,xil_defaultlib,../../../../fft_test.gen/sources_1/ip/bit_reversed_address_0_1/sim/bit_reversed_address_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
