# CADD Lab projects written using XILINX Vivado TOOL

Repository of Vivado projects.\
Semester - 3\
Year - 2021

## Programming languages used

- System Verilog (for the design source)
- Verilog (for the Test benches)

## Properties of the programming device used

- Name:  Basys 3 Artix-7 FPGA Board
- Family: Artix-7
- Package: cpg-236
- Speed grade: -1
- Part Name: `xc7a35tcpg236-1`

## List of projects

- [Basic Logic gates and Universal gates.](https://github.com/0xcabrex/caddLab/tree/master/PES1UG20EC002)
- [MUX](https://github.com/0xcabrex/caddLab/tree/master/mux) and [DEMUX](https://github.com/0xcabrex/caddLab/tree/master/demux_1x4) (4:1 and 1:4).
- [Encoder](https://github.com/0xcabrex/caddLab/tree/master/encoder_8to3), [Priority Encoder](https://github.com/0xcabrex/caddLab/tree/master/encoder_8x1_priority) and [Decoder](https://github.com/0xcabrex/caddLab/tree/master/decoder_3x8).
- [Full Adder](https://github.com/0xcabrex/caddLab/tree/master/full_adder) and [Converter](https://github.com/0xcabrex/caddLab/tree/master/bin_to_dec).
- [D Latch](https://github.com/0xcabrex/caddLab/tree/master/dlatch) and [JK Flip Flop](https://github.com/0xcabrex/caddLab/tree/master/jkflipflop).
- [Asynchronous](https://github.com/0xcabrex/caddLab/tree/master/async_counter) and [Synchronous Counters](https://github.com/0xcabrex/caddLab/tree/master/synchronous_counter).
- [Accumulator](https://github.com/0xcabrex/caddLab/tree/master/Accumulator_ap).
- [Multiplier](https://github.com/0xcabrex/caddLab/tree/master/Array_Multiplier_ap).
- Moore ([One-Hot sequence detector](https://github.com/0xcabrex/caddLab/tree/master/One_Hot_State_Encoding_Moore_Sequence_Detector) and [sequence detector](https://github.com/0xcabrex/caddLab/tree/master/Moore_Sequence_Detector)) and [Mealy sequence detector](https://github.com/0xcabrex/caddLab/tree/master/Mealy_Sequence_Detector).
- Design of [memory block](https://github.com/0xcabrex/caddLab/tree/master/Memory_Block) (32x4 RAM).

The names have been listed in the order with which they have been written in the lab record.


## Location for the source code of the projects

If the project name is `project_name`:
- Design source: `project_name/project_name.srcs/sources_1/new`
- Test Benches: `project_name/project_name.srcs/sim_1/new`
- Constraint file: `project_name/project_name.srcs/constrs_1/new`


The necessary printouts are present in the [printouts](https://github.com/0xcabrex/caddLab/tree/master/printouts) folder.

[Download](https://www.xilinx.com/support/download.html) XILINX Vivado here