
slot-machine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6fc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000374  0800a89c  0800a89c  0000b89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac10  0800ac10  0000c078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ac10  0800ac10  0000bc10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac18  0800ac18  0000c078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac18  0800ac18  0000bc18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac1c  0800ac1c  0000bc1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800ac20  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000cd14  20000078  0800ac98  0000c078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000cd8c  0800ac98  0000cd8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020055  00000000  00000000  0000c0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c31  00000000  00000000  0002c0fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c50  00000000  00000000  00030d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001602  00000000  00000000  00032980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c85f  00000000  00000000  00033f82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000215e4  00000000  00000000  000507e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4dd8  00000000  00000000  00071dc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00116b9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000081e8  00000000  00000000  00116be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011edc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a884 	.word	0x0800a884

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	0800a884 	.word	0x0800a884

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <LCD_WriteByte>:
	*							Zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_WriteByte( uint8_t bt ){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af02      	add	r7, sp, #8
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	
	#if defined (LCD1602_I2C)
	
		HAL_I2C_Master_Transmit( &LCD_I2C, ADRESS_I2C_LCD, &bt, 1, 1000 );
 80005d6:	1dfa      	adds	r2, r7, #7
 80005d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2301      	movs	r3, #1
 80005e0:	214e      	movs	r1, #78	@ 0x4e
 80005e2:	4803      	ldr	r0, [pc, #12]	@ (80005f0 <LCD_WriteByte+0x24>)
 80005e4:	f003 fd8e 	bl	8004104 <HAL_I2C_Master_Transmit>
		if( bt & 0x80 ){ DB7_GPIO_Port -> BSRR = DB7_Pin;			}	// SET ( HIGH )
		else{	DB7_GPIO_Port -> BSRR = ((uint32_t)DB7_Pin << 16 );	}	// RESET ( LOW )

	#endif
		
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	200080bc 	.word	0x200080bc

080005f4 <LCD_SendCmd_8bit>:
	*							Zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendCmd_8bit( uint8_t bt ){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
	
	LCD_WriteByte( portLcd |= 0x04 );			// Включаем линию Е ставим в 1, активируем дисплей
 80005fe:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	f043 0304 	orr.w	r3, r3, #4
 8000606:	b2da      	uxtb	r2, r3
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800060a:	701a      	strb	r2, [r3, #0]
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ffdb 	bl	80005cc <LCD_WriteByte>
												// Wir schalten Leitung E ein, stellen sie auf 1 und aktivieren das Display
	HAL_Delay( 1 );
 8000616:	2001      	movs	r0, #1
 8000618:	f003 f95a 	bl	80038d0 <HAL_Delay>
	LCD_WriteByte( portLcd | bt );				// Отправляем в дисплей полученный и сдвинутый байт
 800061c:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800061e:	781a      	ldrb	r2, [r3, #0]
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	4313      	orrs	r3, r2
 8000624:	b2db      	uxtb	r3, r3
 8000626:	4618      	mov	r0, r3
 8000628:	f7ff ffd0 	bl	80005cc <LCD_WriteByte>
												// Wir senden das empfangene und verschobene Byte an das Display
	LCD_WriteByte( portLcd &=~ 0x04 );			// Выключаем линию Е ставим в 0, деактивируем дисплей
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	f023 0304 	bic.w	r3, r3, #4
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4b07      	ldr	r3, [pc, #28]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 8000638:	701a      	strb	r2, [r3, #0]
 800063a:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <LCD_SendCmd_8bit+0x60>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ffc4 	bl	80005cc <LCD_WriteByte>
												// Schalten Sie Leitung E aus, stellen Sie sie auf 0, deaktivieren Sie die Anzeige
	HAL_Delay( 1 );
 8000644:	2001      	movs	r0, #1
 8000646:	f003 f943 	bl	80038d0 <HAL_Delay>
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000094 	.word	0x20000094

08000658 <LCD_SendCmd>:
	*							zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendCmd( uint8_t bt ){
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	71fb      	strb	r3, [r7, #7]
	
	bt <<= 4;
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	011b      	lsls	r3, r3, #4
 8000666:	71fb      	strb	r3, [r7, #7]
	LCD_SendCmd_8bit( bt );
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff ffc2 	bl	80005f4 <LCD_SendCmd_8bit>
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <LCD_SendByte>:
	*							Der erste Parameter ist das Datenbyte, der zweite Modus ist RW 1 - Daten senden, 0 - einen Befehl senden
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendByte( uint8_t bt, uint8_t mode ){
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	460a      	mov	r2, r1
 8000682:	71fb      	strb	r3, [r7, #7]
 8000684:	4613      	mov	r3, r2
 8000686:	71bb      	strb	r3, [r7, #6]
	
	if( mode == 0 ){ 
 8000688:	79bb      	ldrb	r3, [r7, #6]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d10c      	bne.n	80006a8 <LCD_SendByte+0x30>
		LCD_WriteByte( portLcd &=~ 0x01 ); // RS = 0;
 800068e:	4b15      	ldr	r3, [pc, #84]	@ (80006e4 <LCD_SendByte+0x6c>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	f023 0301 	bic.w	r3, r3, #1
 8000696:	b2da      	uxtb	r2, r3
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <LCD_SendByte+0x6c>)
 800069a:	701a      	strb	r2, [r3, #0]
 800069c:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <LCD_SendByte+0x6c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff ff93 	bl	80005cc <LCD_WriteByte>
 80006a6:	e00b      	b.n	80006c0 <LCD_SendByte+0x48>
	}	
	else {
		LCD_WriteByte( portLcd |= 0x01 ); // RS = 1;
 80006a8:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006b4:	701a      	strb	r2, [r3, #0]
 80006b6:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <LCD_SendByte+0x6c>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f7ff ff86 	bl	80005cc <LCD_WriteByte>
	}	
	
	
	// Дальше отправка команды или данных двумя пакетами ( делим полученный байт на 2 ) и по 4 бита СТАРШпХ передаем
	// Senden Sie anschließend den Befehl oder die Daten in zwei Paketen (teilen Sie das empfangene Byte durch 2) und übertragen Sie 4 Bits des HIGH-Bits
	uint8_t tempBuf = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	73fb      	strb	r3, [r7, #15]
	tempBuf = bt>>4;			// Сдвигаем полученный байт на 4 позичии и записываем в переменную
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	091b      	lsrs	r3, r3, #4
 80006c8:	73fb      	strb	r3, [r7, #15]
								// Wir verschieben das empfangene Byte um 4 Positionen und schreiben es in eine Variable
	
	LCD_SendCmd( tempBuf );		// Отправляем первые 4 бита полученного байта
 80006ca:	7bfb      	ldrb	r3, [r7, #15]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ffc3 	bl	8000658 <LCD_SendCmd>
								// Wir senden die ersten 4 Bits des empfangenen Bytes
	LCD_SendCmd( bt );	   		// Отправляем последние 4 бита полученного байта
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ffbf 	bl	8000658 <LCD_SendCmd>
								// Wir senden die letzten 4 Bits des empfangenen Bytes
}
 80006da:	bf00      	nop
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000094 	.word	0x20000094

080006e8 <LCD_Init>:
	* @param	( параметры ):	
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_Init(void){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0

//######## вариант инициализации номер 2 #######################################################
//######## Initialisierungsvariante Nr 2 #######################################################	
	// данные пораметры нужны по даташиту экрана -------------------------------------------
	// Diese Parameter werden gemäß dem Datenblatt des Bildschirms benötigt ----------------
	HAL_Delay( 50 );
 80006ec:	2032      	movs	r0, #50	@ 0x32
 80006ee:	f003 f8ef 	bl	80038d0 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 80006f2:	2003      	movs	r0, #3
 80006f4:	f7ff ffb0 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 5 );
 80006f8:	2005      	movs	r0, #5
 80006fa:	f003 f8e9 	bl	80038d0 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 80006fe:	2003      	movs	r0, #3
 8000700:	f7ff ffaa 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 1 );
 8000704:	2001      	movs	r0, #1
 8000706:	f003 f8e3 	bl	80038d0 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 800070a:	2003      	movs	r0, #3
 800070c:	f7ff ffa4 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 10 );
 8000710:	200a      	movs	r0, #10
 8000712:	f003 f8dd 	bl	80038d0 <HAL_Delay>
	
	LCD_SendCmd( 0x02 );	// 0x02 // 4bit mode
 8000716:	2002      	movs	r0, #2
 8000718:	f7ff ff9e 	bl	8000658 <LCD_SendCmd>
	HAL_Delay( 2 );
 800071c:	2002      	movs	r0, #2
 800071e:	f003 f8d7 	bl	80038d0 <HAL_Delay>
	
	//---------------------------------------------------------------------------------
	// режим 4 бит, 2 линии ( для 2004 4 линии ), 0x28 шрифт 5*8 ( либо 0x38 режим 4 бит, 2 линии , шрифт 5*7 )	
	// 4-Bit, 2-Zeilen-Modus (für 2004 4 Zeilen), 0x28 Schriftart 5*8 (oder 0x38 4-Bit, 2-Zeilen-Modus, 5*7 Schriftart)
	LCD_SendByte( 0x38, 0 );	
 8000722:	2100      	movs	r1, #0
 8000724:	2038      	movs	r0, #56	@ 0x38
 8000726:	f7ff ffa7 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 800072a:	2002      	movs	r0, #2
 800072c:	f003 f8d0 	bl	80038d0 <HAL_Delay>
	//---------------------------------------------------------------------------------
	
	LCD_SendByte( 0x02, 0 );	// возвращаем курсор в 0 позицию - Cursor auf Position 0 zurücksetzen
 8000730:	2100      	movs	r1, #0
 8000732:	2002      	movs	r0, #2
 8000734:	f7ff ffa0 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000738:	2002      	movs	r0, #2
 800073a:	f003 f8c9 	bl	80038d0 <HAL_Delay>
	LCD_SendByte( 0x0C, 0 );	// дисплей активируем без курсора - Anzeige ohne Cursor aktivieren
 800073e:	2100      	movs	r1, #0
 8000740:	200c      	movs	r0, #12
 8000742:	f7ff ff99 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000746:	2002      	movs	r0, #2
 8000748:	f003 f8c2 	bl	80038d0 <HAL_Delay>
	LCD_SendByte( 0x01, 0 );	// очищаем дисплей - Display löschen
 800074c:	2100      	movs	r1, #0
 800074e:	2001      	movs	r0, #1
 8000750:	f7ff ff92 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 2 );
 8000754:	2002      	movs	r0, #2
 8000756:	f003 f8bb 	bl	80038d0 <HAL_Delay>
	LCD_SendByte( 0x06, 0 );	// пишем в лево - Wir schreiben nach links
 800075a:	2100      	movs	r1, #0
 800075c:	2006      	movs	r0, #6
 800075e:	f7ff ff8b 	bl	8000678 <LCD_SendByte>
	HAL_Delay( 1 );
 8000762:	2001      	movs	r0, #1
 8000764:	f003 f8b4 	bl	80038d0 <HAL_Delay>
	//---------------------------------------------------------------------------------
	
	LCD_WriteByte( portLcd |= 0x08 );	// Включаем подсветку - Hintergrundbeleuchtung einschalten 
 8000768:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <LCD_Init+0xb4>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	f043 0308 	orr.w	r3, r3, #8
 8000770:	b2da      	uxtb	r2, r3
 8000772:	4b0a      	ldr	r3, [pc, #40]	@ (800079c <LCD_Init+0xb4>)
 8000774:	701a      	strb	r2, [r3, #0]
 8000776:	4b09      	ldr	r3, [pc, #36]	@ (800079c <LCD_Init+0xb4>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ff26 	bl	80005cc <LCD_WriteByte>
	LCD_WriteByte (portLcd &=~ 0x02 );	// устанавливаем в режим записи ( чтобы отправлять данные или команды )
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <LCD_Init+0xb4>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	f023 0302 	bic.w	r3, r3, #2
 8000788:	b2da      	uxtb	r2, r3
 800078a:	4b04      	ldr	r3, [pc, #16]	@ (800079c <LCD_Init+0xb4>)
 800078c:	701a      	strb	r2, [r3, #0]
 800078e:	4b03      	ldr	r3, [pc, #12]	@ (800079c <LCD_Init+0xb4>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff ff1a 	bl	80005cc <LCD_WriteByte>
										// auf Schreibmodus einstellen (zum Senden von Daten oder Befehlen)
	//---------------------------------------------------------------------------------	
	
//###############################################################################################
}
 8000798:	bf00      	nop
 800079a:	bd80      	pop	{r7, pc}
 800079c:	20000094 	.word	0x20000094

080007a0 <LCD_PrintString>:
	*				 String
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_PrintString( char* str ){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

	#ifndef	FONT_CYRILLIC
		uint8_t i = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	73fb      	strb	r3, [r7, #15]
		
		while( str[i] != 0 ){
 80007ac:	e00a      	b.n	80007c4 <LCD_PrintString+0x24>
			LCD_SendByte( str[i], 1 );
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	4413      	add	r3, r2
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2101      	movs	r1, #1
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff ff5d 	bl	8000678 <LCD_SendByte>
			i++;
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	3301      	adds	r3, #1
 80007c2:	73fb      	strb	r3, [r7, #15]
		while( str[i] != 0 ){
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	4413      	add	r3, r2
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d1ee      	bne.n	80007ae <LCD_PrintString+0xe>
			}
			// увеличеваем индекс
			i++;
		}
	#endif
}
 80007d0:	bf00      	nop
 80007d2:	bf00      	nop
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}

080007da <LCD_Clear>:
	* @param	( параметры ):	
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_Clear(void){
 80007da:	b580      	push	{r7, lr}
 80007dc:	af00      	add	r7, sp, #0
	
	LCD_SendByte( 0x01, 0 );
 80007de:	2100      	movs	r1, #0
 80007e0:	2001      	movs	r0, #1
 80007e2:	f7ff ff49 	bl	8000678 <LCD_SendByte>
	HAL_Delay(2);
 80007e6:	2002      	movs	r0, #2
 80007e8:	f003 f872 	bl	80038d0 <HAL_Delay>
}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <LCD_SetCursor>:
	*							(1- Parameter Spalte, 2. Zeile, Start mit 0)
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_SetCursor( uint8_t x, uint8_t y ){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	460a      	mov	r2, r1
 80007fa:	71fb      	strb	r3, [r7, #7]
 80007fc:	4613      	mov	r3, r2
 80007fe:	71bb      	strb	r3, [r7, #6]
	
	switch( y ){
 8000800:	79bb      	ldrb	r3, [r7, #6]
 8000802:	2b03      	cmp	r3, #3
 8000804:	d846      	bhi.n	8000894 <LCD_SetCursor+0xa4>
 8000806:	a201      	add	r2, pc, #4	@ (adr r2, 800080c <LCD_SetCursor+0x1c>)
 8000808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800080c:	0800081d 	.word	0x0800081d
 8000810:	08000835 	.word	0x08000835
 8000814:	08000855 	.word	0x08000855
 8000818:	08000875 	.word	0x08000875
		// Для дисплея 2004 нужно 4 кейса для 1602 два кейса
		// Für das 2004er Display benötigen Sie 4 Zeilen, für das 1602er Display benötigen Sie zwei
		case 0:
			LCD_SendByte( x | 0x80, 0 );
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff ff26 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800082c:	2001      	movs	r0, #1
 800082e:	f003 f84f 	bl	80038d0 <HAL_Delay>
			break;
 8000832:	e030      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 1:
			LCD_SendByte( ( 0x40 + x ) | 0x80, 0 );
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	3340      	adds	r3, #64	@ 0x40
 8000838:	b2db      	uxtb	r3, r3
 800083a:	b25b      	sxtb	r3, r3
 800083c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000840:	b25b      	sxtb	r3, r3
 8000842:	b2db      	uxtb	r3, r3
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff ff16 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800084c:	2001      	movs	r0, #1
 800084e:	f003 f83f 	bl	80038d0 <HAL_Delay>
			break;
 8000852:	e020      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 2:
			LCD_SendByte( ( 0x14 + x ) | 0x80, 0 );
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	3314      	adds	r3, #20
 8000858:	b2db      	uxtb	r3, r3
 800085a:	b25b      	sxtb	r3, r3
 800085c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000860:	b25b      	sxtb	r3, r3
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff ff06 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800086c:	2001      	movs	r0, #1
 800086e:	f003 f82f 	bl	80038d0 <HAL_Delay>
			break;
 8000872:	e010      	b.n	8000896 <LCD_SetCursor+0xa6>
		case 3:
			LCD_SendByte( ( 0x54 + x ) | 0x80, 0 );
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	3354      	adds	r3, #84	@ 0x54
 8000878:	b2db      	uxtb	r3, r3
 800087a:	b25b      	sxtb	r3, r3
 800087c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000880:	b25b      	sxtb	r3, r3
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff fef6 	bl	8000678 <LCD_SendByte>
			HAL_Delay( 1 );
 800088c:	2001      	movs	r0, #1
 800088e:	f003 f81f 	bl	80038d0 <HAL_Delay>
			break;
 8000892:	e000      	b.n	8000896 <LCD_SetCursor+0xa6>
		default:
			break;
 8000894:	bf00      	nop
	}
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop

080008a0 <MP3_calculate_check_sum>:
#define MP3_stack_end 9
uint8_t MP3_stack[MP3_SEND_LENGTH] = { 0x7E, 0xFF, 06, 00, 00, 00, 00, 00, 00,
		0xEF };
uint8_t MP3_receive_stack[MP3_SEND_LENGTH];

uint16_t MP3_calculate_check_sum(uint8_t *buffer) {
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	uint16_t sum = 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	81fb      	strh	r3, [r7, #14]
	for (int i = MP3_stack_version; i < MP3_stack_check_sum; i++) {
 80008ac:	2301      	movs	r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	e00a      	b.n	80008c8 <MP3_calculate_check_sum+0x28>
		sum += buffer[i];
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	4413      	add	r3, r2
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	461a      	mov	r2, r3
 80008bc:	89fb      	ldrh	r3, [r7, #14]
 80008be:	4413      	add	r3, r2
 80008c0:	81fb      	strh	r3, [r7, #14]
	for (int i = MP3_stack_version; i < MP3_stack_check_sum; i++) {
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	3301      	adds	r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	2b06      	cmp	r3, #6
 80008cc:	ddf1      	ble.n	80008b2 <MP3_calculate_check_sum+0x12>
	}
	return (-sum);
 80008ce:	89fb      	ldrh	r3, [r7, #14]
 80008d0:	425b      	negs	r3, r3
 80008d2:	b29b      	uxth	r3, r3
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <MP3_send_stack>:

void MP3_send_stack() {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	// add the checksum to the message stack
	MP3_stack[MP3_stack_check_sum] = (uint8_t) (MP3_calculate_check_sum(
 80008e4:	480b      	ldr	r0, [pc, #44]	@ (8000914 <MP3_send_stack+0x34>)
 80008e6:	f7ff ffdb 	bl	80008a0 <MP3_calculate_check_sum>
 80008ea:	4603      	mov	r3, r0
 80008ec:	0a1b      	lsrs	r3, r3, #8
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <MP3_send_stack+0x34>)
 80008f4:	71da      	strb	r2, [r3, #7]
			MP3_stack) >> 8);
	MP3_stack[MP3_stack_check_sum + 1] = (uint8_t) (MP3_calculate_check_sum(
 80008f6:	4807      	ldr	r0, [pc, #28]	@ (8000914 <MP3_send_stack+0x34>)
 80008f8:	f7ff ffd2 	bl	80008a0 <MP3_calculate_check_sum>
 80008fc:	4603      	mov	r3, r0
 80008fe:	b2da      	uxtb	r2, r3
 8000900:	4b04      	ldr	r3, [pc, #16]	@ (8000914 <MP3_send_stack+0x34>)
 8000902:	721a      	strb	r2, [r3, #8]
			MP3_stack));

	HAL_UART_Transmit(&huart6, MP3_stack, MP3_SEND_LENGTH, 10);
 8000904:	230a      	movs	r3, #10
 8000906:	220a      	movs	r2, #10
 8000908:	4902      	ldr	r1, [pc, #8]	@ (8000914 <MP3_send_stack+0x34>)
 800090a:	4803      	ldr	r0, [pc, #12]	@ (8000918 <MP3_send_stack+0x38>)
 800090c:	f005 fb2e 	bl	8005f6c <HAL_UART_Transmit>
}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000000 	.word	0x20000000
 8000918:	2000820c 	.word	0x2000820c

0800091c <MP3_send_command_with_param>:
void MP3_send_command_with_param(uint8_t command, uint16_t parameter,
		uint8_t ack_required) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	71fb      	strb	r3, [r7, #7]
 8000926:	460b      	mov	r3, r1
 8000928:	80bb      	strh	r3, [r7, #4]
 800092a:	4613      	mov	r3, r2
 800092c:	71bb      	strb	r3, [r7, #6]

	MP3_stack[MP3_stack_command] = command;
 800092e:	4a0b      	ldr	r2, [pc, #44]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	70d3      	strb	r3, [r2, #3]
	MP3_stack[MP3_stack_ACK] = ack_required;
 8000934:	4a09      	ldr	r2, [pc, #36]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000936:	79bb      	ldrb	r3, [r7, #6]
 8000938:	7113      	strb	r3, [r2, #4]
	MP3_stack[MP3_stack_parameter_H] = (uint8_t) (parameter >> 8);
 800093a:	88bb      	ldrh	r3, [r7, #4]
 800093c:	0a1b      	lsrs	r3, r3, #8
 800093e:	b29b      	uxth	r3, r3
 8000940:	b2da      	uxtb	r2, r3
 8000942:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MP3_send_command_with_param+0x40>)
 8000944:	715a      	strb	r2, [r3, #5]
	MP3_stack[MP3_stack_parameter_L] = (uint8_t) (parameter);
 8000946:	88bb      	ldrh	r3, [r7, #4]
 8000948:	b2da      	uxtb	r2, r3
 800094a:	4b04      	ldr	r3, [pc, #16]	@ (800095c <MP3_send_command_with_param+0x40>)
 800094c:	719a      	strb	r2, [r3, #6]

	MP3_send_stack();
 800094e:	f7ff ffc7 	bl	80008e0 <MP3_send_stack>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20000000 	.word	0x20000000

08000960 <MP3_send_command>:
void MP3_send_command(uint8_t command) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
	MP3_stack[MP3_stack_command] = command;
 800096a:	4a04      	ldr	r2, [pc, #16]	@ (800097c <MP3_send_command+0x1c>)
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	70d3      	strb	r3, [r2, #3]
	MP3_send_stack();
 8000970:	f7ff ffb6 	bl	80008e0 <MP3_send_stack>
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000000 	.word	0x20000000

08000980 <MP3_init>:
void MP3_init() {
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
	MP3_send_command(MP3_COMMAND_RESET);
 8000984:	200c      	movs	r0, #12
 8000986:	f7ff ffeb 	bl	8000960 <MP3_send_command>
	osDelay(2000);
 800098a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800098e:	f005 fff3 	bl	8006978 <osDelay>
	MP3_send_command_with_param(MP3_COMMAND_SET_VOLUME, 15, 0x00);
 8000992:	2200      	movs	r2, #0
 8000994:	210f      	movs	r1, #15
 8000996:	2006      	movs	r0, #6
 8000998:	f7ff ffc0 	bl	800091c <MP3_send_command_with_param>
	osDelay(100);
 800099c:	2064      	movs	r0, #100	@ 0x64
 800099e:	f005 ffeb 	bl	8006978 <osDelay>
	MP3_set_playback_mode(0x00);
 80009a2:	2000      	movs	r0, #0
 80009a4:	f000 f805 	bl	80009b2 <MP3_set_playback_mode>
	osDelay(100);
 80009a8:	2064      	movs	r0, #100	@ 0x64
 80009aa:	f005 ffe5 	bl	8006978 <osDelay>
}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <MP3_set_playback_mode>:
	} else {
		snprintf(buffer, 15, "DFPlayer Error");
	}
	return volume;
}
void MP3_set_playback_mode(uint8_t mode) {
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	4603      	mov	r3, r0
 80009ba:	71fb      	strb	r3, [r7, #7]
	MP3_send_command_with_param(0x11, 0x01, 0x00);
 80009bc:	2200      	movs	r2, #0
 80009be:	2101      	movs	r1, #1
 80009c0:	2011      	movs	r0, #17
 80009c2:	f7ff ffab 	bl	800091c <MP3_send_command_with_param>

}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}

080009ce <MP3_play_folder>:
void MP3_play_track(uint8_t number) {
	MP3_send_command_with_param(0x03, number, 0x00);
}
void MP3_play_folder(uint8_t number) {
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b082      	sub	sp, #8
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	4603      	mov	r3, r0
 80009d6:	71fb      	strb	r3, [r7, #7]
	MP3_send_command_with_param(0x0D, number, 0x00);
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	b29b      	uxth	r3, r3
 80009dc:	2200      	movs	r2, #0
 80009de:	4619      	mov	r1, r3
 80009e0:	200d      	movs	r0, #13
 80009e2:	f7ff ff9b 	bl	800091c <MP3_send_command_with_param>
}
 80009e6:	bf00      	nop
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <MP3_play_sound_effect>:
void MP3_play_sound_effect(uint16_t sound_effect_number) {
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b082      	sub	sp, #8
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	4603      	mov	r3, r0
 80009f6:	80fb      	strh	r3, [r7, #6]
	MP3_send_command_with_param(MP3_COMMAND_PLAY_ADVERT, sound_effect_number,
 80009f8:	88fb      	ldrh	r3, [r7, #6]
 80009fa:	2200      	movs	r2, #0
 80009fc:	4619      	mov	r1, r3
 80009fe:	2013      	movs	r0, #19
 8000a00:	f7ff ff8c 	bl	800091c <MP3_send_command_with_param>
			0x00);
}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <KeypadGetKey>:
#include "Matrix_Keypad.h"

// Parameter "text" must point to char array large enough to hold no of
// keys to be pressed simulaneously and terminating '\0', i.e. max 17 chars
uint16_t KeypadGetKey(char * text)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	uint16_t index = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	83fb      	strh	r3, [r7, #30]
	
	// Scan column 0 (column 0 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0, GPIO_PIN_RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a1e:	48af      	ldr	r0, [pc, #700]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a20:	f003 f9f8 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL1 + KEYPAD_PIN_COL2 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000a2a:	48ac      	ldr	r0, [pc, #688]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a2c:	f003 f9f2 	bl	8003e14 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61bb      	str	r3, [r7, #24]
 8000a34:	e003      	b.n	8000a3e <KeypadGetKey+0x32>
 8000a36:	bf00      	nop
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	61bb      	str	r3, [r7, #24]
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	2b40      	cmp	r3, #64	@ 0x40
 8000a42:	d9f8      	bls.n	8000a36 <KeypadGetKey+0x2a>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000a44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a48:	48a4      	ldr	r0, [pc, #656]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a4a:	f003 f9cb 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d107      	bne.n	8000a64 <KeypadGetKey+0x58>
		text[index++] = '1';
 8000a54:	8bfb      	ldrh	r3, [r7, #30]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	83fa      	strh	r2, [r7, #30]
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4413      	add	r3, r2
 8000a60:	2231      	movs	r2, #49	@ 0x31
 8000a62:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000a64:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a68:	489c      	ldr	r0, [pc, #624]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a6a:	f003 f9bb 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d107      	bne.n	8000a84 <KeypadGetKey+0x78>
		text[index++] = '4';
 8000a74:	8bfb      	ldrh	r3, [r7, #30]
 8000a76:	1c5a      	adds	r2, r3, #1
 8000a78:	83fa      	strh	r2, [r7, #30]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4413      	add	r3, r2
 8000a80:	2234      	movs	r2, #52	@ 0x34
 8000a82:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000a84:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a88:	4894      	ldr	r0, [pc, #592]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000a8a:	f003 f9ab 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d107      	bne.n	8000aa4 <KeypadGetKey+0x98>
		text[index++] = '7';
 8000a94:	8bfb      	ldrh	r3, [r7, #30]
 8000a96:	1c5a      	adds	r2, r3, #1
 8000a98:	83fa      	strh	r2, [r7, #30]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2237      	movs	r2, #55	@ 0x37
 8000aa2:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000aa4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000aa8:	488c      	ldr	r0, [pc, #560]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000aaa:	f003 f99b 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d107      	bne.n	8000ac4 <KeypadGetKey+0xb8>
		text[index++] = '*';
 8000ab4:	8bfb      	ldrh	r3, [r7, #30]
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	83fa      	strh	r2, [r7, #30]
 8000aba:	461a      	mov	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	222a      	movs	r2, #42	@ 0x2a
 8000ac2:	701a      	strb	r2, [r3, #0]
		
	// Scan column 1 (column 1 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL1, GPIO_PIN_RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000aca:	4884      	ldr	r0, [pc, #528]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000acc:	f003 f9a2 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL2 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f44f 41c2 	mov.w	r1, #24832	@ 0x6100
 8000ad6:	4881      	ldr	r0, [pc, #516]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000ad8:	f003 f99c 	bl	8003e14 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]
 8000ae0:	e003      	b.n	8000aea <KeypadGetKey+0xde>
 8000ae2:	bf00      	nop
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	617b      	str	r3, [r7, #20]
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	2b40      	cmp	r3, #64	@ 0x40
 8000aee:	d9f8      	bls.n	8000ae2 <KeypadGetKey+0xd6>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000af0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000af4:	4879      	ldr	r0, [pc, #484]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000af6:	f003 f975 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d107      	bne.n	8000b10 <KeypadGetKey+0x104>
		text[index++] = '2';
 8000b00:	8bfb      	ldrh	r3, [r7, #30]
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	83fa      	strh	r2, [r7, #30]
 8000b06:	461a      	mov	r2, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	2232      	movs	r2, #50	@ 0x32
 8000b0e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000b10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b14:	4871      	ldr	r0, [pc, #452]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b16:	f003 f965 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d107      	bne.n	8000b30 <KeypadGetKey+0x124>
		text[index++] = '5';
 8000b20:	8bfb      	ldrh	r3, [r7, #30]
 8000b22:	1c5a      	adds	r2, r3, #1
 8000b24:	83fa      	strh	r2, [r7, #30]
 8000b26:	461a      	mov	r2, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	2235      	movs	r2, #53	@ 0x35
 8000b2e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000b30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b34:	4869      	ldr	r0, [pc, #420]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b36:	f003 f955 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d107      	bne.n	8000b50 <KeypadGetKey+0x144>
		text[index++] = '8';
 8000b40:	8bfb      	ldrh	r3, [r7, #30]
 8000b42:	1c5a      	adds	r2, r3, #1
 8000b44:	83fa      	strh	r2, [r7, #30]
 8000b46:	461a      	mov	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	2238      	movs	r2, #56	@ 0x38
 8000b4e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000b50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b54:	4861      	ldr	r0, [pc, #388]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b56:	f003 f945 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d107      	bne.n	8000b70 <KeypadGetKey+0x164>
		text[index++] = '0';
 8000b60:	8bfb      	ldrh	r3, [r7, #30]
 8000b62:	1c5a      	adds	r2, r3, #1
 8000b64:	83fa      	strh	r2, [r7, #30]
 8000b66:	461a      	mov	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	2230      	movs	r2, #48	@ 0x30
 8000b6e:	701a      	strb	r2, [r3, #0]
		
	// Scan column 2 (column 2 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL2, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b76:	4859      	ldr	r0, [pc, #356]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b78:	f003 f94c 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL1 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f44f 4121 	mov.w	r1, #41216	@ 0xa100
 8000b82:	4856      	ldr	r0, [pc, #344]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000b84:	f003 f946 	bl	8003e14 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	e003      	b.n	8000b96 <KeypadGetKey+0x18a>
 8000b8e:	bf00      	nop
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	3301      	adds	r3, #1
 8000b94:	613b      	str	r3, [r7, #16]
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	2b40      	cmp	r3, #64	@ 0x40
 8000b9a:	d9f8      	bls.n	8000b8e <KeypadGetKey+0x182>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000b9c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ba0:	484e      	ldr	r0, [pc, #312]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000ba2:	f003 f91f 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d107      	bne.n	8000bbc <KeypadGetKey+0x1b0>
		text[index++] = '3';
 8000bac:	8bfb      	ldrh	r3, [r7, #30]
 8000bae:	1c5a      	adds	r2, r3, #1
 8000bb0:	83fa      	strh	r2, [r7, #30]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	2233      	movs	r2, #51	@ 0x33
 8000bba:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000bbc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bc0:	4846      	ldr	r0, [pc, #280]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000bc2:	f003 f90f 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d107      	bne.n	8000bdc <KeypadGetKey+0x1d0>
		text[index++] = '6';
 8000bcc:	8bfb      	ldrh	r3, [r7, #30]
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	83fa      	strh	r2, [r7, #30]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	2236      	movs	r2, #54	@ 0x36
 8000bda:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000bdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000be0:	483e      	ldr	r0, [pc, #248]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000be2:	f003 f8ff 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d107      	bne.n	8000bfc <KeypadGetKey+0x1f0>
		text[index++] = '9';
 8000bec:	8bfb      	ldrh	r3, [r7, #30]
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	83fa      	strh	r2, [r7, #30]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	2239      	movs	r2, #57	@ 0x39
 8000bfa:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000bfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c00:	4836      	ldr	r0, [pc, #216]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c02:	f003 f8ef 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d107      	bne.n	8000c1c <KeypadGetKey+0x210>
		text[index++] = '#';
 8000c0c:	8bfb      	ldrh	r3, [r7, #30]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	83fa      	strh	r2, [r7, #30]
 8000c12:	461a      	mov	r2, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4413      	add	r3, r2
 8000c18:	2223      	movs	r2, #35	@ 0x23
 8000c1a:	701a      	strb	r2, [r3, #0]
		
	// Scan column 3 (column 3 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL3, GPIO_PIN_RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c22:	482e      	ldr	r0, [pc, #184]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c24:	f003 f8f6 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL1 + KEYPAD_PIN_COL2, GPIO_PIN_SET);
 8000c28:	2201      	movs	r2, #1
 8000c2a:	f44f 4141 	mov.w	r1, #49408	@ 0xc100
 8000c2e:	482b      	ldr	r0, [pc, #172]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c30:	f003 f8f0 	bl	8003e14 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	e003      	b.n	8000c42 <KeypadGetKey+0x236>
 8000c3a:	bf00      	nop
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	2b40      	cmp	r3, #64	@ 0x40
 8000c46:	d9f8      	bls.n	8000c3a <KeypadGetKey+0x22e>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000c48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c4c:	4823      	ldr	r0, [pc, #140]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c4e:	f003 f8c9 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d107      	bne.n	8000c68 <KeypadGetKey+0x25c>
		text[index++] = 'A';
 8000c58:	8bfb      	ldrh	r3, [r7, #30]
 8000c5a:	1c5a      	adds	r2, r3, #1
 8000c5c:	83fa      	strh	r2, [r7, #30]
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4413      	add	r3, r2
 8000c64:	2241      	movs	r2, #65	@ 0x41
 8000c66:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000c68:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c6c:	481b      	ldr	r0, [pc, #108]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c6e:	f003 f8b9 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d107      	bne.n	8000c88 <KeypadGetKey+0x27c>
		text[index++] = 'B';
 8000c78:	8bfb      	ldrh	r3, [r7, #30]
 8000c7a:	1c5a      	adds	r2, r3, #1
 8000c7c:	83fa      	strh	r2, [r7, #30]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4413      	add	r3, r2
 8000c84:	2242      	movs	r2, #66	@ 0x42
 8000c86:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000c88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c8c:	4813      	ldr	r0, [pc, #76]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000c8e:	f003 f8a9 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d107      	bne.n	8000ca8 <KeypadGetKey+0x29c>
		text[index++] = 'C';
 8000c98:	8bfb      	ldrh	r3, [r7, #30]
 8000c9a:	1c5a      	adds	r2, r3, #1
 8000c9c:	83fa      	strh	r2, [r7, #30]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	2243      	movs	r2, #67	@ 0x43
 8000ca6:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000ca8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cac:	480b      	ldr	r0, [pc, #44]	@ (8000cdc <KeypadGetKey+0x2d0>)
 8000cae:	f003 f899 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d107      	bne.n	8000cc8 <KeypadGetKey+0x2bc>
		text[index++] = 'D';
 8000cb8:	8bfb      	ldrh	r3, [r7, #30]
 8000cba:	1c5a      	adds	r2, r3, #1
 8000cbc:	83fa      	strh	r2, [r7, #30]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	2244      	movs	r2, #68	@ 0x44
 8000cc6:	701a      	strb	r2, [r3, #0]
	
	text[index] = 0;
 8000cc8:	8bfb      	ldrh	r3, [r7, #30]
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
	return index;
 8000cd2:	8bfb      	ldrh	r3, [r7, #30]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3720      	adds	r7, #32
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40020c00 	.word	0x40020c00

08000ce0 <RA8876_write>:


enum RA8876_dispMode _text_mode = GRAPHMODE;
uint8_t _symbol = 0;
uint16_t _color = 0;
void RA8876_write(uint8_t write_command, uint8_t data) {
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	460a      	mov	r2, r1
 8000cea:	71fb      	strb	r3, [r7, #7]
 8000cec:	4613      	mov	r3, r2
 8000cee:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2] = { write_command, data };
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	733b      	strb	r3, [r7, #12]
 8000cf4:	79bb      	ldrb	r3, [r7, #6]
 8000cf6:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8000cf8:	f107 010c 	add.w	r1, r7, #12
 8000cfc:	230a      	movs	r3, #10
 8000cfe:	2202      	movs	r2, #2
 8000d00:	4803      	ldr	r0, [pc, #12]	@ (8000d10 <RA8876_write+0x30>)
 8000d02:	f004 faac 	bl	800525e <HAL_SPI_Transmit>
}
 8000d06:	bf00      	nop
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20008168 	.word	0x20008168

08000d14 <RA8876_SDRAM_init>:

void RA8876_SDRAM_init() {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
	// i have W9812G6KH-6 RAM
	// 16Bit 4 Banks 2M Words so

	// attribute reg 0 0 1 01 001 -> 0x29
	// row is A0-A11 and col A0-A8
	RA8876_write_register(0xE0, 0x29);
 8000d1a:	2129      	movs	r1, #41	@ 0x29
 8000d1c:	20e0      	movs	r0, #224	@ 0xe0
 8000d1e:	f000 f969 	bl	8000ff4 <RA8876_write_register>

	//mode and extended mode reg 000 00 011
	// only CAS latency is 3 rest is for mobile sdram (not what i have)
	RA8876_write_register(0xE1, 0x03);
 8000d22:	2103      	movs	r1, #3
 8000d24:	20e1      	movs	r0, #225	@ 0xe1
 8000d26:	f000 f965 	bl	8000ff4 <RA8876_write_register>

	// auto refresh interval reg 0 and 1 E2 is low-byte send first
	// dram frequency will be same as core clock
	uint16_t tref = 64; // ms
 8000d2a:	2340      	movs	r3, #64	@ 0x40
 8000d2c:	80fb      	strh	r3, [r7, #6]
	uint16_t row_size = 4096; // 12 Bit
 8000d2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d32:	80bb      	strh	r3, [r7, #4]
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000d34:	88fb      	ldrh	r3, [r7, #6]
 8000d36:	4a11      	ldr	r2, [pc, #68]	@ (8000d7c <RA8876_SDRAM_init+0x68>)
 8000d38:	fb03 f202 	mul.w	r2, r3, r2
			/ (row_size); // the Mega and the milli give us 1000
 8000d3c:	88bb      	ldrh	r3, [r7, #4]
 8000d3e:	fb92 f3f3 	sdiv	r3, r2, r3
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000d42:	807b      	strh	r3, [r7, #2]
	auto_refresh_frequency = 1000 - 2; // saw in other lib
 8000d44:	f240 33e6 	movw	r3, #998	@ 0x3e6
 8000d48:	807b      	strh	r3, [r7, #2]

	uint8_t low_byte = (uint8_t) (auto_refresh_frequency & 0x00FF);
 8000d4a:	887b      	ldrh	r3, [r7, #2]
 8000d4c:	707b      	strb	r3, [r7, #1]
	uint8_t high_byte = (uint8_t) (auto_refresh_frequency >> 8);
 8000d4e:	887b      	ldrh	r3, [r7, #2]
 8000d50:	0a1b      	lsrs	r3, r3, #8
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	703b      	strb	r3, [r7, #0]
	RA8876_write_register(0xE2, low_byte);
 8000d56:	787b      	ldrb	r3, [r7, #1]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	20e2      	movs	r0, #226	@ 0xe2
 8000d5c:	f000 f94a 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xE3, high_byte);
 8000d60:	783b      	ldrb	r3, [r7, #0]
 8000d62:	4619      	mov	r1, r3
 8000d64:	20e3      	movs	r0, #227	@ 0xe3
 8000d66:	f000 f945 	bl	8000ff4 <RA8876_write_register>
	
	// control register
	// 16bit  and 0x01 just starts initialisation
	RA8876_write_register(0xE4, 0x01);
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	20e4      	movs	r0, #228	@ 0xe4
 8000d6e:	f000 f941 	bl	8000ff4 <RA8876_write_register>

}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	000186a0 	.word	0x000186a0

08000d80 <RA8876_display_init>:

void RA8876_display_init() {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0
	// setup the display, tell it width and height

	// 0x01 chip configuration register
	// we need to switch Bit 4 so we select 16Bit
	// 0 0 0 10 0 0 1 = 0x11
	RA8876_write_register(0x01, 0x11);
 8000d86:	2111      	movs	r1, #17
 8000d88:	2001      	movs	r0, #1
 8000d8a:	f000 f933 	bl	8000ff4 <RA8876_write_register>

	// 0x02 memory access control register
	// 01 00 0 00 0 -> 0x40
	RA8876_write_register(0x02, 0x40);
 8000d8e:	2140      	movs	r1, #64	@ 0x40
 8000d90:	2002      	movs	r0, #2
 8000d92:	f000 f92f 	bl	8000ff4 <RA8876_write_register>

	// 0x03 input control register
	RA8876_write_register(0x03, 0x00);
 8000d96:	2100      	movs	r1, #0
 8000d98:	2003      	movs	r0, #3
 8000d9a:	f000 f92b 	bl	8000ff4 <RA8876_write_register>

	// main window control register
	// 0 0 0 0 01 0 0 -> 0x08 or 0x0C
	// 24 bit colors, i think the display can do even more ~ 16mio
	// will do 16 instead
	RA8876_write_register(0x10, 0x04);
 8000d9e:	2104      	movs	r1, #4
 8000da0:	2010      	movs	r0, #16
 8000da2:	f000 f927 	bl	8000ff4 <RA8876_write_register>

	// ignoring 0x11 because thats the pip stuff
	RA8876_write_register(0x11, 0x00);
 8000da6:	2100      	movs	r1, #0
 8000da8:	2011      	movs	r0, #17
 8000daa:	f000 f923 	bl	8000ff4 <RA8876_write_register>

	// display configuration register
	// 1	 0 0 0 1 00 -> 0x80 use 0x60 to test colorbar
	RA8876_write_register(0x12, 0x80);
 8000dae:	2180      	movs	r1, #128	@ 0x80
 8000db0:	2012      	movs	r0, #18
 8000db2:	f000 f91f 	bl	8000ff4 <RA8876_write_register>

	// 0x13 panel scan clock and data settings register
	RA8876_write_register(0x13, 0xC0);
 8000db6:	21c0      	movs	r1, #192	@ 0xc0
 8000db8:	2013      	movs	r0, #19
 8000dba:	f000 f91b 	bl	8000ff4 <RA8876_write_register>

	//horizontal display width in unit of 8 pixels
	uint8_t width = (RA8876_WIDTH / 8) - 1;
 8000dbe:	237f      	movs	r3, #127	@ 0x7f
 8000dc0:	77fb      	strb	r3, [r7, #31]
	RA8876_write_register(0x14, width);
 8000dc2:	7ffb      	ldrb	r3, [r7, #31]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	2014      	movs	r0, #20
 8000dc8:	f000 f914 	bl	8000ff4 <RA8876_write_register>

	//0x15 horizontal width fine tune register leave
	RA8876_write_register(0x15, width % 8);
 8000dcc:	7ffb      	ldrb	r3, [r7, #31]
 8000dce:	f003 0307 	and.w	r3, r3, #7
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	2015      	movs	r0, #21
 8000dd8:	f000 f90c 	bl	8000ff4 <RA8876_write_register>

	// 0x16 horizontal non display period register leave
	uint8_t HND = 144;
 8000ddc:	2390      	movs	r3, #144	@ 0x90
 8000dde:	77bb      	strb	r3, [r7, #30]
	uint8_t hsync_non_display = (HND / 8) - 1;
 8000de0:	7fbb      	ldrb	r3, [r7, #30]
 8000de2:	08db      	lsrs	r3, r3, #3
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	3b01      	subs	r3, #1
 8000de8:	777b      	strb	r3, [r7, #29]
	RA8876_write_register(0x16, hsync_non_display);
 8000dea:	7f7b      	ldrb	r3, [r7, #29]
 8000dec:	4619      	mov	r1, r3
 8000dee:	2016      	movs	r0, #22
 8000df0:	f000 f900 	bl	8000ff4 <RA8876_write_register>
	// 0x17 horizontal non display fine tune leave
	RA8876_write_register(0x17, HND % 8);
 8000df4:	7fbb      	ldrb	r3, [r7, #30]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	2017      	movs	r0, #23
 8000e00:	f000 f8f8 	bl	8000ff4 <RA8876_write_register>

	// 0x18 HSYNC Start position
	uint8_t HST = 160;
 8000e04:	23a0      	movs	r3, #160	@ 0xa0
 8000e06:	773b      	strb	r3, [r7, #28]
	uint8_t hsync_start_position = (HST / 8) - 1;
 8000e08:	7f3b      	ldrb	r3, [r7, #28]
 8000e0a:	08db      	lsrs	r3, r3, #3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	76fb      	strb	r3, [r7, #27]
	RA8876_write_register(0x18, hsync_start_position);
 8000e12:	7efb      	ldrb	r3, [r7, #27]
 8000e14:	4619      	mov	r1, r3
 8000e16:	2018      	movs	r0, #24
 8000e18:	f000 f8ec 	bl	8000ff4 <RA8876_write_register>

	// 0x19 HSYNC pulse width register
	uint8_t HPW = 20;
 8000e1c:	2314      	movs	r3, #20
 8000e1e:	76bb      	strb	r3, [r7, #26]
	uint8_t hsync_pulse_width = (HPW / 8) - 1;
 8000e20:	7ebb      	ldrb	r3, [r7, #26]
 8000e22:	08db      	lsrs	r3, r3, #3
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	3b01      	subs	r3, #1
 8000e28:	767b      	strb	r3, [r7, #25]
	RA8876_write_register(0x19, hsync_pulse_width);
 8000e2a:	7e7b      	ldrb	r3, [r7, #25]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	2019      	movs	r0, #25
 8000e30:	f000 f8e0 	bl	8000ff4 <RA8876_write_register>

	// vertical display height register 1 and 2
	// watch out 0x1B are only 2 bits
	uint16_t height = RA8876_HEIGHT - 1;
 8000e34:	f240 2357 	movw	r3, #599	@ 0x257
 8000e38:	82fb      	strh	r3, [r7, #22]
	uint8_t low_byte = (uint8_t) (height & 0x00FF);
 8000e3a:	8afb      	ldrh	r3, [r7, #22]
 8000e3c:	757b      	strb	r3, [r7, #21]
	uint8_t high_byte = (uint8_t) (height >> 8);
 8000e3e:	8afb      	ldrh	r3, [r7, #22]
 8000e40:	0a1b      	lsrs	r3, r3, #8
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x1A, low_byte);
 8000e46:	7d7b      	ldrb	r3, [r7, #21]
 8000e48:	4619      	mov	r1, r3
 8000e4a:	201a      	movs	r0, #26
 8000e4c:	f000 f8d2 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x1B, high_byte);
 8000e50:	7d3b      	ldrb	r3, [r7, #20]
 8000e52:	4619      	mov	r1, r3
 8000e54:	201b      	movs	r0, #27
 8000e56:	f000 f8cd 	bl	8000ff4 <RA8876_write_register>

	// 0x1C vertical non-display period 0 register leave
	uint8_t VND = 20;
 8000e5a:	2314      	movs	r3, #20
 8000e5c:	74fb      	strb	r3, [r7, #19]
	uint8_t VSYNC_non_display = VND - 1;
 8000e5e:	7cfb      	ldrb	r3, [r7, #19]
 8000e60:	3b01      	subs	r3, #1
 8000e62:	74bb      	strb	r3, [r7, #18]
	RA8876_write_register(0x1C, VSYNC_non_display);
 8000e64:	7cbb      	ldrb	r3, [r7, #18]
 8000e66:	4619      	mov	r1, r3
 8000e68:	201c      	movs	r0, #28
 8000e6a:	f000 f8c3 	bl	8000ff4 <RA8876_write_register>
	// 0x1D vertical non-display period 1 register leave
	RA8876_write_register(0x1D, VSYNC_non_display >> 8);
 8000e6e:	7cbb      	ldrb	r3, [r7, #18]
 8000e70:	121b      	asrs	r3, r3, #8
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	4619      	mov	r1, r3
 8000e76:	201d      	movs	r0, #29
 8000e78:	f000 f8bc 	bl	8000ff4 <RA8876_write_register>


	// 0x1E vertical VSYNC start position register leave
	uint8_t VST = 12;
 8000e7c:	230c      	movs	r3, #12
 8000e7e:	747b      	strb	r3, [r7, #17]
	uint8_t VSYNC_start_position = VST - 1;
 8000e80:	7c7b      	ldrb	r3, [r7, #17]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	743b      	strb	r3, [r7, #16]
	RA8876_write_register(0x1E, VSYNC_start_position);
 8000e86:	7c3b      	ldrb	r3, [r7, #16]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	201e      	movs	r0, #30
 8000e8c:	f000 f8b2 	bl	8000ff4 <RA8876_write_register>

	// 0x1F vertical pulse width register leave
	uint8_t VPW = 3;
 8000e90:	2303      	movs	r3, #3
 8000e92:	73fb      	strb	r3, [r7, #15]
	uint8_t VSYNC_pulse_width = VPW - 1;
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	3b01      	subs	r3, #1
 8000e98:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x1F, VSYNC_pulse_width);
 8000e9a:	7bbb      	ldrb	r3, [r7, #14]
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	201f      	movs	r0, #31
 8000ea0:	f000 f8a8 	bl	8000ff4 <RA8876_write_register>

	// next up is the canvas configuration
	// 0x50 - 0x53 canvas start address 0 and 1
	RA8876_write_register(0x50, 0x00);
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	2050      	movs	r0, #80	@ 0x50
 8000ea8:	f000 f8a4 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x51, 0x00);
 8000eac:	2100      	movs	r1, #0
 8000eae:	2051      	movs	r0, #81	@ 0x51
 8000eb0:	f000 f8a0 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x52, 0x00);
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	2052      	movs	r0, #82	@ 0x52
 8000eb8:	f000 f89c 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x53, 0x00);
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2053      	movs	r0, #83	@ 0x53
 8000ec0:	f000 f898 	bl	8000ff4 <RA8876_write_register>
	// i'll leave this at 0 (seems fine)

	// 0x54 canvas image width 0 and 1
	// it is in 4pixel resolutions? in 11 bits
	uint16_t canvas_width = RA8876_WIDTH;
 8000ec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ec8:	81bb      	strh	r3, [r7, #12]

	// this vodoo was the problem
	uint8_t lower_six = (uint8_t) ((canvas_width & 0b0000000000111111) << 2);
 8000eca:	89bb      	ldrh	r3, [r7, #12]
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	72fb      	strb	r3, [r7, #11]
	uint8_t higher_five = (uint8_t) ((canvas_width & 0b0000011111000000) >> 6);
 8000ed2:	89bb      	ldrh	r3, [r7, #12]
 8000ed4:	119b      	asrs	r3, r3, #6
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	f003 031f 	and.w	r3, r3, #31
 8000edc:	72bb      	strb	r3, [r7, #10]

	low_byte = (uint8_t) (canvas_width & 0x00FF);
 8000ede:	89bb      	ldrh	r3, [r7, #12]
 8000ee0:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (canvas_width >> 8);
 8000ee2:	89bb      	ldrh	r3, [r7, #12]
 8000ee4:	0a1b      	lsrs	r3, r3, #8
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x54, low_byte);
 8000eea:	7d7b      	ldrb	r3, [r7, #21]
 8000eec:	4619      	mov	r1, r3
 8000eee:	2054      	movs	r0, #84	@ 0x54
 8000ef0:	f000 f880 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x55, high_byte);
 8000ef4:	7d3b      	ldrb	r3, [r7, #20]
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	2055      	movs	r0, #85	@ 0x55
 8000efa:	f000 f87b 	bl	8000ff4 <RA8876_write_register>

	// 0x56 0x57 active window upper left corner x leave as 0
	// 0x58 0x59 active window upper left corner y leave as 0

	// 0x5A 0x5B active window width 0 1
	uint16_t window_width = RA8876_WIDTH;
 8000efe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f02:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000f04:	893b      	ldrh	r3, [r7, #8]
 8000f06:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000f08:	893b      	ldrh	r3, [r7, #8]
 8000f0a:	0a1b      	lsrs	r3, r3, #8
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5A, low_byte);
 8000f10:	7d7b      	ldrb	r3, [r7, #21]
 8000f12:	4619      	mov	r1, r3
 8000f14:	205a      	movs	r0, #90	@ 0x5a
 8000f16:	f000 f86d 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x5B, high_byte);
 8000f1a:	7d3b      	ldrb	r3, [r7, #20]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	205b      	movs	r0, #91	@ 0x5b
 8000f20:	f000 f868 	bl	8000ff4 <RA8876_write_register>

	// 0x5C 0x5D active window height 0 1
	uint16_t window_height = RA8876_HEIGHT;
 8000f24:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000f28:	80fb      	strh	r3, [r7, #6]
	low_byte = (uint8_t) (window_height & 0x00FF);
 8000f2a:	88fb      	ldrh	r3, [r7, #6]
 8000f2c:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_height >> 8);
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	0a1b      	lsrs	r3, r3, #8
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5C, low_byte);
 8000f36:	7d7b      	ldrb	r3, [r7, #21]
 8000f38:	4619      	mov	r1, r3
 8000f3a:	205c      	movs	r0, #92	@ 0x5c
 8000f3c:	f000 f85a 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x5D, high_byte);
 8000f40:	7d3b      	ldrb	r3, [r7, #20]
 8000f42:	4619      	mov	r1, r3
 8000f44:	205d      	movs	r0, #93	@ 0x5d
 8000f46:	f000 f855 	bl	8000ff4 <RA8876_write_register>

	// color depth of canvas AND active window
	// 0000 0 0 01 -> 16 Bit
	RA8876_write_register(0x5E, 0x01);
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	205e      	movs	r0, #94	@ 0x5e
 8000f4e:	f000 f851 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x10, 0x04);
 8000f52:	2104      	movs	r1, #4
 8000f54:	2010      	movs	r0, #16
 8000f56:	f000 f84d 	bl	8000ff4 <RA8876_write_register>


	// 0x20 - 0x23 main image start address we leave at 0 for now
	RA8876_write_register(0x20, 0x00);
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	2020      	movs	r0, #32
 8000f5e:	f000 f849 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x21, 0x00);
 8000f62:	2100      	movs	r1, #0
 8000f64:	2021      	movs	r0, #33	@ 0x21
 8000f66:	f000 f845 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x22, 0x00);
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	2022      	movs	r0, #34	@ 0x22
 8000f6e:	f000 f841 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x23, 0x00);
 8000f72:	2100      	movs	r1, #0
 8000f74:	2023      	movs	r0, #35	@ 0x23
 8000f76:	f000 f83d 	bl	8000ff4 <RA8876_write_register>

	//0x24 main image width 0 and 1
	window_width = RA8876_WIDTH;
 8000f7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f7e:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000f80:	893b      	ldrh	r3, [r7, #8]
 8000f82:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000f84:	893b      	ldrh	r3, [r7, #8]
 8000f86:	0a1b      	lsrs	r3, r3, #8
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x24, low_byte);
 8000f8c:	7d7b      	ldrb	r3, [r7, #21]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	2024      	movs	r0, #36	@ 0x24
 8000f92:	f000 f82f 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x25, high_byte);
 8000f96:	7d3b      	ldrb	r3, [r7, #20]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	2025      	movs	r0, #37	@ 0x25
 8000f9c:	f000 f82a 	bl	8000ff4 <RA8876_write_register>
}
 8000fa0:	bf00      	nop
 8000fa2:	3720      	adds	r7, #32
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <RA8876_PLL_init>:

void RA8876_PLL_init() {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
	// copied for the most part from a library from gfcwfzkm
	// but i needed to use different divisors
	// core pll clock speed -> want
	RA8876_write_register(RA8876_PPLLC1, 0x06);
 8000fac:	2106      	movs	r1, #6
 8000fae:	2005      	movs	r0, #5
 8000fb0:	f000 f820 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_PPLLC2,
 8000fb4:	2127      	movs	r1, #39	@ 0x27
 8000fb6:	2006      	movs	r0, #6
 8000fb8:	f000 f81c 	bl	8000ff4 <RA8876_write_register>
			(RA8876_SCAN_FREQ * 8 / RA8876_OSC_FREQ) - 1);
	// dram frequency
	RA8876_write_register(RA8876_MPLLC1, 0x04);
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	2007      	movs	r0, #7
 8000fc0:	f000 f818 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_MPLLC2,
 8000fc4:	2127      	movs	r1, #39	@ 0x27
 8000fc6:	2008      	movs	r0, #8
 8000fc8:	f000 f814 	bl	8000ff4 <RA8876_write_register>
			(RA8876_DRAM_FREQ * 4 / RA8876_OSC_FREQ) - 1);

	// SPLL
	RA8876_write_register(RA8876_SPLLC1, RA8876_SPLLC1_DIVK_1);
 8000fcc:	2104      	movs	r1, #4
 8000fce:	2009      	movs	r0, #9
 8000fd0:	f000 f810 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_SPLLC2,
 8000fd4:	2127      	movs	r1, #39	@ 0x27
 8000fd6:	200a      	movs	r0, #10
 8000fd8:	f000 f80c 	bl	8000ff4 <RA8876_write_register>
			(RA8876_CORE_FREQUENCY * 4 / RA8876_OSC_FREQ) - 1);

	HAL_Delay(2);
 8000fdc:	2002      	movs	r0, #2
 8000fde:	f002 fc77 	bl	80038d0 <HAL_Delay>
	RA8876_write_register(RA8876_CCR, 0x80);
 8000fe2:	2180      	movs	r1, #128	@ 0x80
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	f000 f805 	bl	8000ff4 <RA8876_write_register>
	HAL_Delay(5);
 8000fea:	2005      	movs	r0, #5
 8000fec:	f002 fc70 	bl	80038d0 <HAL_Delay>

}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <RA8876_write_register>:

void RA8876_write_register(uint8_t register_address, uint8_t data) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	460a      	mov	r2, r1
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	71bb      	strb	r3, [r7, #6]
	// write data to a register
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8001004:	2200      	movs	r2, #0
 8001006:	2140      	movs	r1, #64	@ 0x40
 8001008:	480a      	ldr	r0, [pc, #40]	@ (8001034 <RA8876_write_register+0x40>)
 800100a:	f002 ff03 	bl	8003e14 <HAL_GPIO_WritePin>
	RA8876_write(RA8876_COMMAND_WRITE, register_address);
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	4619      	mov	r1, r3
 8001012:	2000      	movs	r0, #0
 8001014:	f7ff fe64 	bl	8000ce0 <RA8876_write>
	RA8876_write(RA8876_DATA_WRITE, data);
 8001018:	79bb      	ldrb	r3, [r7, #6]
 800101a:	4619      	mov	r1, r3
 800101c:	2080      	movs	r0, #128	@ 0x80
 800101e:	f7ff fe5f 	bl	8000ce0 <RA8876_write>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8001022:	2201      	movs	r2, #1
 8001024:	2140      	movs	r1, #64	@ 0x40
 8001026:	4803      	ldr	r0, [pc, #12]	@ (8001034 <RA8876_write_register+0x40>)
 8001028:	f002 fef4 	bl	8003e14 <HAL_GPIO_WritePin>
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40021000 	.word	0x40021000

08001038 <RA8876_read_register>:
	HAL_SPI_Receive(&hspi5, &status, 1, 10);
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
	return (status);
}

uint8_t RA8876_read_register(uint8_t register_address) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af02      	add	r7, sp, #8
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2] = { 0, 0 };
 8001042:	2300      	movs	r3, #0
 8001044:	823b      	strh	r3, [r7, #16]

	uint8_t buf[2] = { RA8876_COMMAND_WRITE, register_address };
 8001046:	2300      	movs	r3, #0
 8001048:	733b      	strb	r3, [r7, #12]
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	2140      	movs	r1, #64	@ 0x40
 8001052:	4817      	ldr	r0, [pc, #92]	@ (80010b0 <RA8876_read_register+0x78>)
 8001054:	f002 fede 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8001058:	f107 010c 	add.w	r1, r7, #12
 800105c:	230a      	movs	r3, #10
 800105e:	2202      	movs	r2, #2
 8001060:	4814      	ldr	r0, [pc, #80]	@ (80010b4 <RA8876_read_register+0x7c>)
 8001062:	f004 f8fc 	bl	800525e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	2140      	movs	r1, #64	@ 0x40
 800106a:	4811      	ldr	r0, [pc, #68]	@ (80010b0 <RA8876_read_register+0x78>)
 800106c:	f002 fed2 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001070:	2001      	movs	r0, #1
 8001072:	f002 fc2d 	bl	80038d0 <HAL_Delay>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2140      	movs	r1, #64	@ 0x40
 800107a:	480d      	ldr	r0, [pc, #52]	@ (80010b0 <RA8876_read_register+0x78>)
 800107c:	f002 feca 	bl	8003e14 <HAL_GPIO_WritePin>
	tx_buf[0] = 0xC0;
 8001080:	23c0      	movs	r3, #192	@ 0xc0
 8001082:	753b      	strb	r3, [r7, #20]
	tx_buf[1] = 0x00;
 8001084:	2300      	movs	r3, #0
 8001086:	757b      	strb	r3, [r7, #21]

	HAL_SPI_TransmitReceive(&hspi5, tx_buf, rx_buf, 2, 10);
 8001088:	f107 0210 	add.w	r2, r7, #16
 800108c:	f107 0114 	add.w	r1, r7, #20
 8001090:	230a      	movs	r3, #10
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2302      	movs	r3, #2
 8001096:	4807      	ldr	r0, [pc, #28]	@ (80010b4 <RA8876_read_register+0x7c>)
 8001098:	f004 fa25 	bl	80054e6 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 800109c:	2201      	movs	r2, #1
 800109e:	2140      	movs	r1, #64	@ 0x40
 80010a0:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <RA8876_read_register+0x78>)
 80010a2:	f002 feb7 	bl	8003e14 <HAL_GPIO_WritePin>

	return rx_buf[1];
 80010a6:	7c7b      	ldrb	r3, [r7, #17]
}		
 80010a8:	4618      	mov	r0, r3
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40021000 	.word	0x40021000
 80010b4:	20008168 	.word	0x20008168

080010b8 <RA8876_set_mode>:

void RA8876_set_mode(enum RA8876_dispMode text_mode) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	// Activate Text Mode
	uint8_t reg_temp;
	reg_temp = RA8876_read_register(RA8876_ICR);
 80010c2:	2003      	movs	r0, #3
 80010c4:	f7ff ffb8 	bl	8001038 <RA8876_read_register>
 80010c8:	4603      	mov	r3, r0
 80010ca:	73fb      	strb	r3, [r7, #15]
	if (text_mode) {
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d004      	beq.n	80010dc <RA8876_set_mode+0x24>
		reg_temp |= RA8876_ICR_TEXT_MODE_EN;
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	f043 0304 	orr.w	r3, r3, #4
 80010d8:	73fb      	strb	r3, [r7, #15]
 80010da:	e003      	b.n	80010e4 <RA8876_set_mode+0x2c>
	} else {
		reg_temp &= ~RA8876_ICR_TEXT_MODE_EN;
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	f023 0304 	bic.w	r3, r3, #4
 80010e2:	73fb      	strb	r3, [r7, #15]
	}

	RA8876_write_register(RA8876_ICR, reg_temp);
 80010e4:	7bfb      	ldrb	r3, [r7, #15]
 80010e6:	4619      	mov	r1, r3
 80010e8:	2003      	movs	r0, #3
 80010ea:	f7ff ff83 	bl	8000ff4 <RA8876_write_register>
	_text_mode = text_mode;
 80010ee:	4a03      	ldr	r2, [pc, #12]	@ (80010fc <RA8876_set_mode+0x44>)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	7013      	strb	r3, [r2, #0]
}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000095 	.word	0x20000095

08001100 <RA8876_display_on>:


void RA8876_display_on() {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	uint8_t content = RA8876_read_register(0x12);
 8001106:	2012      	movs	r0, #18
 8001108:	f7ff ff96 	bl	8001038 <RA8876_read_register>
 800110c:	4603      	mov	r3, r0
 800110e:	71fb      	strb	r3, [r7, #7]
	content |= 0x40;
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001116:	71fb      	strb	r3, [r7, #7]
	RA8876_write_register(0x12, content);
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	4619      	mov	r1, r3
 800111c:	2012      	movs	r0, #18
 800111e:	f7ff ff69 	bl	8000ff4 <RA8876_write_register>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <RA8876_set_point_1_and_2>:
void RA8876_color_bar_test_off() {
	RA8876_display_on();
}

void RA8876_set_point_1_and_2(uint16_t x_start, uint16_t y_start,
		uint16_t x_end, uint16_t y_end) {
 800112a:	b590      	push	{r4, r7, lr}
 800112c:	b085      	sub	sp, #20
 800112e:	af00      	add	r7, sp, #0
 8001130:	4604      	mov	r4, r0
 8001132:	4608      	mov	r0, r1
 8001134:	4611      	mov	r1, r2
 8001136:	461a      	mov	r2, r3
 8001138:	4623      	mov	r3, r4
 800113a:	80fb      	strh	r3, [r7, #6]
 800113c:	4603      	mov	r3, r0
 800113e:	80bb      	strh	r3, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	807b      	strh	r3, [r7, #2]
 8001144:	4613      	mov	r3, r2
 8001146:	803b      	strh	r3, [r7, #0]
	// set the points of Line Square Triangle
	// for triangle you also need to set point 3
	// 12 Bit in total
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 800114c:	88fb      	ldrh	r3, [r7, #6]
 800114e:	0a1b      	lsrs	r3, r3, #8
 8001150:	b29b      	uxth	r3, r3
 8001152:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHSR0, low_byte);
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	4619      	mov	r1, r3
 8001158:	2068      	movs	r0, #104	@ 0x68
 800115a:	f7ff ff4b 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHSR1, high_byte);
 800115e:	7bbb      	ldrb	r3, [r7, #14]
 8001160:	4619      	mov	r1, r3
 8001162:	2069      	movs	r0, #105	@ 0x69
 8001164:	f7ff ff46 	bl	8000ff4 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8001168:	88bb      	ldrh	r3, [r7, #4]
 800116a:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 800116c:	88bb      	ldrh	r3, [r7, #4]
 800116e:	0a1b      	lsrs	r3, r3, #8
 8001170:	b29b      	uxth	r3, r3
 8001172:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVSR0, low_byte);
 8001174:	7bfb      	ldrb	r3, [r7, #15]
 8001176:	4619      	mov	r1, r3
 8001178:	206a      	movs	r0, #106	@ 0x6a
 800117a:	f7ff ff3b 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVSR1, high_byte);
 800117e:	7bbb      	ldrb	r3, [r7, #14]
 8001180:	4619      	mov	r1, r3
 8001182:	206b      	movs	r0, #107	@ 0x6b
 8001184:	f7ff ff36 	bl	8000ff4 <RA8876_write_register>
	// end point
	low_byte = (uint8_t) (x_end & 0x00FF);
 8001188:	887b      	ldrh	r3, [r7, #2]
 800118a:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (x_end >> 8);
 800118c:	887b      	ldrh	r3, [r7, #2]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b29b      	uxth	r3, r3
 8001192:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHER0, low_byte);
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	4619      	mov	r1, r3
 8001198:	206c      	movs	r0, #108	@ 0x6c
 800119a:	f7ff ff2b 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHER1, high_byte);
 800119e:	7bbb      	ldrb	r3, [r7, #14]
 80011a0:	4619      	mov	r1, r3
 80011a2:	206d      	movs	r0, #109	@ 0x6d
 80011a4:	f7ff ff26 	bl	8000ff4 <RA8876_write_register>
	low_byte = (uint8_t) (y_end & 0x00FF);
 80011a8:	883b      	ldrh	r3, [r7, #0]
 80011aa:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_end >> 8);
 80011ac:	883b      	ldrh	r3, [r7, #0]
 80011ae:	0a1b      	lsrs	r3, r3, #8
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVER0, low_byte);
 80011b4:	7bfb      	ldrb	r3, [r7, #15]
 80011b6:	4619      	mov	r1, r3
 80011b8:	206e      	movs	r0, #110	@ 0x6e
 80011ba:	f7ff ff1b 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVER1, high_byte);
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	4619      	mov	r1, r3
 80011c2:	206f      	movs	r0, #111	@ 0x6f
 80011c4:	f7ff ff16 	bl	8000ff4 <RA8876_write_register>
}
 80011c8:	bf00      	nop
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd90      	pop	{r4, r7, pc}

080011d0 <RA8876_clear_screen>:
void RA8876_clear_screen() {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af02      	add	r7, sp, #8
	RA8876_draw_rectangle(0, 0, RA8876_WIDTH, RA8876_HEIGHT,
 80011d6:	2301      	movs	r3, #1
 80011d8:	9301      	str	r3, [sp, #4]
 80011da:	f642 0341 	movw	r3, #10305	@ 0x2841
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	f44f 7316 	mov.w	r3, #600	@ 0x258
 80011e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011e8:	2100      	movs	r1, #0
 80011ea:	2000      	movs	r0, #0
 80011ec:	f000 f91e 	bl	800142c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <RA8876_draw_circle>:
void RA8876_draw_circle(uint16_t x_start, uint16_t y_start,
		uint16_t major_radius, uint16_t color, uint8_t filled) {
 80011f8:	b590      	push	{r4, r7, lr}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4604      	mov	r4, r0
 8001200:	4608      	mov	r0, r1
 8001202:	4611      	mov	r1, r2
 8001204:	461a      	mov	r2, r3
 8001206:	4623      	mov	r3, r4
 8001208:	80fb      	strh	r3, [r7, #6]
 800120a:	4603      	mov	r3, r0
 800120c:	80bb      	strh	r3, [r7, #4]
 800120e:	460b      	mov	r3, r1
 8001210:	807b      	strh	r3, [r7, #2]
 8001212:	4613      	mov	r3, r2
 8001214:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 8001216:	4b30      	ldr	r3, [pc, #192]	@ (80012d8 <RA8876_draw_circle+0xe0>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d002      	beq.n	8001224 <RA8876_draw_circle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 800121e:	2000      	movs	r0, #0
 8001220:	f7ff ff4a 	bl	80010b8 <RA8876_set_mode>

	// 0x7B 0x7C 0x7D 0x7E set the center of the circle
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8001224:	88fb      	ldrh	r3, [r7, #6]
 8001226:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	0a1b      	lsrs	r3, r3, #8
 800122c:	b29b      	uxth	r3, r3
 800122e:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7B, low_byte);
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	4619      	mov	r1, r3
 8001234:	207b      	movs	r0, #123	@ 0x7b
 8001236:	f7ff fedd 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x7C, high_byte);
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	4619      	mov	r1, r3
 800123e:	207c      	movs	r0, #124	@ 0x7c
 8001240:	f7ff fed8 	bl	8000ff4 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8001244:	88bb      	ldrh	r3, [r7, #4]
 8001246:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 8001248:	88bb      	ldrh	r3, [r7, #4]
 800124a:	0a1b      	lsrs	r3, r3, #8
 800124c:	b29b      	uxth	r3, r3
 800124e:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7D, low_byte);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4619      	mov	r1, r3
 8001254:	207d      	movs	r0, #125	@ 0x7d
 8001256:	f7ff fecd 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x7E, high_byte);
 800125a:	7bbb      	ldrb	r3, [r7, #14]
 800125c:	4619      	mov	r1, r3
 800125e:	207e      	movs	r0, #126	@ 0x7e
 8001260:	f7ff fec8 	bl	8000ff4 <RA8876_write_register>

	// 0x77 0x78 0x79 0x7A set major and minor radius
	RA8876_write_register(0x77, major_radius);
 8001264:	887b      	ldrh	r3, [r7, #2]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	4619      	mov	r1, r3
 800126a:	2077      	movs	r0, #119	@ 0x77
 800126c:	f7ff fec2 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x78, major_radius >> 8);
 8001270:	887b      	ldrh	r3, [r7, #2]
 8001272:	0a1b      	lsrs	r3, r3, #8
 8001274:	b29b      	uxth	r3, r3
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4619      	mov	r1, r3
 800127a:	2078      	movs	r0, #120	@ 0x78
 800127c:	f7ff feba 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x79, major_radius);
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	4619      	mov	r1, r3
 8001286:	2079      	movs	r0, #121	@ 0x79
 8001288:	f7ff feb4 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x7A, major_radius >> 8);
 800128c:	887b      	ldrh	r3, [r7, #2]
 800128e:	0a1b      	lsrs	r3, r3, #8
 8001290:	b29b      	uxth	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	4619      	mov	r1, r3
 8001296:	207a      	movs	r0, #122	@ 0x7a
 8001298:	f7ff feac 	bl	8000ff4 <RA8876_write_register>

	RA8876_set_foreground_color(color);
 800129c:	883b      	ldrh	r3, [r7, #0]
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 f900 	bl	80014a4 <RA8876_set_foreground_color>
	// draw 0x76
	// bit5= 0 bit4= 0 bit6 is fill bit7 is start!
	// 11 00 0000 = 0xB0 or 0x80 for not fill
	if (filled) {
 80012a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d004      	beq.n	80012b6 <RA8876_draw_circle+0xbe>
		RA8876_write_register(0x76, 0xC0);
 80012ac:	21c0      	movs	r1, #192	@ 0xc0
 80012ae:	2076      	movs	r0, #118	@ 0x76
 80012b0:	f7ff fea0 	bl	8000ff4 <RA8876_write_register>
 80012b4:	e003      	b.n	80012be <RA8876_draw_circle+0xc6>
	} else {
		RA8876_write_register(0x76, 0x80);
 80012b6:	2180      	movs	r1, #128	@ 0x80
 80012b8:	2076      	movs	r0, #118	@ 0x76
 80012ba:	f7ff fe9b 	bl	8000ff4 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 80012be:	bf00      	nop
 80012c0:	2076      	movs	r0, #118	@ 0x76
 80012c2:	f7ff feb9 	bl	8001038 <RA8876_read_register>
 80012c6:	4603      	mov	r3, r0
 80012c8:	b25b      	sxtb	r3, r3
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	dbf8      	blt.n	80012c0 <RA8876_draw_circle+0xc8>
	}
}
 80012ce:	bf00      	nop
 80012d0:	bf00      	nop
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd90      	pop	{r4, r7, pc}
 80012d8:	20000095 	.word	0x20000095

080012dc <RA8876_draw_diamond>:
void RA8876_draw_diamond(uint16_t x_center, uint16_t y_center, uint16_t height,
		uint16_t width, uint16_t color, uint16_t filled) {
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b089      	sub	sp, #36	@ 0x24
 80012e0:	af04      	add	r7, sp, #16
 80012e2:	4604      	mov	r4, r0
 80012e4:	4608      	mov	r0, r1
 80012e6:	4611      	mov	r1, r2
 80012e8:	461a      	mov	r2, r3
 80012ea:	4623      	mov	r3, r4
 80012ec:	80fb      	strh	r3, [r7, #6]
 80012ee:	4603      	mov	r3, r0
 80012f0:	80bb      	strh	r3, [r7, #4]
 80012f2:	460b      	mov	r3, r1
 80012f4:	807b      	strh	r3, [r7, #2]
 80012f6:	4613      	mov	r3, r2
 80012f8:	803b      	strh	r3, [r7, #0]
	// build a diamond made up of two triangles
	// height is the complete height, same with width
	uint16_t y_1 = y_center - (height / 2);
 80012fa:	887b      	ldrh	r3, [r7, #2]
 80012fc:	085b      	lsrs	r3, r3, #1
 80012fe:	b29b      	uxth	r3, r3
 8001300:	88ba      	ldrh	r2, [r7, #4]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	81fb      	strh	r3, [r7, #14]
	uint16_t y_2 = y_center + (height / 2);
 8001306:	887b      	ldrh	r3, [r7, #2]
 8001308:	085b      	lsrs	r3, r3, #1
 800130a:	b29a      	uxth	r2, r3
 800130c:	88bb      	ldrh	r3, [r7, #4]
 800130e:	4413      	add	r3, r2
 8001310:	81bb      	strh	r3, [r7, #12]
	uint16_t x_2 = x_center - (width / 2);
 8001312:	883b      	ldrh	r3, [r7, #0]
 8001314:	085b      	lsrs	r3, r3, #1
 8001316:	b29b      	uxth	r3, r3
 8001318:	88fa      	ldrh	r2, [r7, #6]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	817b      	strh	r3, [r7, #10]
	uint16_t x_3 = x_center + (width / 2);
 800131e:	883b      	ldrh	r3, [r7, #0]
 8001320:	085b      	lsrs	r3, r3, #1
 8001322:	b29a      	uxth	r2, r3
 8001324:	88fb      	ldrh	r3, [r7, #6]
 8001326:	4413      	add	r3, r2
 8001328:	813b      	strh	r3, [r7, #8]
	// upper triangle
	RA8876_draw_triangle(x_center, y_1, x_2, y_center, x_3, y_center, color,
 800132a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800132c:	b2db      	uxtb	r3, r3
 800132e:	88bc      	ldrh	r4, [r7, #4]
 8001330:	897a      	ldrh	r2, [r7, #10]
 8001332:	89f9      	ldrh	r1, [r7, #14]
 8001334:	88f8      	ldrh	r0, [r7, #6]
 8001336:	9303      	str	r3, [sp, #12]
 8001338:	8c3b      	ldrh	r3, [r7, #32]
 800133a:	9302      	str	r3, [sp, #8]
 800133c:	88bb      	ldrh	r3, [r7, #4]
 800133e:	9301      	str	r3, [sp, #4]
 8001340:	893b      	ldrh	r3, [r7, #8]
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	4623      	mov	r3, r4
 8001346:	f000 f815 	bl	8001374 <RA8876_draw_triangle>
			filled);
	RA8876_draw_triangle(x_2, y_center, x_center, y_2, x_3, y_center, color,
 800134a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800134c:	b2db      	uxtb	r3, r3
 800134e:	89bc      	ldrh	r4, [r7, #12]
 8001350:	88fa      	ldrh	r2, [r7, #6]
 8001352:	88b9      	ldrh	r1, [r7, #4]
 8001354:	8978      	ldrh	r0, [r7, #10]
 8001356:	9303      	str	r3, [sp, #12]
 8001358:	8c3b      	ldrh	r3, [r7, #32]
 800135a:	9302      	str	r3, [sp, #8]
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	893b      	ldrh	r3, [r7, #8]
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	4623      	mov	r3, r4
 8001366:	f000 f805 	bl	8001374 <RA8876_draw_triangle>
			filled);
}
 800136a:	bf00      	nop
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	bd90      	pop	{r4, r7, pc}
	...

08001374 <RA8876_draw_triangle>:

void RA8876_draw_triangle(uint16_t x_1, uint16_t y_1, uint16_t x_2,
		uint16_t y_2, uint16_t x_3, uint16_t y_3, uint16_t color,
		uint8_t filled) {
 8001374:	b590      	push	{r4, r7, lr}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	4604      	mov	r4, r0
 800137c:	4608      	mov	r0, r1
 800137e:	4611      	mov	r1, r2
 8001380:	461a      	mov	r2, r3
 8001382:	4623      	mov	r3, r4
 8001384:	80fb      	strh	r3, [r7, #6]
 8001386:	4603      	mov	r3, r0
 8001388:	80bb      	strh	r3, [r7, #4]
 800138a:	460b      	mov	r3, r1
 800138c:	807b      	strh	r3, [r7, #2]
 800138e:	4613      	mov	r3, r2
 8001390:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 8001392:	4b25      	ldr	r3, [pc, #148]	@ (8001428 <RA8876_draw_triangle+0xb4>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d002      	beq.n	80013a0 <RA8876_draw_triangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 800139a:	2000      	movs	r0, #0
 800139c:	f7ff fe8c 	bl	80010b8 <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_1, y_1, x_2, y_2);
 80013a0:	883b      	ldrh	r3, [r7, #0]
 80013a2:	887a      	ldrh	r2, [r7, #2]
 80013a4:	88b9      	ldrh	r1, [r7, #4]
 80013a6:	88f8      	ldrh	r0, [r7, #6]
 80013a8:	f7ff febf 	bl	800112a <RA8876_set_point_1_and_2>
	// 0x70 0x71 0x72 0x73 point 3 of triangle
	uint8_t low_byte = (uint8_t) (x_3 & 0x00FF);
 80013ac:	8c3b      	ldrh	r3, [r7, #32]
 80013ae:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_3 >> 8);
 80013b0:	8c3b      	ldrh	r3, [r7, #32]
 80013b2:	0a1b      	lsrs	r3, r3, #8
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x70, low_byte);
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
 80013ba:	4619      	mov	r1, r3
 80013bc:	2070      	movs	r0, #112	@ 0x70
 80013be:	f7ff fe19 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x71, high_byte);
 80013c2:	7bbb      	ldrb	r3, [r7, #14]
 80013c4:	4619      	mov	r1, r3
 80013c6:	2071      	movs	r0, #113	@ 0x71
 80013c8:	f7ff fe14 	bl	8000ff4 <RA8876_write_register>
	low_byte = (uint8_t) (y_3 & 0x00FF);
 80013cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013ce:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_3 >> 8);
 80013d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013d2:	0a1b      	lsrs	r3, r3, #8
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x72, low_byte);
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	4619      	mov	r1, r3
 80013dc:	2072      	movs	r0, #114	@ 0x72
 80013de:	f7ff fe09 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0x73, high_byte);
 80013e2:	7bbb      	ldrb	r3, [r7, #14]
 80013e4:	4619      	mov	r1, r3
 80013e6:	2073      	movs	r0, #115	@ 0x73
 80013e8:	f7ff fe04 	bl	8000ff4 <RA8876_write_register>
	RA8876_set_foreground_color(color);
 80013ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 f858 	bl	80014a4 <RA8876_set_foreground_color>

	// on triangle fill is Bit 5
	// 1 0 1 000 10
	if (filled) {
 80013f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d004      	beq.n	8001406 <RA8876_draw_triangle+0x92>
		RA8876_write_register(0x67, 0xA2);
 80013fc:	21a2      	movs	r1, #162	@ 0xa2
 80013fe:	2067      	movs	r0, #103	@ 0x67
 8001400:	f7ff fdf8 	bl	8000ff4 <RA8876_write_register>
 8001404:	e003      	b.n	800140e <RA8876_draw_triangle+0x9a>
	} else {
		RA8876_write_register(0x67, 0x82);
 8001406:	2182      	movs	r1, #130	@ 0x82
 8001408:	2067      	movs	r0, #103	@ 0x67
 800140a:	f7ff fdf3 	bl	8000ff4 <RA8876_write_register>

	}
	while (RA8876_read_register(0x67) & 0x80) {
 800140e:	bf00      	nop
 8001410:	2067      	movs	r0, #103	@ 0x67
 8001412:	f7ff fe11 	bl	8001038 <RA8876_read_register>
 8001416:	4603      	mov	r3, r0
 8001418:	b25b      	sxtb	r3, r3
 800141a:	2b00      	cmp	r3, #0
 800141c:	dbf8      	blt.n	8001410 <RA8876_draw_triangle+0x9c>
	}
}
 800141e:	bf00      	nop
 8001420:	bf00      	nop
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	bd90      	pop	{r4, r7, pc}
 8001428:	20000095 	.word	0x20000095

0800142c <RA8876_draw_rectangle>:
void RA8876_draw_rectangle(uint16_t x_start, uint16_t y_start, uint16_t x_end,
		uint16_t y_end,
		uint16_t color, uint8_t filled) {
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4604      	mov	r4, r0
 8001434:	4608      	mov	r0, r1
 8001436:	4611      	mov	r1, r2
 8001438:	461a      	mov	r2, r3
 800143a:	4623      	mov	r3, r4
 800143c:	80fb      	strh	r3, [r7, #6]
 800143e:	4603      	mov	r3, r0
 8001440:	80bb      	strh	r3, [r7, #4]
 8001442:	460b      	mov	r3, r1
 8001444:	807b      	strh	r3, [r7, #2]
 8001446:	4613      	mov	r3, r2
 8001448:	803b      	strh	r3, [r7, #0]

	if (_text_mode)
 800144a:	4b15      	ldr	r3, [pc, #84]	@ (80014a0 <RA8876_draw_rectangle+0x74>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <RA8876_draw_rectangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 8001452:	2000      	movs	r0, #0
 8001454:	f7ff fe30 	bl	80010b8 <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_start, y_start, x_end, y_end);
 8001458:	883b      	ldrh	r3, [r7, #0]
 800145a:	887a      	ldrh	r2, [r7, #2]
 800145c:	88b9      	ldrh	r1, [r7, #4]
 800145e:	88f8      	ldrh	r0, [r7, #6]
 8001460:	f7ff fe63 	bl	800112a <RA8876_set_point_1_and_2>
	RA8876_set_foreground_color(color);
 8001464:	8b3b      	ldrh	r3, [r7, #24]
 8001466:	4618      	mov	r0, r3
 8001468:	f000 f81c 	bl	80014a4 <RA8876_set_foreground_color>

	// draw 0x76
	// bit5= 1 bit4= 0 bit6 is fill bit7 is start!
	// 11 10 0000 = 0xE0 or 0xA0 for not fill
	if (filled) {
 800146c:	7f3b      	ldrb	r3, [r7, #28]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d004      	beq.n	800147c <RA8876_draw_rectangle+0x50>
	RA8876_write_register(0x76, 0xE0);
 8001472:	21e0      	movs	r1, #224	@ 0xe0
 8001474:	2076      	movs	r0, #118	@ 0x76
 8001476:	f7ff fdbd 	bl	8000ff4 <RA8876_write_register>
 800147a:	e003      	b.n	8001484 <RA8876_draw_rectangle+0x58>
	} else {
		RA8876_write_register(0x76, 0xA0);
 800147c:	21a0      	movs	r1, #160	@ 0xa0
 800147e:	2076      	movs	r0, #118	@ 0x76
 8001480:	f7ff fdb8 	bl	8000ff4 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 8001484:	bf00      	nop
 8001486:	2076      	movs	r0, #118	@ 0x76
 8001488:	f7ff fdd6 	bl	8001038 <RA8876_read_register>
 800148c:	4603      	mov	r3, r0
 800148e:	b25b      	sxtb	r3, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	dbf8      	blt.n	8001486 <RA8876_draw_rectangle+0x5a>
	}
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	bd90      	pop	{r4, r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000095 	.word	0x20000095

080014a4 <RA8876_set_foreground_color>:
	uint32_t color = (uint32_t) alpha << 24 | (uint32_t) red << 16
			| (uint32_t) green << 8 | (uint32_t) blue;
	return (color);
}

void RA8876_set_foreground_color(uint16_t color) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	80fb      	strh	r3, [r7, #6]
	// set foreground color, we are 16 Bit colores
	// Red:   5 bits (bits 15-11)
	// Green: 6 bits (bits 10-5)
	// Blue:  5 bits (bits 4-0)
	uint8_t red = (uint8_t) ((color >> 11) & 0x1F) << 3;
 80014ae:	88fb      	ldrh	r3, [r7, #6]
 80014b0:	0adb      	lsrs	r3, r3, #11
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	73fb      	strb	r3, [r7, #15]
	uint8_t green = (uint8_t) ((color >> 5) & 0x3F) << 2;
 80014ba:	88fb      	ldrh	r3, [r7, #6]
 80014bc:	095b      	lsrs	r3, r3, #5
 80014be:	b29b      	uxth	r3, r3
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	73bb      	strb	r3, [r7, #14]
	uint8_t blue = (uint8_t) (color & 0x1F) << 3;
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	737b      	strb	r3, [r7, #13]

	RA8876_write_register(RA8876_FGCR, red);
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	4619      	mov	r1, r3
 80014d2:	20d2      	movs	r0, #210	@ 0xd2
 80014d4:	f7ff fd8e 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCG, green);
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	4619      	mov	r1, r3
 80014dc:	20d3      	movs	r0, #211	@ 0xd3
 80014de:	f7ff fd89 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCB, blue);
 80014e2:	7b7b      	ldrb	r3, [r7, #13]
 80014e4:	4619      	mov	r1, r3
 80014e6:	20d4      	movs	r0, #212	@ 0xd4
 80014e8:	f7ff fd84 	bl	8000ff4 <RA8876_write_register>
}
 80014ec:	bf00      	nop
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <RA8876_draw_image_BTE>:
void RA8876_draw_mario(int x, int y) {
	RA8876_draw_image_BTE(x, y, 16, 16, mario_16x16);
}
void RA8876_draw_image_BTE(int16_t x, int16_t y, uint16_t width,
		uint16_t height,
		const uint16_t *imageData) {
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	b087      	sub	sp, #28
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4604      	mov	r4, r0
 80014fc:	4608      	mov	r0, r1
 80014fe:	4611      	mov	r1, r2
 8001500:	461a      	mov	r2, r3
 8001502:	4623      	mov	r3, r4
 8001504:	80fb      	strh	r3, [r7, #6]
 8001506:	4603      	mov	r3, r0
 8001508:	80bb      	strh	r3, [r7, #4]
 800150a:	460b      	mov	r3, r1
 800150c:	807b      	strh	r3, [r7, #2]
 800150e:	4613      	mov	r3, r2
 8001510:	803b      	strh	r3, [r7, #0]
//	RA8876_write_register(0x9E, 0x00);
//	RA8876_write_register(0x9F, 0x00);
//	RA8876_write_register(0xA0, 0x00);

	// A1 A2 set image Width
	RA8876_write_register(0xA1, (uint8_t) (RA8876_WIDTH & 0xFF));
 8001512:	2100      	movs	r1, #0
 8001514:	20a1      	movs	r0, #161	@ 0xa1
 8001516:	f7ff fd6d 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA2, (uint8_t) (RA8876_WIDTH >> 8));
 800151a:	2104      	movs	r1, #4
 800151c:	20a2      	movs	r0, #162	@ 0xa2
 800151e:	f7ff fd69 	bl	8000ff4 <RA8876_write_register>

	// A3 A4 is X pos A5 A6 is Y Source1
	RA8876_write_register(0xA3, (uint8_t) (x & 0xFF));
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	4619      	mov	r1, r3
 8001528:	20a3      	movs	r0, #163	@ 0xa3
 800152a:	f7ff fd63 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA4, (uint8_t) (x >> 8));
 800152e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001532:	121b      	asrs	r3, r3, #8
 8001534:	b21b      	sxth	r3, r3
 8001536:	b2db      	uxtb	r3, r3
 8001538:	4619      	mov	r1, r3
 800153a:	20a4      	movs	r0, #164	@ 0xa4
 800153c:	f7ff fd5a 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA5, (uint8_t) (y & 0xFF));
 8001540:	88bb      	ldrh	r3, [r7, #4]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	4619      	mov	r1, r3
 8001546:	20a5      	movs	r0, #165	@ 0xa5
 8001548:	f7ff fd54 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA6, (uint8_t) (y >> 8));
 800154c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001550:	121b      	asrs	r3, r3, #8
 8001552:	b21b      	sxth	r3, r3
 8001554:	b2db      	uxtb	r3, r3
 8001556:	4619      	mov	r1, r3
 8001558:	20a6      	movs	r0, #166	@ 0xa6
 800155a:	f7ff fd4b 	bl	8000ff4 <RA8876_write_register>

	// A7 A8 A9 AA is destination memory address
	RA8876_write_register(0xA7, 0x00);
 800155e:	2100      	movs	r1, #0
 8001560:	20a7      	movs	r0, #167	@ 0xa7
 8001562:	f7ff fd47 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA8, 0x00);
 8001566:	2100      	movs	r1, #0
 8001568:	20a8      	movs	r0, #168	@ 0xa8
 800156a:	f7ff fd43 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xA9, 0x00);
 800156e:	2100      	movs	r1, #0
 8001570:	20a9      	movs	r0, #169	@ 0xa9
 8001572:	f7ff fd3f 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xAA, 0x00);
 8001576:	2100      	movs	r1, #0
 8001578:	20aa      	movs	r0, #170	@ 0xaa
 800157a:	f7ff fd3b 	bl	8000ff4 <RA8876_write_register>

	// AB AC destination image width
	RA8876_write_register(0xAB, RA8876_WIDTH & 0xFF);
 800157e:	2100      	movs	r1, #0
 8001580:	20ab      	movs	r0, #171	@ 0xab
 8001582:	f7ff fd37 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xAC, RA8876_WIDTH >> 8);
 8001586:	2104      	movs	r1, #4
 8001588:	20ac      	movs	r0, #172	@ 0xac
 800158a:	f7ff fd33 	bl	8000ff4 <RA8876_write_register>

	// AD AE is destination X pos and AF B0 is destination Y
	RA8876_write_register(0xAD, (uint8_t) (x & 0xFF));
 800158e:	88fb      	ldrh	r3, [r7, #6]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	4619      	mov	r1, r3
 8001594:	20ad      	movs	r0, #173	@ 0xad
 8001596:	f7ff fd2d 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xAE, (uint8_t) (x >> 8));
 800159a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800159e:	121b      	asrs	r3, r3, #8
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	4619      	mov	r1, r3
 80015a6:	20ae      	movs	r0, #174	@ 0xae
 80015a8:	f7ff fd24 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xAF, (uint8_t) (y & 0xFF));
 80015ac:	88bb      	ldrh	r3, [r7, #4]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	4619      	mov	r1, r3
 80015b2:	20af      	movs	r0, #175	@ 0xaf
 80015b4:	f7ff fd1e 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xB0, (uint8_t) (y >> 8));
 80015b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015bc:	121b      	asrs	r3, r3, #8
 80015be:	b21b      	sxth	r3, r3
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	4619      	mov	r1, r3
 80015c4:	20b0      	movs	r0, #176	@ 0xb0
 80015c6:	f7ff fd15 	bl	8000ff4 <RA8876_write_register>

	// B1 B2 is BTE width register
	RA8876_write_register(0xB1, (width) & 0xFF);
 80015ca:	887b      	ldrh	r3, [r7, #2]
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	4619      	mov	r1, r3
 80015d0:	20b1      	movs	r0, #177	@ 0xb1
 80015d2:	f7ff fd0f 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xB2, (width) >> 8);
 80015d6:	887b      	ldrh	r3, [r7, #2]
 80015d8:	0a1b      	lsrs	r3, r3, #8
 80015da:	b29b      	uxth	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	4619      	mov	r1, r3
 80015e0:	20b2      	movs	r0, #178	@ 0xb2
 80015e2:	f7ff fd07 	bl	8000ff4 <RA8876_write_register>
	// B3 B4 is BTE height register
	RA8876_write_register(0xB3, (height) & 0xFF);
 80015e6:	883b      	ldrh	r3, [r7, #0]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	4619      	mov	r1, r3
 80015ec:	20b3      	movs	r0, #179	@ 0xb3
 80015ee:	f7ff fd01 	bl	8000ff4 <RA8876_write_register>
	RA8876_write_register(0xB4, (height) >> 8);
 80015f2:	883b      	ldrh	r3, [r7, #0]
 80015f4:	0a1b      	lsrs	r3, r3, #8
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	4619      	mov	r1, r3
 80015fc:	20b4      	movs	r0, #180	@ 0xb4
 80015fe:	f7ff fcf9 	bl	8000ff4 <RA8876_write_register>


	// 92 source1/destination color depth
	// 0 01 001 01 -> 0x25 for 16 bit everywhere
	RA8876_write_register(0x92, 0x25);
 8001602:	2125      	movs	r1, #37	@ 0x25
 8001604:	2092      	movs	r0, #146	@ 0x92
 8001606:	f7ff fcf5 	bl	8000ff4 <RA8876_write_register>

	// 0x91 BTE function control register 1
	// 1100 0000 -> 0xF0 means MPU WRITE with source0 from mpu
	RA8876_write_register(0x91, 0xC0);
 800160a:	21c0      	movs	r1, #192	@ 0xc0
 800160c:	2091      	movs	r0, #145	@ 0x91
 800160e:	f7ff fcf1 	bl	8000ff4 <RA8876_write_register>

	// 0x90 BTE function control register 0
	// 000 1 00 0 = 0x10
	RA8876_write_register(0x90, 0x10);
 8001612:	2110      	movs	r1, #16
 8001614:	2090      	movs	r0, #144	@ 0x90
 8001616:	f7ff fced 	bl	8000ff4 <RA8876_write_register>

	RA8876_write_register(0x04, 0x00); 
 800161a:	2100      	movs	r1, #0
 800161c:	2004      	movs	r0, #4
 800161e:	f7ff fce9 	bl	8000ff4 <RA8876_write_register>

	// we have to do sending manually because it would interpret sent
	// commands as data, we just have to stream it
	uint8_t buf[2] = { 0, 0 };
 8001622:	2300      	movs	r3, #0
 8001624:	823b      	strh	r3, [r7, #16]
	uint8_t test[1] = { RA8876_DATA_WRITE };
 8001626:	2380      	movs	r3, #128	@ 0x80
 8001628:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 800162a:	2200      	movs	r2, #0
 800162c:	2140      	movs	r1, #64	@ 0x40
 800162e:	4826      	ldr	r0, [pc, #152]	@ (80016c8 <RA8876_draw_image_BTE+0x1d4>)
 8001630:	f002 fbf0 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, test, sizeof(1), 10);
 8001634:	f107 010c 	add.w	r1, r7, #12
 8001638:	230a      	movs	r3, #10
 800163a:	2204      	movs	r2, #4
 800163c:	4823      	ldr	r0, [pc, #140]	@ (80016cc <RA8876_draw_image_BTE+0x1d8>)
 800163e:	f003 fe0e 	bl	800525e <HAL_SPI_Transmit>
	for (uint32_t i = 0; i < (width * height); i++) {
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	e021      	b.n	800168c <RA8876_draw_image_BTE+0x198>

		buf[0] = (uint8_t) (imageData[i] & 0x00ff);
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800164e:	4413      	add	r3, r2
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	743b      	strb	r3, [r7, #16]
		buf[1] = (uint8_t) (imageData[i] >> 8);
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800165c:	4413      	add	r3, r2
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	0a1b      	lsrs	r3, r3, #8
 8001662:	b29b      	uxth	r3, r3
 8001664:	b2db      	uxtb	r3, r3
 8001666:	747b      	strb	r3, [r7, #17]

		HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8001668:	f107 0110 	add.w	r1, r7, #16
 800166c:	230a      	movs	r3, #10
 800166e:	2202      	movs	r2, #2
 8001670:	4816      	ldr	r0, [pc, #88]	@ (80016cc <RA8876_draw_image_BTE+0x1d8>)
 8001672:	f003 fdf4 	bl	800525e <HAL_SPI_Transmit>
		// we need to add some delay so the display doesnt lose info
		if ((i % 512) == 0) {
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800167c:	2b00      	cmp	r3, #0
 800167e:	d102      	bne.n	8001686 <RA8876_draw_image_BTE+0x192>
			osDelay(1);
 8001680:	2001      	movs	r0, #1
 8001682:	f005 f979 	bl	8006978 <osDelay>
	for (uint32_t i = 0; i < (width * height); i++) {
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	3301      	adds	r3, #1
 800168a:	617b      	str	r3, [r7, #20]
 800168c:	887b      	ldrh	r3, [r7, #2]
 800168e:	883a      	ldrh	r2, [r7, #0]
 8001690:	fb02 f303 	mul.w	r3, r2, r3
 8001694:	461a      	mov	r2, r3
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	4293      	cmp	r3, r2
 800169a:	d3d5      	bcc.n	8001648 <RA8876_draw_image_BTE+0x154>
		}

	}
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 800169c:	2201      	movs	r2, #1
 800169e:	2140      	movs	r1, #64	@ 0x40
 80016a0:	4809      	ldr	r0, [pc, #36]	@ (80016c8 <RA8876_draw_image_BTE+0x1d4>)
 80016a2:	f002 fbb7 	bl	8003e14 <HAL_GPIO_WritePin>


	while (RA8876_read_register(0x90) & 0x10) {
 80016a6:	e002      	b.n	80016ae <RA8876_draw_image_BTE+0x1ba>
		osDelay(5);
 80016a8:	2005      	movs	r0, #5
 80016aa:	f005 f965 	bl	8006978 <osDelay>
	while (RA8876_read_register(0x90) & 0x10) {
 80016ae:	2090      	movs	r0, #144	@ 0x90
 80016b0:	f7ff fcc2 	bl	8001038 <RA8876_read_register>
 80016b4:	4603      	mov	r3, r0
 80016b6:	f003 0310 	and.w	r3, r3, #16
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f4      	bne.n	80016a8 <RA8876_draw_image_BTE+0x1b4>
	}
}
 80016be:	bf00      	nop
 80016c0:	bf00      	nop
 80016c2:	371c      	adds	r7, #28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd90      	pop	{r4, r7, pc}
 80016c8:	40021000 	.word	0x40021000
 80016cc:	20008168 	.word	0x20008168

080016d0 <RA8876_SLOT_clear>:
void RA8876_SLOT_clear() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af02      	add	r7, sp, #8
	// clear the center to be ready for the next run
	// just a rectangle in the middle

	uint16_t width = 1024;
 80016d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016da:	80fb      	strh	r3, [r7, #6]
	RA8876_draw_rectangle(0, 128, width, 600 - 128,
 80016dc:	88fa      	ldrh	r2, [r7, #6]
 80016de:	2301      	movs	r3, #1
 80016e0:	9301      	str	r3, [sp, #4]
 80016e2:	f642 0341 	movw	r3, #10305	@ 0x2841
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	f44f 73ec 	mov.w	r3, #472	@ 0x1d8
 80016ec:	2180      	movs	r1, #128	@ 0x80
 80016ee:	2000      	movs	r0, #0
 80016f0:	f7ff fe9c 	bl	800142c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <RA8876_SLOT_stop_roll>:
void RA8876_SLOT_stop_roll(uint8_t number, uint8_t symbol) {
 80016fc:	b5b0      	push	{r4, r5, r7, lr}
 80016fe:	b08a      	sub	sp, #40	@ 0x28
 8001700:	af04      	add	r7, sp, #16
 8001702:	4603      	mov	r3, r0
 8001704:	460a      	mov	r2, r1
 8001706:	71fb      	strb	r3, [r7, #7]
 8001708:	4613      	mov	r3, r2
 800170a:	71bb      	strb	r3, [r7, #6]
	uint16_t width = (1024 / 3);
 800170c:	f240 1355 	movw	r3, #341	@ 0x155
 8001710:	82fb      	strh	r3, [r7, #22]
	uint16_t shape_size = 200;
 8001712:	23c8      	movs	r3, #200	@ 0xc8
 8001714:	82bb      	strh	r3, [r7, #20]
	uint16_t x = ((width / 2) - (shape_size / 2) + (width * number) + 5);
 8001716:	8afb      	ldrh	r3, [r7, #22]
 8001718:	085b      	lsrs	r3, r3, #1
 800171a:	b29a      	uxth	r2, r3
 800171c:	8abb      	ldrh	r3, [r7, #20]
 800171e:	085b      	lsrs	r3, r3, #1
 8001720:	b29b      	uxth	r3, r3
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	b29a      	uxth	r2, r3
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	b29b      	uxth	r3, r3
 800172a:	8af9      	ldrh	r1, [r7, #22]
 800172c:	fb11 f303 	smulbb	r3, r1, r3
 8001730:	b29b      	uxth	r3, r3
 8001732:	4413      	add	r3, r2
 8001734:	b29b      	uxth	r3, r3
 8001736:	3305      	adds	r3, #5
 8001738:	827b      	strh	r3, [r7, #18]
	uint16_t y = ((RA8876_HEIGHT / 2) - (shape_size / 2));
 800173a:	8abb      	ldrh	r3, [r7, #20]
 800173c:	085b      	lsrs	r3, r3, #1
 800173e:	b29b      	uxth	r3, r3
 8001740:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 8001744:	823b      	strh	r3, [r7, #16]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8001746:	4a0f      	ldr	r2, [pc, #60]	@ (8001784 <RA8876_SLOT_stop_roll+0x88>)
 8001748:	f107 0308 	add.w	r3, r7, #8
 800174c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001750:	6018      	str	r0, [r3, #0]
 8001752:	3304      	adds	r3, #4
 8001754:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	RA8876_SLOT_draw_symbol(x, y, shape_size, symbol, colors[_color],
 8001756:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <RA8876_SLOT_stop_roll+0x8c>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	3318      	adds	r3, #24
 800175e:	443b      	add	r3, r7
 8001760:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001764:	79bc      	ldrb	r4, [r7, #6]
 8001766:	8aba      	ldrh	r2, [r7, #20]
 8001768:	8a39      	ldrh	r1, [r7, #16]
 800176a:	8a78      	ldrh	r0, [r7, #18]
 800176c:	2501      	movs	r5, #1
 800176e:	9502      	str	r5, [sp, #8]
 8001770:	2501      	movs	r5, #1
 8001772:	9501      	str	r5, [sp, #4]
 8001774:	9300      	str	r3, [sp, #0]
 8001776:	4623      	mov	r3, r4
 8001778:	f000 fa54 	bl	8001c24 <RA8876_SLOT_draw_symbol>
			1, 1);
}
 800177c:	bf00      	nop
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bdb0      	pop	{r4, r5, r7, pc}
 8001784:	0800a89c 	.word	0x0800a89c
 8001788:	20000098 	.word	0x20000098

0800178c <RA8876_SLOT_draw_roll>:

uint8_t RA8876_SLOT_draw_roll(uint8_t number,
		uint8_t filled) {
 800178c:	b5b0      	push	{r4, r5, r7, lr}
 800178e:	b08c      	sub	sp, #48	@ 0x30
 8001790:	af04      	add	r7, sp, #16
 8001792:	4603      	mov	r3, r0
 8001794:	460a      	mov	r2, r1
 8001796:	71fb      	strb	r3, [r7, #7]
 8001798:	4613      	mov	r3, r2
 800179a:	71bb      	strb	r3, [r7, #6]
	// call this to draw a symbol (shape) into 0-2 abschnitte
	// this draws purely the shapes.
	uint16_t width = (1024 / 3);
 800179c:	f240 1355 	movw	r3, #341	@ 0x155
 80017a0:	83fb      	strh	r3, [r7, #30]
	uint16_t shape_size = 200;
 80017a2:	23c8      	movs	r3, #200	@ 0xc8
 80017a4:	83bb      	strh	r3, [r7, #28]
	uint16_t x = ((width / 2) - (shape_size / 2) + (width * number) + 5);
 80017a6:	8bfb      	ldrh	r3, [r7, #30]
 80017a8:	085b      	lsrs	r3, r3, #1
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	8bbb      	ldrh	r3, [r7, #28]
 80017ae:	085b      	lsrs	r3, r3, #1
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	79fb      	ldrb	r3, [r7, #7]
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	8bf9      	ldrh	r1, [r7, #30]
 80017bc:	fb11 f303 	smulbb	r3, r1, r3
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	3305      	adds	r3, #5
 80017c8:	837b      	strh	r3, [r7, #26]
	uint16_t y = ((RA8876_HEIGHT / 2) - (shape_size / 2));
 80017ca:	8bbb      	ldrh	r3, [r7, #28]
 80017cc:	085b      	lsrs	r3, r3, #1
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 80017d4:	833b      	strh	r3, [r7, #24]
	uint8_t symbols[5] = { TREE, PRESENT, DIAMOND, PACMAN, SNOWMAN };
 80017d6:	4a27      	ldr	r2, [pc, #156]	@ (8001874 <RA8876_SLOT_draw_roll+0xe8>)
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017e0:	6018      	str	r0, [r3, #0]
 80017e2:	3304      	adds	r3, #4
 80017e4:	7019      	strb	r1, [r3, #0]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 80017e6:	4a24      	ldr	r2, [pc, #144]	@ (8001878 <RA8876_SLOT_draw_roll+0xec>)
 80017e8:	f107 0308 	add.w	r3, r7, #8
 80017ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017f0:	6018      	str	r0, [r3, #0]
 80017f2:	3304      	adds	r3, #4
 80017f4:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	RA8876_SLOT_draw_symbol(x, y, shape_size, symbols[_symbol], colors[_color],
 80017f6:	4b21      	ldr	r3, [pc, #132]	@ (800187c <RA8876_SLOT_draw_roll+0xf0>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	3320      	adds	r3, #32
 80017fc:	443b      	add	r3, r7
 80017fe:	f813 5c10 	ldrb.w	r5, [r3, #-16]
 8001802:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <RA8876_SLOT_draw_roll+0xf4>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	3320      	adds	r3, #32
 800180a:	443b      	add	r3, r7
 800180c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001810:	8bbc      	ldrh	r4, [r7, #28]
 8001812:	8b39      	ldrh	r1, [r7, #24]
 8001814:	8b78      	ldrh	r0, [r7, #26]
 8001816:	2201      	movs	r2, #1
 8001818:	9202      	str	r2, [sp, #8]
 800181a:	79ba      	ldrb	r2, [r7, #6]
 800181c:	9201      	str	r2, [sp, #4]
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	462b      	mov	r3, r5
 8001822:	4622      	mov	r2, r4
 8001824:	f000 f9fe 	bl	8001c24 <RA8876_SLOT_draw_symbol>
			filled,
			1);
	uint8_t drawn_symbol = symbols[_symbol];
 8001828:	4b14      	ldr	r3, [pc, #80]	@ (800187c <RA8876_SLOT_draw_roll+0xf0>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	3320      	adds	r3, #32
 800182e:	443b      	add	r3, r7
 8001830:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001834:	75fb      	strb	r3, [r7, #23]
	_symbol++;
 8001836:	4b11      	ldr	r3, [pc, #68]	@ (800187c <RA8876_SLOT_draw_roll+0xf0>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	3301      	adds	r3, #1
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4b0f      	ldr	r3, [pc, #60]	@ (800187c <RA8876_SLOT_draw_roll+0xf0>)
 8001840:	701a      	strb	r2, [r3, #0]
	if (_symbol > 4) {
 8001842:	4b0e      	ldr	r3, [pc, #56]	@ (800187c <RA8876_SLOT_draw_roll+0xf0>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b04      	cmp	r3, #4
 8001848:	d902      	bls.n	8001850 <RA8876_SLOT_draw_roll+0xc4>
		_symbol = 0;
 800184a:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <RA8876_SLOT_draw_roll+0xf0>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
	}
	_color++;
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <RA8876_SLOT_draw_roll+0xf4>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	3301      	adds	r3, #1
 8001856:	b29a      	uxth	r2, r3
 8001858:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <RA8876_SLOT_draw_roll+0xf4>)
 800185a:	801a      	strh	r2, [r3, #0]
	if (_color > 2) {
 800185c:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <RA8876_SLOT_draw_roll+0xf4>)
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	2b02      	cmp	r3, #2
 8001862:	d902      	bls.n	800186a <RA8876_SLOT_draw_roll+0xde>
		_color = 0;
 8001864:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <RA8876_SLOT_draw_roll+0xf4>)
 8001866:	2200      	movs	r2, #0
 8001868:	801a      	strh	r2, [r3, #0]
	}
	return (drawn_symbol);
 800186a:	7dfb      	ldrb	r3, [r7, #23]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3720      	adds	r7, #32
 8001870:	46bd      	mov	sp, r7
 8001872:	bdb0      	pop	{r4, r5, r7, pc}
 8001874:	0800a8a4 	.word	0x0800a8a4
 8001878:	0800a89c 	.word	0x0800a89c
 800187c:	20000096 	.word	0x20000096
 8001880:	20000098 	.word	0x20000098

08001884 <RA8876_draw_pacman>:

void RA8876_draw_pacman(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001886:	b089      	sub	sp, #36	@ 0x24
 8001888:	af04      	add	r7, sp, #16
 800188a:	4603      	mov	r3, r0
 800188c:	80fb      	strh	r3, [r7, #6]
 800188e:	460b      	mov	r3, r1
 8001890:	80bb      	strh	r3, [r7, #4]
 8001892:	4613      	mov	r3, r2
 8001894:	807b      	strh	r3, [r7, #2]
	RA8876_draw_circle(x, y, shape_size, 0xffe0, 1);
 8001896:	887a      	ldrh	r2, [r7, #2]
 8001898:	88b9      	ldrh	r1, [r7, #4]
 800189a:	88f8      	ldrh	r0, [r7, #6]
 800189c:	2301      	movs	r3, #1
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80018a4:	f7ff fca8 	bl	80011f8 <RA8876_draw_circle>
	uint8_t eye_x = shape_size / 2;
 80018a8:	887b      	ldrh	r3, [r7, #2]
 80018aa:	085b      	lsrs	r3, r3, #1
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	73fb      	strb	r3, [r7, #15]
	uint8_t eye_y = shape_size / 2;
 80018b0:	887b      	ldrh	r3, [r7, #2]
 80018b2:	085b      	lsrs	r3, r3, #1
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	73bb      	strb	r3, [r7, #14]

	RA8876_draw_circle(x, y - eye_y, shape_size / 6,
 80018b8:	7bbb      	ldrb	r3, [r7, #14]
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	88ba      	ldrh	r2, [r7, #4]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	b299      	uxth	r1, r3
 80018c2:	887b      	ldrh	r3, [r7, #2]
 80018c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001938 <RA8876_draw_pacman+0xb4>)
 80018c6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ca:	089b      	lsrs	r3, r3, #2
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	88f8      	ldrh	r0, [r7, #6]
 80018d0:	2301      	movs	r3, #1
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	f642 0341 	movw	r3, #10305	@ 0x2841
 80018d8:	f7ff fc8e 	bl	80011f8 <RA8876_draw_circle>
			RA8876_BACKGROUND_PRIMARY_COLOR,
			1);
	uint8_t mouth_x = shape_size + 2;
 80018dc:	887b      	ldrh	r3, [r7, #2]
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	3302      	adds	r3, #2
 80018e2:	737b      	strb	r3, [r7, #13]
	uint8_t mouth_y = shape_size + 2;
 80018e4:	887b      	ldrh	r3, [r7, #2]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	3302      	adds	r3, #2
 80018ea:	733b      	strb	r3, [r7, #12]
	RA8876_draw_triangle(x, y, x + mouth_x, y + mouth_y, x + mouth_x,
 80018ec:	7b7b      	ldrb	r3, [r7, #13]
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	88fb      	ldrh	r3, [r7, #6]
 80018f2:	4413      	add	r3, r2
 80018f4:	b29c      	uxth	r4, r3
 80018f6:	7b3b      	ldrb	r3, [r7, #12]
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	88bb      	ldrh	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	b29d      	uxth	r5, r3
 8001900:	7b7b      	ldrb	r3, [r7, #13]
 8001902:	b29a      	uxth	r2, r3
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	4413      	add	r3, r2
 8001908:	b29b      	uxth	r3, r3
 800190a:	7b3a      	ldrb	r2, [r7, #12]
 800190c:	b292      	uxth	r2, r2
 800190e:	88b9      	ldrh	r1, [r7, #4]
 8001910:	1a8a      	subs	r2, r1, r2
 8001912:	b292      	uxth	r2, r2
 8001914:	88b9      	ldrh	r1, [r7, #4]
 8001916:	88f8      	ldrh	r0, [r7, #6]
 8001918:	2601      	movs	r6, #1
 800191a:	9603      	str	r6, [sp, #12]
 800191c:	f642 0641 	movw	r6, #10305	@ 0x2841
 8001920:	9602      	str	r6, [sp, #8]
 8001922:	9201      	str	r2, [sp, #4]
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	462b      	mov	r3, r5
 8001928:	4622      	mov	r2, r4
 800192a:	f7ff fd23 	bl	8001374 <RA8876_draw_triangle>
			y - mouth_y,
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 800192e:	bf00      	nop
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001936:	bf00      	nop
 8001938:	aaaaaaab 	.word	0xaaaaaaab

0800193c <RA8876_draw_tree>:
void RA8876_draw_tree(uint16_t x, uint16_t y, uint16_t shape_size) {
 800193c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800193e:	b087      	sub	sp, #28
 8001940:	af04      	add	r7, sp, #16
 8001942:	4603      	mov	r3, r0
 8001944:	80fb      	strh	r3, [r7, #6]
 8001946:	460b      	mov	r3, r1
 8001948:	80bb      	strh	r3, [r7, #4]
 800194a:	4613      	mov	r3, r2
 800194c:	807b      	strh	r3, [r7, #2]
	RA8876_draw_triangle(x, y - (shape_size / 2), x - (shape_size / 2),
 800194e:	887b      	ldrh	r3, [r7, #2]
 8001950:	085b      	lsrs	r3, r3, #1
 8001952:	b29b      	uxth	r3, r3
 8001954:	88ba      	ldrh	r2, [r7, #4]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	b29c      	uxth	r4, r3
 800195a:	887b      	ldrh	r3, [r7, #2]
 800195c:	085b      	lsrs	r3, r3, #1
 800195e:	b29b      	uxth	r3, r3
 8001960:	88fa      	ldrh	r2, [r7, #6]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	b29d      	uxth	r5, r3
 8001966:	887b      	ldrh	r3, [r7, #2]
 8001968:	089b      	lsrs	r3, r3, #2
 800196a:	b29a      	uxth	r2, r3
 800196c:	88bb      	ldrh	r3, [r7, #4]
 800196e:	4413      	add	r3, r2
 8001970:	b29e      	uxth	r6, r3
 8001972:	887b      	ldrh	r3, [r7, #2]
 8001974:	085b      	lsrs	r3, r3, #1
 8001976:	b29a      	uxth	r2, r3
 8001978:	88fb      	ldrh	r3, [r7, #6]
 800197a:	4413      	add	r3, r2
 800197c:	b29b      	uxth	r3, r3
 800197e:	887a      	ldrh	r2, [r7, #2]
 8001980:	0892      	lsrs	r2, r2, #2
 8001982:	b291      	uxth	r1, r2
 8001984:	88ba      	ldrh	r2, [r7, #4]
 8001986:	440a      	add	r2, r1
 8001988:	b292      	uxth	r2, r2
 800198a:	88f8      	ldrh	r0, [r7, #6]
 800198c:	2101      	movs	r1, #1
 800198e:	9103      	str	r1, [sp, #12]
 8001990:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8001994:	9102      	str	r1, [sp, #8]
 8001996:	9201      	str	r2, [sp, #4]
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	4633      	mov	r3, r6
 800199c:	462a      	mov	r2, r5
 800199e:	4621      	mov	r1, r4
 80019a0:	f7ff fce8 	bl	8001374 <RA8876_draw_triangle>
			y + (shape_size / 4), x + (shape_size / 2), y + (shape_size / 4),
			0x01e0, 1);
	RA8876_draw_rectangle(x - (shape_size / 5), y + (shape_size / 4),
 80019a4:	887b      	ldrh	r3, [r7, #2]
 80019a6:	4a14      	ldr	r2, [pc, #80]	@ (80019f8 <RA8876_draw_tree+0xbc>)
 80019a8:	fba2 2303 	umull	r2, r3, r2, r3
 80019ac:	089b      	lsrs	r3, r3, #2
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	88fa      	ldrh	r2, [r7, #6]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	b298      	uxth	r0, r3
 80019b6:	887b      	ldrh	r3, [r7, #2]
 80019b8:	089b      	lsrs	r3, r3, #2
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	88bb      	ldrh	r3, [r7, #4]
 80019be:	4413      	add	r3, r2
 80019c0:	b299      	uxth	r1, r3
 80019c2:	887b      	ldrh	r3, [r7, #2]
 80019c4:	4a0c      	ldr	r2, [pc, #48]	@ (80019f8 <RA8876_draw_tree+0xbc>)
 80019c6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ca:	089b      	lsrs	r3, r3, #2
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	88fb      	ldrh	r3, [r7, #6]
 80019d0:	4413      	add	r3, r2
 80019d2:	b29c      	uxth	r4, r3
 80019d4:	887b      	ldrh	r3, [r7, #2]
 80019d6:	085b      	lsrs	r3, r3, #1
 80019d8:	b29a      	uxth	r2, r3
 80019da:	88bb      	ldrh	r3, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	b29b      	uxth	r3, r3
 80019e0:	2201      	movs	r2, #1
 80019e2:	9201      	str	r2, [sp, #4]
 80019e4:	f643 02e0 	movw	r2, #14560	@ 0x38e0
 80019e8:	9200      	str	r2, [sp, #0]
 80019ea:	4622      	mov	r2, r4
 80019ec:	f7ff fd1e 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 5), y + (shape_size / 2), 0x38e0, 1);
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019f8:	cccccccd 	.word	0xcccccccd

080019fc <RA8876_draw_present>:
void RA8876_draw_present(uint16_t x, uint16_t y, uint16_t shape_size) {
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b087      	sub	sp, #28
 8001a00:	af02      	add	r7, sp, #8
 8001a02:	4603      	mov	r3, r0
 8001a04:	80fb      	strh	r3, [r7, #6]
 8001a06:	460b      	mov	r3, r1
 8001a08:	80bb      	strh	r3, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	807b      	strh	r3, [r7, #2]
	// just a square with a horizonzal and vertical rect
	// x and y are the center
	RA8876_draw_rectangle(x - (shape_size / 2), y - (shape_size / 2),
 8001a0e:	887b      	ldrh	r3, [r7, #2]
 8001a10:	085b      	lsrs	r3, r3, #1
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	88fa      	ldrh	r2, [r7, #6]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	b298      	uxth	r0, r3
 8001a1a:	887b      	ldrh	r3, [r7, #2]
 8001a1c:	085b      	lsrs	r3, r3, #1
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	88ba      	ldrh	r2, [r7, #4]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	b299      	uxth	r1, r3
 8001a26:	887b      	ldrh	r3, [r7, #2]
 8001a28:	085b      	lsrs	r3, r3, #1
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	4413      	add	r3, r2
 8001a30:	b29c      	uxth	r4, r3
 8001a32:	887b      	ldrh	r3, [r7, #2]
 8001a34:	085b      	lsrs	r3, r3, #1
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	88bb      	ldrh	r3, [r7, #4]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	2201      	movs	r2, #1
 8001a40:	9201      	str	r2, [sp, #4]
 8001a42:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8001a46:	9200      	str	r2, [sp, #0]
 8001a48:	4622      	mov	r2, r4
 8001a4a:	f7ff fcef 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (shape_size / 2), 0x0780, 1);

	uint16_t wrapping_width = shape_size / 4;
 8001a4e:	887b      	ldrh	r3, [r7, #2]
 8001a50:	089b      	lsrs	r3, r3, #2
 8001a52:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_rectangle(x - (wrapping_width / 2),
 8001a54:	89fb      	ldrh	r3, [r7, #14]
 8001a56:	085b      	lsrs	r3, r3, #1
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	88fa      	ldrh	r2, [r7, #6]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	b298      	uxth	r0, r3
 8001a60:	887b      	ldrh	r3, [r7, #2]
 8001a62:	085b      	lsrs	r3, r3, #1
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	88ba      	ldrh	r2, [r7, #4]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	b299      	uxth	r1, r3
 8001a6c:	89fb      	ldrh	r3, [r7, #14]
 8001a6e:	085b      	lsrs	r3, r3, #1
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	4413      	add	r3, r2
 8001a76:	b29c      	uxth	r4, r3
 8001a78:	887b      	ldrh	r3, [r7, #2]
 8001a7a:	085b      	lsrs	r3, r3, #1
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	88bb      	ldrh	r3, [r7, #4]
 8001a80:	4413      	add	r3, r2
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	2201      	movs	r2, #1
 8001a86:	9201      	str	r2, [sp, #4]
 8001a88:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001a8c:	9200      	str	r2, [sp, #0]
 8001a8e:	4622      	mov	r2, r4
 8001a90:	f7ff fccc 	bl	800142c <RA8876_draw_rectangle>
			y - (shape_size / 2),
			x + (wrapping_width / 2), y + (shape_size / 2), 0xf800,
			1);
	RA8876_draw_rectangle(x - (shape_size / 2), y - (wrapping_width / 2),
 8001a94:	887b      	ldrh	r3, [r7, #2]
 8001a96:	085b      	lsrs	r3, r3, #1
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	88fa      	ldrh	r2, [r7, #6]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	b298      	uxth	r0, r3
 8001aa0:	89fb      	ldrh	r3, [r7, #14]
 8001aa2:	085b      	lsrs	r3, r3, #1
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	88ba      	ldrh	r2, [r7, #4]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	b299      	uxth	r1, r3
 8001aac:	887b      	ldrh	r3, [r7, #2]
 8001aae:	085b      	lsrs	r3, r3, #1
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	88fb      	ldrh	r3, [r7, #6]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	b29c      	uxth	r4, r3
 8001ab8:	89fb      	ldrh	r3, [r7, #14]
 8001aba:	085b      	lsrs	r3, r3, #1
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	88bb      	ldrh	r3, [r7, #4]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	9201      	str	r2, [sp, #4]
 8001ac8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001acc:	9200      	str	r2, [sp, #0]
 8001ace:	4622      	mov	r2, r4
 8001ad0:	f7ff fcac 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (wrapping_width / 2), 0xf800, 1);
}
 8001ad4:	bf00      	nop
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd90      	pop	{r4, r7, pc}

08001adc <RA8876_draw_snowman>:
void RA8876_draw_snowman(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ade:	b089      	sub	sp, #36	@ 0x24
 8001ae0:	af04      	add	r7, sp, #16
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	80fb      	strh	r3, [r7, #6]
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	80bb      	strh	r3, [r7, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	807b      	strh	r3, [r7, #2]
	// shapesize is the distance to the side of a rectangle equivalent
	// bottom circle is half of size
	uint16_t half_size = shape_size / 2;
 8001aee:	887b      	ldrh	r3, [r7, #2]
 8001af0:	085b      	lsrs	r3, r3, #1
 8001af2:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_circle(x, y + half_size, shape_size / 2, 0xffff, 1);
 8001af4:	88ba      	ldrh	r2, [r7, #4]
 8001af6:	89fb      	ldrh	r3, [r7, #14]
 8001af8:	4413      	add	r3, r2
 8001afa:	b299      	uxth	r1, r3
 8001afc:	887b      	ldrh	r3, [r7, #2]
 8001afe:	085b      	lsrs	r3, r3, #1
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	88f8      	ldrh	r0, [r7, #6]
 8001b04:	2301      	movs	r3, #1
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b0c:	f7ff fb74 	bl	80011f8 <RA8876_draw_circle>

	RA8876_draw_circle(x, y - (half_size / 2), shape_size / 4, 0xffff, 1);
 8001b10:	89fb      	ldrh	r3, [r7, #14]
 8001b12:	085b      	lsrs	r3, r3, #1
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	88ba      	ldrh	r2, [r7, #4]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	b299      	uxth	r1, r3
 8001b1c:	887b      	ldrh	r3, [r7, #2]
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	b29a      	uxth	r2, r3
 8001b22:	88f8      	ldrh	r0, [r7, #6]
 8001b24:	2301      	movs	r3, #1
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b2c:	f7ff fb64 	bl	80011f8 <RA8876_draw_circle>
	// the hat is the upper 1/4 we do shape_size / 5 to make the brim standout
	RA8876_draw_rectangle(x - (shape_size / 6), y - shape_size,
 8001b30:	887b      	ldrh	r3, [r7, #2]
 8001b32:	4a3a      	ldr	r2, [pc, #232]	@ (8001c1c <RA8876_draw_snowman+0x140>)
 8001b34:	fba2 2303 	umull	r2, r3, r2, r3
 8001b38:	089b      	lsrs	r3, r3, #2
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	88fa      	ldrh	r2, [r7, #6]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	b298      	uxth	r0, r3
 8001b42:	88ba      	ldrh	r2, [r7, #4]
 8001b44:	887b      	ldrh	r3, [r7, #2]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	b299      	uxth	r1, r3
 8001b4a:	887b      	ldrh	r3, [r7, #2]
 8001b4c:	4a33      	ldr	r2, [pc, #204]	@ (8001c1c <RA8876_draw_snowman+0x140>)
 8001b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b52:	089b      	lsrs	r3, r3, #2
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	4413      	add	r3, r2
 8001b5a:	b29c      	uxth	r4, r3
 8001b5c:	88ba      	ldrh	r2, [r7, #4]
 8001b5e:	89fb      	ldrh	r3, [r7, #14]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	2201      	movs	r2, #1
 8001b66:	9201      	str	r2, [sp, #4]
 8001b68:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001b6c:	9200      	str	r2, [sp, #0]
 8001b6e:	4622      	mov	r2, r4
 8001b70:	f7ff fc5c 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 6),
			y - half_size,
			0x28c0, 1);
	// the brim
	RA8876_draw_rectangle(x - (shape_size / 4), y - half_size,
 8001b74:	887b      	ldrh	r3, [r7, #2]
 8001b76:	089b      	lsrs	r3, r3, #2
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	88fa      	ldrh	r2, [r7, #6]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	b298      	uxth	r0, r3
 8001b80:	88ba      	ldrh	r2, [r7, #4]
 8001b82:	89fb      	ldrh	r3, [r7, #14]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	b299      	uxth	r1, r3
 8001b88:	887b      	ldrh	r3, [r7, #2]
 8001b8a:	089b      	lsrs	r3, r3, #2
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	88fb      	ldrh	r3, [r7, #6]
 8001b90:	4413      	add	r3, r2
 8001b92:	b29c      	uxth	r4, r3
 8001b94:	887b      	ldrh	r3, [r7, #2]
 8001b96:	4a21      	ldr	r2, [pc, #132]	@ (8001c1c <RA8876_draw_snowman+0x140>)
 8001b98:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9c:	085b      	lsrs	r3, r3, #1
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	88ba      	ldrh	r2, [r7, #4]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	9201      	str	r2, [sp, #4]
 8001baa:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001bae:	9200      	str	r2, [sp, #0]
 8001bb0:	4622      	mov	r2, r4
 8001bb2:	f7ff fc3b 	bl	800142c <RA8876_draw_rectangle>
			x + (shape_size / 4), y - (shape_size / 3), 0x28c0, 1);

	// last the nose, he doesnt need eyes
	// starting point is the center of the head
	uint16_t head_y = y - (shape_size / 4);
 8001bb6:	887b      	ldrh	r3, [r7, #2]
 8001bb8:	089b      	lsrs	r3, r3, #2
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	88ba      	ldrh	r2, [r7, #4]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	81bb      	strh	r3, [r7, #12]
	RA8876_draw_triangle(x, head_y, x + half_size, head_y + (shape_size / 10),
 8001bc2:	88fa      	ldrh	r2, [r7, #6]
 8001bc4:	89fb      	ldrh	r3, [r7, #14]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	b29c      	uxth	r4, r3
 8001bca:	887b      	ldrh	r3, [r7, #2]
 8001bcc:	4a14      	ldr	r2, [pc, #80]	@ (8001c20 <RA8876_draw_snowman+0x144>)
 8001bce:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd2:	08db      	lsrs	r3, r3, #3
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	89bb      	ldrh	r3, [r7, #12]
 8001bd8:	4413      	add	r3, r2
 8001bda:	b29d      	uxth	r5, r3
 8001bdc:	887b      	ldrh	r3, [r7, #2]
 8001bde:	4a10      	ldr	r2, [pc, #64]	@ (8001c20 <RA8876_draw_snowman+0x144>)
 8001be0:	fba2 2303 	umull	r2, r3, r2, r3
 8001be4:	08db      	lsrs	r3, r3, #3
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	88fa      	ldrh	r2, [r7, #6]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	887a      	ldrh	r2, [r7, #2]
 8001bf0:	08d2      	lsrs	r2, r2, #3
 8001bf2:	b291      	uxth	r1, r2
 8001bf4:	89ba      	ldrh	r2, [r7, #12]
 8001bf6:	440a      	add	r2, r1
 8001bf8:	b292      	uxth	r2, r2
 8001bfa:	89b9      	ldrh	r1, [r7, #12]
 8001bfc:	88f8      	ldrh	r0, [r7, #6]
 8001bfe:	2601      	movs	r6, #1
 8001c00:	9603      	str	r6, [sp, #12]
 8001c02:	f64f 46a0 	movw	r6, #64672	@ 0xfca0
 8001c06:	9602      	str	r6, [sp, #8]
 8001c08:	9201      	str	r2, [sp, #4]
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	462b      	mov	r3, r5
 8001c0e:	4622      	mov	r2, r4
 8001c10:	f7ff fbb0 	bl	8001374 <RA8876_draw_triangle>
			x - (shape_size / 10), head_y + (shape_size / 8), 0xfca0, 1);
}
 8001c14:	bf00      	nop
 8001c16:	3714      	adds	r7, #20
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c1c:	aaaaaaab 	.word	0xaaaaaaab
 8001c20:	cccccccd 	.word	0xcccccccd

08001c24 <RA8876_SLOT_draw_symbol>:


}

void RA8876_SLOT_draw_symbol(uint16_t x, uint16_t y, uint16_t shape_size,
		uint8_t symbol, uint16_t color, uint8_t filled, uint8_t clear) {
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b089      	sub	sp, #36	@ 0x24
 8001c28:	af04      	add	r7, sp, #16
 8001c2a:	4604      	mov	r4, r0
 8001c2c:	4608      	mov	r0, r1
 8001c2e:	4611      	mov	r1, r2
 8001c30:	461a      	mov	r2, r3
 8001c32:	4623      	mov	r3, r4
 8001c34:	80fb      	strh	r3, [r7, #6]
 8001c36:	4603      	mov	r3, r0
 8001c38:	80bb      	strh	r3, [r7, #4]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	807b      	strh	r3, [r7, #2]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	707b      	strb	r3, [r7, #1]
	// symbol helper, draw any of the symbols at starting x and y

	// just to clear
	if (clear) {
 8001c42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d011      	beq.n	8001c6e <RA8876_SLOT_draw_symbol+0x4a>
	RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size,
 8001c4a:	88fa      	ldrh	r2, [r7, #6]
 8001c4c:	887b      	ldrh	r3, [r7, #2]
 8001c4e:	4413      	add	r3, r2
 8001c50:	b29c      	uxth	r4, r3
 8001c52:	88ba      	ldrh	r2, [r7, #4]
 8001c54:	887b      	ldrh	r3, [r7, #2]
 8001c56:	4413      	add	r3, r2
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	88b9      	ldrh	r1, [r7, #4]
 8001c5c:	88f8      	ldrh	r0, [r7, #6]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	9201      	str	r2, [sp, #4]
 8001c62:	f642 0241 	movw	r2, #10305	@ 0x2841
 8001c66:	9200      	str	r2, [sp, #0]
 8001c68:	4622      	mov	r2, r4
 8001c6a:	f7ff fbdf 	bl	800142c <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
	}
	switch (symbol) {
 8001c6e:	787b      	ldrb	r3, [r7, #1]
 8001c70:	3b01      	subs	r3, #1
 8001c72:	2b07      	cmp	r3, #7
 8001c74:	f200 80c2 	bhi.w	8001dfc <RA8876_SLOT_draw_symbol+0x1d8>
 8001c78:	a201      	add	r2, pc, #4	@ (adr r2, 8001c80 <RA8876_SLOT_draw_symbol+0x5c>)
 8001c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c7e:	bf00      	nop
 8001c80:	08001ca1 	.word	0x08001ca1
 8001c84:	08001cd3 	.word	0x08001cd3
 8001c88:	08001d29 	.word	0x08001d29
 8001c8c:	08001d5d 	.word	0x08001d5d
 8001c90:	08001dfd 	.word	0x08001dfd
 8001c94:	08001d87 	.word	0x08001d87
 8001c98:	08001db1 	.word	0x08001db1
 8001c9c:	08001dd7 	.word	0x08001dd7
	case CIRCLE:

		y = y + shape_size / 2;
 8001ca0:	887b      	ldrh	r3, [r7, #2]
 8001ca2:	085b      	lsrs	r3, r3, #1
 8001ca4:	b29a      	uxth	r2, r3
 8001ca6:	88bb      	ldrh	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001cac:	887b      	ldrh	r3, [r7, #2]
 8001cae:	085b      	lsrs	r3, r3, #1
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_circle(x, y, shape_size / 2, color, filled);
 8001cb8:	887b      	ldrh	r3, [r7, #2]
 8001cba:	085b      	lsrs	r3, r3, #1
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	8c3c      	ldrh	r4, [r7, #32]
 8001cc0:	88b9      	ldrh	r1, [r7, #4]
 8001cc2:	88f8      	ldrh	r0, [r7, #6]
 8001cc4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	4623      	mov	r3, r4
 8001ccc:	f7ff fa94 	bl	80011f8 <RA8876_draw_circle>
		break;
 8001cd0:	e0a8      	b.n	8001e24 <RA8876_SLOT_draw_symbol+0x200>
	case TRIANGLE:
		x = x + shape_size / 2;
 8001cd2:	887b      	ldrh	r3, [r7, #2]
 8001cd4:	085b      	lsrs	r3, r3, #1
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	88fb      	ldrh	r3, [r7, #6]
 8001cda:	4413      	add	r3, r2
 8001cdc:	80fb      	strh	r3, [r7, #6]

		uint16_t x_2 = x - shape_size / 2;
 8001cde:	887b      	ldrh	r3, [r7, #2]
 8001ce0:	085b      	lsrs	r3, r3, #1
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	88fa      	ldrh	r2, [r7, #6]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	81fb      	strh	r3, [r7, #14]
		uint16_t y_2 = y + shape_size;
 8001cea:	88ba      	ldrh	r2, [r7, #4]
 8001cec:	887b      	ldrh	r3, [r7, #2]
 8001cee:	4413      	add	r3, r2
 8001cf0:	81bb      	strh	r3, [r7, #12]
		uint16_t x_3 = x + shape_size / 2;
 8001cf2:	887b      	ldrh	r3, [r7, #2]
 8001cf4:	085b      	lsrs	r3, r3, #1
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	817b      	strh	r3, [r7, #10]
		uint16_t y_3 = y + shape_size;
 8001cfe:	88ba      	ldrh	r2, [r7, #4]
 8001d00:	887b      	ldrh	r3, [r7, #2]
 8001d02:	4413      	add	r3, r2
 8001d04:	813b      	strh	r3, [r7, #8]

		RA8876_draw_triangle(x, y, x_2, y_2, x_3, y_3, color, filled);
 8001d06:	89bc      	ldrh	r4, [r7, #12]
 8001d08:	89fa      	ldrh	r2, [r7, #14]
 8001d0a:	88b9      	ldrh	r1, [r7, #4]
 8001d0c:	88f8      	ldrh	r0, [r7, #6]
 8001d0e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d12:	9303      	str	r3, [sp, #12]
 8001d14:	8c3b      	ldrh	r3, [r7, #32]
 8001d16:	9302      	str	r3, [sp, #8]
 8001d18:	893b      	ldrh	r3, [r7, #8]
 8001d1a:	9301      	str	r3, [sp, #4]
 8001d1c:	897b      	ldrh	r3, [r7, #10]
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	4623      	mov	r3, r4
 8001d22:	f7ff fb27 	bl	8001374 <RA8876_draw_triangle>
		break;
 8001d26:	e07d      	b.n	8001e24 <RA8876_SLOT_draw_symbol+0x200>
	case DIAMOND:
		x = x + shape_size / 2;
 8001d28:	887b      	ldrh	r3, [r7, #2]
 8001d2a:	085b      	lsrs	r3, r3, #1
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	88fb      	ldrh	r3, [r7, #6]
 8001d30:	4413      	add	r3, r2
 8001d32:	80fb      	strh	r3, [r7, #6]
		y = y + shape_size / 2;
 8001d34:	887b      	ldrh	r3, [r7, #2]
 8001d36:	085b      	lsrs	r3, r3, #1
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	88bb      	ldrh	r3, [r7, #4]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	80bb      	strh	r3, [r7, #4]

		RA8876_draw_diamond(x, y, shape_size, shape_size, color, filled);
 8001d40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	887c      	ldrh	r4, [r7, #2]
 8001d48:	887a      	ldrh	r2, [r7, #2]
 8001d4a:	88b9      	ldrh	r1, [r7, #4]
 8001d4c:	88f8      	ldrh	r0, [r7, #6]
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	8c3b      	ldrh	r3, [r7, #32]
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	4623      	mov	r3, r4
 8001d56:	f7ff fac1 	bl	80012dc <RA8876_draw_diamond>
		break;
 8001d5a:	e063      	b.n	8001e24 <RA8876_SLOT_draw_symbol+0x200>
	case PACMAN:
		y = y + shape_size / 2;
 8001d5c:	887b      	ldrh	r3, [r7, #2]
 8001d5e:	085b      	lsrs	r3, r3, #1
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	88bb      	ldrh	r3, [r7, #4]
 8001d64:	4413      	add	r3, r2
 8001d66:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001d68:	887b      	ldrh	r3, [r7, #2]
 8001d6a:	085b      	lsrs	r3, r3, #1
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	4413      	add	r3, r2
 8001d72:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_pacman(x, y, shape_size / 2);
 8001d74:	887b      	ldrh	r3, [r7, #2]
 8001d76:	085b      	lsrs	r3, r3, #1
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	88b9      	ldrh	r1, [r7, #4]
 8001d7c:	88fb      	ldrh	r3, [r7, #6]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff fd80 	bl	8001884 <RA8876_draw_pacman>
		break;
 8001d84:	e04e      	b.n	8001e24 <RA8876_SLOT_draw_symbol+0x200>
	case SNOWMAN:
		y = y + shape_size / 2;
 8001d86:	887b      	ldrh	r3, [r7, #2]
 8001d88:	085b      	lsrs	r3, r3, #1
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	88bb      	ldrh	r3, [r7, #4]
 8001d8e:	4413      	add	r3, r2
 8001d90:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001d92:	887b      	ldrh	r3, [r7, #2]
 8001d94:	085b      	lsrs	r3, r3, #1
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	88fb      	ldrh	r3, [r7, #6]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_snowman(x, y, shape_size / 2);
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	085b      	lsrs	r3, r3, #1
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	88b9      	ldrh	r1, [r7, #4]
 8001da6:	88fb      	ldrh	r3, [r7, #6]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff fe97 	bl	8001adc <RA8876_draw_snowman>
		break;
 8001dae:	e039      	b.n	8001e24 <RA8876_SLOT_draw_symbol+0x200>
	case PRESENT:
		y = y + shape_size / 2;
 8001db0:	887b      	ldrh	r3, [r7, #2]
 8001db2:	085b      	lsrs	r3, r3, #1
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	88bb      	ldrh	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001dbc:	887b      	ldrh	r3, [r7, #2]
 8001dbe:	085b      	lsrs	r3, r3, #1
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	88fb      	ldrh	r3, [r7, #6]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_present(x, y, shape_size);
 8001dc8:	887a      	ldrh	r2, [r7, #2]
 8001dca:	88b9      	ldrh	r1, [r7, #4]
 8001dcc:	88fb      	ldrh	r3, [r7, #6]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff fe14 	bl	80019fc <RA8876_draw_present>
		break;
 8001dd4:	e026      	b.n	8001e24 <RA8876_SLOT_draw_symbol+0x200>
	case TREE:
		y = y + shape_size / 2;
 8001dd6:	887b      	ldrh	r3, [r7, #2]
 8001dd8:	085b      	lsrs	r3, r3, #1
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	88bb      	ldrh	r3, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001de2:	887b      	ldrh	r3, [r7, #2]
 8001de4:	085b      	lsrs	r3, r3, #1
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	88fb      	ldrh	r3, [r7, #6]
 8001dea:	4413      	add	r3, r2
 8001dec:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_tree(x, y, shape_size);
 8001dee:	887a      	ldrh	r2, [r7, #2]
 8001df0:	88b9      	ldrh	r1, [r7, #4]
 8001df2:	88fb      	ldrh	r3, [r7, #6]
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fda1 	bl	800193c <RA8876_draw_tree>
		break;
 8001dfa:	e013      	b.n	8001e24 <RA8876_SLOT_draw_symbol+0x200>
	default:
		RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size, color,
 8001dfc:	88fa      	ldrh	r2, [r7, #6]
 8001dfe:	887b      	ldrh	r3, [r7, #2]
 8001e00:	4413      	add	r3, r2
 8001e02:	b29c      	uxth	r4, r3
 8001e04:	88ba      	ldrh	r2, [r7, #4]
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	4413      	add	r3, r2
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	88b9      	ldrh	r1, [r7, #4]
 8001e0e:	88f8      	ldrh	r0, [r7, #6]
 8001e10:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001e14:	9301      	str	r3, [sp, #4]
 8001e16:	8c3b      	ldrh	r3, [r7, #32]
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	4622      	mov	r2, r4
 8001e1e:	f7ff fb05 	bl	800142c <RA8876_draw_rectangle>
				filled);

	}
}
 8001e22:	bf00      	nop
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd90      	pop	{r4, r7, pc}

08001e2c <RA8876_fill_gradient_128x128>:
void RA8876_fill_gradient_128x128(uint16_t *arr, uint16_t c1, uint16_t c2) {
 8001e2c:	b480      	push	{r7}
 8001e2e:	b093      	sub	sp, #76	@ 0x4c
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	803b      	strh	r3, [r7, #0]
	static const int8_t map[4] = { -2, 1, 2, -1 };

	int r1 = (c1 & 0xF800) >> 8;
 8001e3c:	887b      	ldrh	r3, [r7, #2]
 8001e3e:	121b      	asrs	r3, r3, #8
 8001e40:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001e44:	633b      	str	r3, [r7, #48]	@ 0x30
	int g1 = (c1 & 0x07E0) >> 3;
 8001e46:	887b      	ldrh	r3, [r7, #2]
 8001e48:	10db      	asrs	r3, r3, #3
 8001e4a:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int b1 = (c1 & 0x001F) << 3;
 8001e50:	887b      	ldrh	r3, [r7, #2]
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	62bb      	str	r3, [r7, #40]	@ 0x28

	int r2 = (c2 & 0xF800) >> 8;
 8001e58:	883b      	ldrh	r3, [r7, #0]
 8001e5a:	121b      	asrs	r3, r3, #8
 8001e5c:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
	int g2 = (c2 & 0x07E0) >> 3;
 8001e62:	883b      	ldrh	r3, [r7, #0]
 8001e64:	10db      	asrs	r3, r3, #3
 8001e66:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001e6a:	623b      	str	r3, [r7, #32]
	int b2 = (c2 & 0x001F) << 3;
 8001e6c:	883b      	ldrh	r3, [r7, #0]
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	61fb      	str	r3, [r7, #28]

	for (int y = 0; y < 128; y++) {
 8001e74:	2300      	movs	r3, #0
 8001e76:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e78:	e093      	b.n	8001fa2 <RA8876_fill_gradient_128x128+0x176>
		int ry = r1 + ((r2 - r1) * y) / 127;
 8001e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e82:	fb02 f303 	mul.w	r3, r2, r3
 8001e86:	4a4c      	ldr	r2, [pc, #304]	@ (8001fb8 <RA8876_fill_gradient_128x128+0x18c>)
 8001e88:	fb82 1203 	smull	r1, r2, r2, r3
 8001e8c:	441a      	add	r2, r3
 8001e8e:	1192      	asrs	r2, r2, #6
 8001e90:	17db      	asrs	r3, r3, #31
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e96:	4413      	add	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
		int gy = g1 + ((g2 - g1) * y) / 127;
 8001e9a:	6a3a      	ldr	r2, [r7, #32]
 8001e9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ea2:	fb02 f303 	mul.w	r3, r2, r3
 8001ea6:	4a44      	ldr	r2, [pc, #272]	@ (8001fb8 <RA8876_fill_gradient_128x128+0x18c>)
 8001ea8:	fb82 1203 	smull	r1, r2, r2, r3
 8001eac:	441a      	add	r2, r3
 8001eae:	1192      	asrs	r2, r2, #6
 8001eb0:	17db      	asrs	r3, r3, #31
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001eb6:	4413      	add	r3, r2
 8001eb8:	617b      	str	r3, [r7, #20]
		int by = b1 + ((b2 - b1) * y) / 127;
 8001eba:	69fa      	ldr	r2, [r7, #28]
 8001ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ec2:	fb02 f303 	mul.w	r3, r2, r3
 8001ec6:	4a3c      	ldr	r2, [pc, #240]	@ (8001fb8 <RA8876_fill_gradient_128x128+0x18c>)
 8001ec8:	fb82 1203 	smull	r1, r2, r2, r3
 8001ecc:	441a      	add	r2, r3
 8001ece:	1192      	asrs	r2, r2, #6
 8001ed0:	17db      	asrs	r3, r3, #31
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ed6:	4413      	add	r3, r2
 8001ed8:	613b      	str	r3, [r7, #16]

		for (int x = 0; x < 128; x++) {
 8001eda:	2300      	movs	r3, #0
 8001edc:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ede:	e05a      	b.n	8001f96 <RA8876_fill_gradient_128x128+0x16a>
			int d = map[((y & 1) << 1) | (x & 1)];
 8001ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	f003 0202 	and.w	r2, r3, #2
 8001ee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	4a32      	ldr	r2, [pc, #200]	@ (8001fbc <RA8876_fill_gradient_128x128+0x190>)
 8001ef2:	56d3      	ldrsb	r3, [r2, r3]
 8001ef4:	60fb      	str	r3, [r7, #12]

			int r = ry + d;
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4413      	add	r3, r2
 8001efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
			int g = gy + d;
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4413      	add	r3, r2
 8001f04:	63bb      	str	r3, [r7, #56]	@ 0x38
			int b = by + d;
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	637b      	str	r3, [r7, #52]	@ 0x34

			if (r < 0)
 8001f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	da02      	bge.n	8001f1a <RA8876_fill_gradient_128x128+0xee>
				r = 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f18:	e004      	b.n	8001f24 <RA8876_fill_gradient_128x128+0xf8>
			else if (r > 255)
 8001f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f1c:	2bff      	cmp	r3, #255	@ 0xff
 8001f1e:	dd01      	ble.n	8001f24 <RA8876_fill_gradient_128x128+0xf8>
				r = 255;
 8001f20:	23ff      	movs	r3, #255	@ 0xff
 8001f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (g < 0)
 8001f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	da02      	bge.n	8001f30 <RA8876_fill_gradient_128x128+0x104>
				g = 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f2e:	e004      	b.n	8001f3a <RA8876_fill_gradient_128x128+0x10e>
			else if (g > 255)
 8001f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f32:	2bff      	cmp	r3, #255	@ 0xff
 8001f34:	dd01      	ble.n	8001f3a <RA8876_fill_gradient_128x128+0x10e>
				g = 255;
 8001f36:	23ff      	movs	r3, #255	@ 0xff
 8001f38:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (b < 0)
 8001f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	da02      	bge.n	8001f46 <RA8876_fill_gradient_128x128+0x11a>
				b = 0;
 8001f40:	2300      	movs	r3, #0
 8001f42:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f44:	e004      	b.n	8001f50 <RA8876_fill_gradient_128x128+0x124>
			else if (b > 255)
 8001f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f48:	2bff      	cmp	r3, #255	@ 0xff
 8001f4a:	dd01      	ble.n	8001f50 <RA8876_fill_gradient_128x128+0x124>
				b = 255;
 8001f4c:	23ff      	movs	r3, #255	@ 0xff
 8001f4e:	637b      	str	r3, [r7, #52]	@ 0x34

			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f52:	b21b      	sxth	r3, r3
 8001f54:	021b      	lsls	r3, r3, #8
 8001f56:	b21b      	sxth	r3, r3
 8001f58:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001f5c:	f023 0307 	bic.w	r3, r3, #7
 8001f60:	b21a      	sxth	r2, r3
 8001f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f64:	b21b      	sxth	r3, r3
 8001f66:	00db      	lsls	r3, r3, #3
 8001f68:	b21b      	sxth	r3, r3
 8001f6a:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001f6e:	b21b      	sxth	r3, r3
 8001f70:	4313      	orrs	r3, r2
 8001f72:	b21a      	sxth	r2, r3
					| (b >> 3));
 8001f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f76:	10db      	asrs	r3, r3, #3
 8001f78:	b21b      	sxth	r3, r3
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	b219      	sxth	r1, r3
			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001f7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f80:	01da      	lsls	r2, r3, #7
 8001f82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f84:	4413      	add	r3, r2
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	b28a      	uxth	r2, r1
 8001f8e:	801a      	strh	r2, [r3, #0]
		for (int x = 0; x < 128; x++) {
 8001f90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f92:	3301      	adds	r3, #1
 8001f94:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f98:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f9a:	dda1      	ble.n	8001ee0 <RA8876_fill_gradient_128x128+0xb4>
	for (int y = 0; y < 128; y++) {
 8001f9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fa2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fa4:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fa6:	f77f af68 	ble.w	8001e7a <RA8876_fill_gradient_128x128+0x4e>
		}
	}
}
 8001faa:	bf00      	nop
 8001fac:	bf00      	nop
 8001fae:	374c      	adds	r7, #76	@ 0x4c
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	81020409 	.word	0x81020409
 8001fbc:	0800aa84 	.word	0x0800aa84

08001fc0 <RA8876_fill_bottom_gradient>:
void RA8876_fill_bottom_gradient() {
 8001fc0:	b5b0      	push	{r4, r5, r7, lr}
 8001fc2:	b08c      	sub	sp, #48	@ 0x30
 8001fc4:	af04      	add	r7, sp, #16
	static uint16_t animBuffer[128 * 128];

	// first gradient is the top and bottom
	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_PRIMARY_COLOR,
 8001fc6:	f44f 4238 	mov.w	r2, #47104	@ 0xb800
 8001fca:	f642 0141 	movw	r1, #10305	@ 0x2841
 8001fce:	4859      	ldr	r0, [pc, #356]	@ (8002134 <RA8876_fill_bottom_gradient+0x174>)
 8001fd0:	f7ff ff2c 	bl	8001e2c <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_SECONDARY_COLOR);
	for (int i = 0; i < 8; i++) {
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
 8001fd8:	e00f      	b.n	8001ffa <RA8876_fill_bottom_gradient+0x3a>
		RA8876_draw_image_BTE((i * 128), 600 - 128, 128, 128, animBuffer);
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	01db      	lsls	r3, r3, #7
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	b218      	sxth	r0, r3
 8001fe4:	4b53      	ldr	r3, [pc, #332]	@ (8002134 <RA8876_fill_bottom_gradient+0x174>)
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	2380      	movs	r3, #128	@ 0x80
 8001fea:	2280      	movs	r2, #128	@ 0x80
 8001fec:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8001ff0:	f7ff fa80 	bl	80014f4 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	61fb      	str	r3, [r7, #28]
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	2b07      	cmp	r3, #7
 8001ffe:	ddec      	ble.n	8001fda <RA8876_fill_bottom_gradient+0x1a>


	}

	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_SECONDARY_COLOR,
 8002000:	f642 0241 	movw	r2, #10305	@ 0x2841
 8002004:	f44f 4138 	mov.w	r1, #47104	@ 0xb800
 8002008:	484a      	ldr	r0, [pc, #296]	@ (8002134 <RA8876_fill_bottom_gradient+0x174>)
 800200a:	f7ff ff0f 	bl	8001e2c <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_PRIMARY_COLOR);
	for (int i = 0; i < 8; i++) {
 800200e:	2300      	movs	r3, #0
 8002010:	61bb      	str	r3, [r7, #24]
 8002012:	e00e      	b.n	8002032 <RA8876_fill_bottom_gradient+0x72>
		RA8876_draw_image_BTE(i * 128, 0, 128, 128, animBuffer
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	b29b      	uxth	r3, r3
 8002018:	01db      	lsls	r3, r3, #7
 800201a:	b29b      	uxth	r3, r3
 800201c:	b218      	sxth	r0, r3
 800201e:	4b45      	ldr	r3, [pc, #276]	@ (8002134 <RA8876_fill_bottom_gradient+0x174>)
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	2380      	movs	r3, #128	@ 0x80
 8002024:	2280      	movs	r2, #128	@ 0x80
 8002026:	2100      	movs	r1, #0
 8002028:	f7ff fa64 	bl	80014f4 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	3301      	adds	r3, #1
 8002030:	61bb      	str	r3, [r7, #24]
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	2b07      	cmp	r3, #7
 8002036:	dded      	ble.n	8002014 <RA8876_fill_bottom_gradient+0x54>
);

	}
	int size = 32;
 8002038:	2320      	movs	r3, #32
 800203a:	60fb      	str	r3, [r7, #12]
	uint8_t symbols[4] = { PRESENT, SNOWMAN, DIAMOND, TREE, };
 800203c:	4b3e      	ldr	r3, [pc, #248]	@ (8002138 <RA8876_fill_bottom_gradient+0x178>)
 800203e:	60bb      	str	r3, [r7, #8]
	uint16_t symbol = 0;
 8002040:	2300      	movs	r3, #0
 8002042:	82fb      	strh	r3, [r7, #22]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8002044:	4a3d      	ldr	r2, [pc, #244]	@ (800213c <RA8876_fill_bottom_gradient+0x17c>)
 8002046:	463b      	mov	r3, r7
 8002048:	e892 0003 	ldmia.w	r2, {r0, r1}
 800204c:	6018      	str	r0, [r3, #0]
 800204e:	3304      	adds	r3, #4
 8002050:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	uint16_t color = 0;
 8002052:	2300      	movs	r3, #0
 8002054:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 8002056:	2300      	movs	r3, #0
 8002058:	613b      	str	r3, [r7, #16]
 800205a:	e063      	b.n	8002124 <RA8876_fill_bottom_gradient+0x164>
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 600 - 64 - (size / 2),
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	b29b      	uxth	r3, r3
 8002060:	019b      	lsls	r3, r3, #6
 8002062:	b29a      	uxth	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	0fd9      	lsrs	r1, r3, #31
 8002068:	440b      	add	r3, r1
 800206a:	105b      	asrs	r3, r3, #1
 800206c:	b29b      	uxth	r3, r3
 800206e:	4413      	add	r3, r2
 8002070:	b298      	uxth	r0, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	0fda      	lsrs	r2, r3, #31
 8002076:	4413      	add	r3, r2
 8002078:	105b      	asrs	r3, r3, #1
 800207a:	425b      	negs	r3, r3
 800207c:	b29b      	uxth	r3, r3
 800207e:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8002082:	b299      	uxth	r1, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	b29a      	uxth	r2, r3
 8002088:	8afb      	ldrh	r3, [r7, #22]
 800208a:	3320      	adds	r3, #32
 800208c:	443b      	add	r3, r7
 800208e:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 8002092:	8abb      	ldrh	r3, [r7, #20]
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	3320      	adds	r3, #32
 8002098:	443b      	add	r3, r7
 800209a:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800209e:	2500      	movs	r5, #0
 80020a0:	9502      	str	r5, [sp, #8]
 80020a2:	2501      	movs	r5, #1
 80020a4:	9501      	str	r5, [sp, #4]
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	4623      	mov	r3, r4
 80020aa:	f7ff fdbb 	bl	8001c24 <RA8876_SLOT_draw_symbol>
				size, symbols[symbol], colors[color], 1, 0);
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 64 - (size / 2),
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	019b      	lsls	r3, r3, #6
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	0fd9      	lsrs	r1, r3, #31
 80020ba:	440b      	add	r3, r1
 80020bc:	105b      	asrs	r3, r3, #1
 80020be:	b29b      	uxth	r3, r3
 80020c0:	4413      	add	r3, r2
 80020c2:	b298      	uxth	r0, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	0fda      	lsrs	r2, r3, #31
 80020c8:	4413      	add	r3, r2
 80020ca:	105b      	asrs	r3, r3, #1
 80020cc:	425b      	negs	r3, r3
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	3340      	adds	r3, #64	@ 0x40
 80020d2:	b299      	uxth	r1, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	8afb      	ldrh	r3, [r7, #22]
 80020da:	3320      	adds	r3, #32
 80020dc:	443b      	add	r3, r7
 80020de:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 80020e2:	8abb      	ldrh	r3, [r7, #20]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	3320      	adds	r3, #32
 80020e8:	443b      	add	r3, r7
 80020ea:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80020ee:	2500      	movs	r5, #0
 80020f0:	9502      	str	r5, [sp, #8]
 80020f2:	2501      	movs	r5, #1
 80020f4:	9501      	str	r5, [sp, #4]
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	4623      	mov	r3, r4
 80020fa:	f7ff fd93 	bl	8001c24 <RA8876_SLOT_draw_symbol>
				size,
				symbols[symbol], colors[color], 1, 0);
		symbol++;
 80020fe:	8afb      	ldrh	r3, [r7, #22]
 8002100:	3301      	adds	r3, #1
 8002102:	82fb      	strh	r3, [r7, #22]
		if (symbol > 3) {
 8002104:	8afb      	ldrh	r3, [r7, #22]
 8002106:	2b03      	cmp	r3, #3
 8002108:	d901      	bls.n	800210e <RA8876_fill_bottom_gradient+0x14e>
			symbol = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	82fb      	strh	r3, [r7, #22]
		}
		color++;
 800210e:	8abb      	ldrh	r3, [r7, #20]
 8002110:	3301      	adds	r3, #1
 8002112:	82bb      	strh	r3, [r7, #20]
		if (color > 2) {
 8002114:	8abb      	ldrh	r3, [r7, #20]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <RA8876_fill_bottom_gradient+0x15e>
			color = 0;
 800211a:	2300      	movs	r3, #0
 800211c:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	3301      	adds	r3, #1
 8002122:	613b      	str	r3, [r7, #16]
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	2b0f      	cmp	r3, #15
 8002128:	dd98      	ble.n	800205c <RA8876_fill_bottom_gradient+0x9c>
		}
	}
}
 800212a:	bf00      	nop
 800212c:	bf00      	nop
 800212e:	3720      	adds	r7, #32
 8002130:	46bd      	mov	sp, r7
 8002132:	bdb0      	pop	{r4, r5, r7, pc}
 8002134:	2000009c 	.word	0x2000009c
 8002138:	08030607 	.word	0x08030607
 800213c:	0800a89c 	.word	0x0800a89c

08002140 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002144:	4a10      	ldr	r2, [pc, #64]	@ (8002188 <MX_FREERTOS_Init+0x48>)
 8002146:	2100      	movs	r1, #0
 8002148:	4810      	ldr	r0, [pc, #64]	@ (800218c <MX_FREERTOS_Init+0x4c>)
 800214a:	f004 fb59 	bl	8006800 <osThreadNew>
 800214e:	4603      	mov	r3, r0
 8002150:	4a0f      	ldr	r2, [pc, #60]	@ (8002190 <MX_FREERTOS_Init+0x50>)
 8002152:	6013      	str	r3, [r2, #0]

  /* creation of main_display */
  main_displayHandle = osThreadNew(main_display_task, NULL, &main_display_attributes);
 8002154:	4a0f      	ldr	r2, [pc, #60]	@ (8002194 <MX_FREERTOS_Init+0x54>)
 8002156:	2100      	movs	r1, #0
 8002158:	480f      	ldr	r0, [pc, #60]	@ (8002198 <MX_FREERTOS_Init+0x58>)
 800215a:	f004 fb51 	bl	8006800 <osThreadNew>
 800215e:	4603      	mov	r3, r0
 8002160:	4a0e      	ldr	r2, [pc, #56]	@ (800219c <MX_FREERTOS_Init+0x5c>)
 8002162:	6013      	str	r3, [r2, #0]

  /* creation of buttons */
  buttonsHandle = osThreadNew(buttons_task, NULL, &buttons_attributes);
 8002164:	4a0e      	ldr	r2, [pc, #56]	@ (80021a0 <MX_FREERTOS_Init+0x60>)
 8002166:	2100      	movs	r1, #0
 8002168:	480e      	ldr	r0, [pc, #56]	@ (80021a4 <MX_FREERTOS_Init+0x64>)
 800216a:	f004 fb49 	bl	8006800 <osThreadNew>
 800216e:	4603      	mov	r3, r0
 8002170:	4a0d      	ldr	r2, [pc, #52]	@ (80021a8 <MX_FREERTOS_Init+0x68>)
 8002172:	6013      	str	r3, [r2, #0]

  /* creation of controlDisplay */
  controlDisplayHandle = osThreadNew(control_display, NULL, &controlDisplay_attributes);
 8002174:	4a0d      	ldr	r2, [pc, #52]	@ (80021ac <MX_FREERTOS_Init+0x6c>)
 8002176:	2100      	movs	r1, #0
 8002178:	480d      	ldr	r0, [pc, #52]	@ (80021b0 <MX_FREERTOS_Init+0x70>)
 800217a:	f004 fb41 	bl	8006800 <osThreadNew>
 800217e:	4603      	mov	r3, r0
 8002180:	4a0c      	ldr	r2, [pc, #48]	@ (80021b4 <MX_FREERTOS_Init+0x74>)
 8002182:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002184:	bf00      	nop
 8002186:	bd80      	pop	{r7, pc}
 8002188:	0800aa88 	.word	0x0800aa88
 800218c:	080021b9 	.word	0x080021b9
 8002190:	200080ac 	.word	0x200080ac
 8002194:	0800aaac 	.word	0x0800aaac
 8002198:	0800228d 	.word	0x0800228d
 800219c:	200080b0 	.word	0x200080b0
 80021a0:	0800aad0 	.word	0x0800aad0
 80021a4:	080024a5 	.word	0x080024a5
 80021a8:	200080b4 	.word	0x200080b4
 80021ac:	0800aaf4 	.word	0x0800aaf4
 80021b0:	0800259d 	.word	0x0800259d
 80021b4:	200080b8 	.word	0x200080b8

080021b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	// goal
	char pressedKeys[20];
	char pressedKey = ' ';
 80021c0:	2320      	movs	r3, #32
 80021c2:	77fb      	strb	r3, [r7, #31]
	for (;;)
  {
		KeypadGetKey(&pressedKeys);
 80021c4:	f107 0308 	add.w	r3, r7, #8
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7fe fc1f 	bl	8000a0c <KeypadGetKey>
		pressedKey = pressedKeys[0];
 80021ce:	7a3b      	ldrb	r3, [r7, #8]
 80021d0:	77fb      	strb	r3, [r7, #31]
		switch (GameState) {
 80021d2:	4b2a      	ldr	r3, [pc, #168]	@ (800227c <StartDefaultTask+0xc4>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b03      	cmp	r3, #3
 80021d8:	d002      	beq.n	80021e0 <StartDefaultTask+0x28>
 80021da:	2b0b      	cmp	r3, #11
 80021dc:	d031      	beq.n	8002242 <StartDefaultTask+0x8a>
 80021de:	e045      	b.n	800226c <StartDefaultTask+0xb4>
		case SlotIdle:
			if (HAL_GPIO_ReadPin(stop_btn_0_GPIO_Port, stop_btn_0_Pin)) {
 80021e0:	2102      	movs	r1, #2
 80021e2:	4827      	ldr	r0, [pc, #156]	@ (8002280 <StartDefaultTask+0xc8>)
 80021e4:	f001 fdfe 	bl	8003de4 <HAL_GPIO_ReadPin>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d002      	beq.n	80021f4 <StartDefaultTask+0x3c>
				GameState = SlotGameStart;
 80021ee:	4b23      	ldr	r3, [pc, #140]	@ (800227c <StartDefaultTask+0xc4>)
 80021f0:	2204      	movs	r2, #4
 80021f2:	701a      	strb	r2, [r3, #0]
			}
			// the control display is always in the menu dialog
			
			switch (pressedKey) {
 80021f4:	7ffb      	ldrb	r3, [r7, #31]
 80021f6:	2b32      	cmp	r3, #50	@ 0x32
 80021f8:	d002      	beq.n	8002200 <StartDefaultTask+0x48>
 80021fa:	2b33      	cmp	r3, #51	@ 0x33
 80021fc:	d010      	beq.n	8002220 <StartDefaultTask+0x68>
				osThreadSetPriority(main_displayHandle, osPriorityLow);
				osThreadSetPriority(controlDisplayHandle, osPriorityNormal);
				GameState = SlotUIDrawWinRate;
				break;
			default:
				break;
 80021fe:	e01f      	b.n	8002240 <StartDefaultTask+0x88>
				osThreadSetPriority(main_displayHandle, osPriorityLow);
 8002200:	4b20      	ldr	r3, [pc, #128]	@ (8002284 <StartDefaultTask+0xcc>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2108      	movs	r1, #8
 8002206:	4618      	mov	r0, r3
 8002208:	f004 fb8c 	bl	8006924 <osThreadSetPriority>
				osThreadSetPriority(controlDisplayHandle, osPriorityNormal);
 800220c:	4b1e      	ldr	r3, [pc, #120]	@ (8002288 <StartDefaultTask+0xd0>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2118      	movs	r1, #24
 8002212:	4618      	mov	r0, r3
 8002214:	f004 fb86 	bl	8006924 <osThreadSetPriority>
				GameState = SlotUIDrawStats;
 8002218:	4b18      	ldr	r3, [pc, #96]	@ (800227c <StartDefaultTask+0xc4>)
 800221a:	220a      	movs	r2, #10
 800221c:	701a      	strb	r2, [r3, #0]
				break;
 800221e:	e00f      	b.n	8002240 <StartDefaultTask+0x88>
				osThreadSetPriority(main_displayHandle, osPriorityLow);
 8002220:	4b18      	ldr	r3, [pc, #96]	@ (8002284 <StartDefaultTask+0xcc>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2108      	movs	r1, #8
 8002226:	4618      	mov	r0, r3
 8002228:	f004 fb7c 	bl	8006924 <osThreadSetPriority>
				osThreadSetPriority(controlDisplayHandle, osPriorityNormal);
 800222c:	4b16      	ldr	r3, [pc, #88]	@ (8002288 <StartDefaultTask+0xd0>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2118      	movs	r1, #24
 8002232:	4618      	mov	r0, r3
 8002234:	f004 fb76 	bl	8006924 <osThreadSetPriority>
				GameState = SlotUIDrawWinRate;
 8002238:	4b10      	ldr	r3, [pc, #64]	@ (800227c <StartDefaultTask+0xc4>)
 800223a:	2208      	movs	r2, #8
 800223c:	701a      	strb	r2, [r3, #0]
				break;
 800223e:	bf00      	nop
			}
			break;
 8002240:	e018      	b.n	8002274 <StartDefaultTask+0xbc>
			// for all control display pages, that are only info
		case SlotWaitForOk:
			switch (pressedKey) {
 8002242:	7ffb      	ldrb	r3, [r7, #31]
 8002244:	2b41      	cmp	r3, #65	@ 0x41
 8002246:	d10f      	bne.n	8002268 <StartDefaultTask+0xb0>
			case 'A':
				GameState = SlotIdle;
 8002248:	4b0c      	ldr	r3, [pc, #48]	@ (800227c <StartDefaultTask+0xc4>)
 800224a:	2203      	movs	r2, #3
 800224c:	701a      	strb	r2, [r3, #0]
				osThreadSetPriority(main_displayHandle, osPriorityNormal);
 800224e:	4b0d      	ldr	r3, [pc, #52]	@ (8002284 <StartDefaultTask+0xcc>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2118      	movs	r1, #24
 8002254:	4618      	mov	r0, r3
 8002256:	f004 fb65 	bl	8006924 <osThreadSetPriority>
				osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 800225a:	4b0b      	ldr	r3, [pc, #44]	@ (8002288 <StartDefaultTask+0xd0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2108      	movs	r1, #8
 8002260:	4618      	mov	r0, r3
 8002262:	f004 fb5f 	bl	8006924 <osThreadSetPriority>
				break;
 8002266:	e000      	b.n	800226a <StartDefaultTask+0xb2>
			default:
				break;
 8002268:	bf00      	nop
			}
			break;
 800226a:	e003      	b.n	8002274 <StartDefaultTask+0xbc>
		default:
			osDelay(100);
 800226c:	2064      	movs	r0, #100	@ 0x64
 800226e:	f004 fb83 	bl	8006978 <osDelay>
			break;
 8002272:	bf00      	nop
		}
		osDelay(50);
 8002274:	2032      	movs	r0, #50	@ 0x32
 8002276:	f004 fb7f 	bl	8006978 <osDelay>
		KeypadGetKey(&pressedKeys);
 800227a:	e7a3      	b.n	80021c4 <StartDefaultTask+0xc>
 800227c:	2000809c 	.word	0x2000809c
 8002280:	40020000 	.word	0x40020000
 8002284:	200080b0 	.word	0x200080b0
 8002288:	200080b8 	.word	0x200080b8

0800228c <main_display_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_main_display_task */
void main_display_task(void *argument)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN main_display_task */
  /* Infinite loop */
	// first reset stuff
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin,
 8002294:	2200      	movs	r2, #0
 8002296:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800229a:	487c      	ldr	r0, [pc, #496]	@ (800248c <main_display_task+0x200>)
 800229c:	f001 fdba 	bl	8003e14 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	osDelay(50);
 80022a0:	2032      	movs	r0, #50	@ 0x32
 80022a2:	f004 fb69 	bl	8006978 <osDelay>
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin, GPIO_PIN_SET);
 80022a6:	2201      	movs	r2, #1
 80022a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022ac:	4877      	ldr	r0, [pc, #476]	@ (800248c <main_display_task+0x200>)
 80022ae:	f001 fdb1 	bl	8003e14 <HAL_GPIO_WritePin>
	osDelay(200);
 80022b2:	20c8      	movs	r0, #200	@ 0xc8
 80022b4:	f004 fb60 	bl	8006978 <osDelay>

	uint8_t initialised = 0;
 80022b8:	2300      	movs	r3, #0
 80022ba:	77fb      	strb	r3, [r7, #31]
	int ran_symbol = 1;
 80022bc:	2301      	movs	r3, #1
 80022be:	617b      	str	r3, [r7, #20]
	osDelay(10);
 80022c0:	200a      	movs	r0, #10
 80022c2:	f004 fb59 	bl	8006978 <osDelay>
	uint8_t roll1_symbol = 0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	77bb      	strb	r3, [r7, #30]
	uint8_t roll2_symbol = 0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	777b      	strb	r3, [r7, #29]
	uint8_t roll3_symbol = 0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	773b      	strb	r3, [r7, #28]

	uint8_t will_win = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	76fb      	strb	r3, [r7, #27]
	uint8_t winning_symbol = 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	76bb      	strb	r3, [r7, #26]
	uint8_t ACTIVE_SYMBOLS[5] = { DIAMOND, PACMAN, SNOWMAN, PRESENT, TREE };
 80022da:	4a6d      	ldr	r2, [pc, #436]	@ (8002490 <main_display_task+0x204>)
 80022dc:	f107 030c 	add.w	r3, r7, #12
 80022e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022e4:	6018      	str	r0, [r3, #0]
 80022e6:	3304      	adds	r3, #4
 80022e8:	7019      	strb	r1, [r3, #0]

	// stop constantly redrawing winning symbols
	uint8_t will_win_draw_helper = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	767b      	strb	r3, [r7, #25]
	uint8_t random_number = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	74fb      	strb	r3, [r7, #19]
  for(;;)
  {
		switch (GameState) {
 80022f2:	4b68      	ldr	r3, [pc, #416]	@ (8002494 <main_display_task+0x208>)
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	3b03      	subs	r3, #3
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	f200 80be 	bhi.w	800247a <main_display_task+0x1ee>
 80022fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002304 <main_display_task+0x78>)
 8002300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002304:	08002319 	.word	0x08002319
 8002308:	08002389 	.word	0x08002389
 800230c:	08002397 	.word	0x08002397
 8002310:	080023c1 	.word	0x080023c1
 8002314:	080023eb 	.word	0x080023eb
		case SlotIdle:
			if (initialised == 0
 8002318:	7ffb      	ldrb	r3, [r7, #31]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10a      	bne.n	8002334 <main_display_task+0xa8>
								&& HAL_GPIO_ReadPin(display_wait_GPIO_Port,
 800231e:	2108      	movs	r1, #8
 8002320:	485d      	ldr	r0, [pc, #372]	@ (8002498 <main_display_task+0x20c>)
 8002322:	f001 fd5f 	bl	8003de4 <HAL_GPIO_ReadPin>
 8002326:	4603      	mov	r3, r0
 8002328:	2b01      	cmp	r3, #1
 800232a:	d103      	bne.n	8002334 <main_display_task+0xa8>
			display_wait_Pin) == GPIO_PIN_SET) {
				initialise_main_display();
 800232c:	f000 fc4e 	bl	8002bcc <initialise_main_display>
				initialised = 1;
 8002330:	2301      	movs	r3, #1
 8002332:	77fb      	strb	r3, [r7, #31]
			}

			// only send something over SPI if wait is HIGH, wich means ready
			if (initialised
 8002334:	7ffb      	ldrb	r3, [r7, #31]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d021      	beq.n	800237e <main_display_task+0xf2>
					&& HAL_GPIO_ReadPin(display_wait_GPIO_Port,
 800233a:	2108      	movs	r1, #8
 800233c:	4856      	ldr	r0, [pc, #344]	@ (8002498 <main_display_task+0x20c>)
 800233e:	f001 fd51 	bl	8003de4 <HAL_GPIO_ReadPin>
 8002342:	4603      	mov	r3, r0
 8002344:	2b01      	cmp	r3, #1
 8002346:	d11a      	bne.n	800237e <main_display_task+0xf2>
							display_wait_Pin) == GPIO_PIN_SET) {
				random_number = (uint8_t) get_random_number(0, 100);
 8002348:	2164      	movs	r1, #100	@ 0x64
 800234a:	2000      	movs	r0, #0
 800234c:	f000 fc8c 	bl	8002c68 <get_random_number>
 8002350:	4603      	mov	r3, r0
 8002352:	74fb      	strb	r3, [r7, #19]
				will_win = random_number <= win_rate_percent;
 8002354:	4b51      	ldr	r3, [pc, #324]	@ (800249c <main_display_task+0x210>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	7cfa      	ldrb	r2, [r7, #19]
 800235a:	429a      	cmp	r2, r3
 800235c:	bf94      	ite	ls
 800235e:	2301      	movls	r3, #1
 8002360:	2300      	movhi	r3, #0
 8002362:	b2db      	uxtb	r3, r3
 8002364:	76fb      	strb	r3, [r7, #27]
				random_number = (uint8_t) get_random_number(0,
 8002366:	2104      	movs	r1, #4
 8002368:	2000      	movs	r0, #0
 800236a:	f000 fc7d 	bl	8002c68 <get_random_number>
 800236e:	4603      	mov	r3, r0
 8002370:	74fb      	strb	r3, [r7, #19]
						sizeof(ACTIVE_SYMBOLS) - 1);

				winning_symbol = ACTIVE_SYMBOLS[random_number];
 8002372:	7cfb      	ldrb	r3, [r7, #19]
 8002374:	3320      	adds	r3, #32
 8002376:	443b      	add	r3, r7
 8002378:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800237c:	76bb      	strb	r3, [r7, #26]
				

			}
			osDelay(500);
 800237e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002382:	f004 faf9 	bl	8006978 <osDelay>
			break;
 8002386:	e07d      	b.n	8002484 <main_display_task+0x1f8>
		case SlotGameStart:
			// draw roll one until first button is pressed
			roll1_symbol = RA8876_SLOT_draw_roll(0, 1);
 8002388:	2101      	movs	r1, #1
 800238a:	2000      	movs	r0, #0
 800238c:	f7ff f9fe 	bl	800178c <RA8876_SLOT_draw_roll>
 8002390:	4603      	mov	r3, r0
 8002392:	77bb      	strb	r3, [r7, #30]
			break;
 8002394:	e076      	b.n	8002484 <main_display_task+0x1f8>
		case SlotGameRoll2:
			// first save the selected symbol of the roll before
			if (will_win && will_win_draw_helper == 0) {
 8002396:	7efb      	ldrb	r3, [r7, #27]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00a      	beq.n	80023b2 <main_display_task+0x126>
 800239c:	7e7b      	ldrb	r3, [r7, #25]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d107      	bne.n	80023b2 <main_display_task+0x126>
			RA8876_SLOT_stop_roll(0, winning_symbol);
 80023a2:	7ebb      	ldrb	r3, [r7, #26]
 80023a4:	4619      	mov	r1, r3
 80023a6:	2000      	movs	r0, #0
 80023a8:	f7ff f9a8 	bl	80016fc <RA8876_SLOT_stop_roll>
				will_win_draw_helper++;
 80023ac:	7e7b      	ldrb	r3, [r7, #25]
 80023ae:	3301      	adds	r3, #1
 80023b0:	767b      	strb	r3, [r7, #25]
			}
			roll2_symbol = RA8876_SLOT_draw_roll(1, 1);
 80023b2:	2101      	movs	r1, #1
 80023b4:	2001      	movs	r0, #1
 80023b6:	f7ff f9e9 	bl	800178c <RA8876_SLOT_draw_roll>
 80023ba:	4603      	mov	r3, r0
 80023bc:	777b      	strb	r3, [r7, #29]

			break;
 80023be:	e061      	b.n	8002484 <main_display_task+0x1f8>
		case SlotGameRoll3:
			// last roll
			if (will_win && will_win_draw_helper == 1) {
 80023c0:	7efb      	ldrb	r3, [r7, #27]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00a      	beq.n	80023dc <main_display_task+0x150>
 80023c6:	7e7b      	ldrb	r3, [r7, #25]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d107      	bne.n	80023dc <main_display_task+0x150>
				RA8876_SLOT_stop_roll(1, winning_symbol);
 80023cc:	7ebb      	ldrb	r3, [r7, #26]
 80023ce:	4619      	mov	r1, r3
 80023d0:	2001      	movs	r0, #1
 80023d2:	f7ff f993 	bl	80016fc <RA8876_SLOT_stop_roll>
				will_win_draw_helper++;
 80023d6:	7e7b      	ldrb	r3, [r7, #25]
 80023d8:	3301      	adds	r3, #1
 80023da:	767b      	strb	r3, [r7, #25]
			}
			roll3_symbol = RA8876_SLOT_draw_roll(2, 1);
 80023dc:	2101      	movs	r1, #1
 80023de:	2002      	movs	r0, #2
 80023e0:	f7ff f9d4 	bl	800178c <RA8876_SLOT_draw_roll>
 80023e4:	4603      	mov	r3, r0
 80023e6:	773b      	strb	r3, [r7, #28]
			break;
 80023e8:	e04c      	b.n	8002484 <main_display_task+0x1f8>
		case SlotGameEvaluation:

			if (will_win) {
 80023ea:	7efb      	ldrb	r3, [r7, #27]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d018      	beq.n	8002422 <main_display_task+0x196>
				RA8876_SLOT_stop_roll(2, winning_symbol);
 80023f0:	7ebb      	ldrb	r3, [r7, #26]
 80023f2:	4619      	mov	r1, r3
 80023f4:	2002      	movs	r0, #2
 80023f6:	f7ff f981 	bl	80016fc <RA8876_SLOT_stop_roll>

				// winner winner chicken dinner
				MP3_play_sound_effect(4);
 80023fa:	2004      	movs	r0, #4
 80023fc:	f7fe faf7 	bl	80009ee <MP3_play_sound_effect>
				will_win_draw_helper = 0;
 8002400:	2300      	movs	r3, #0
 8002402:	767b      	strb	r3, [r7, #25]
				osDelay(7000);
 8002404:	f641 3058 	movw	r0, #7000	@ 0x1b58
 8002408:	f004 fab6 	bl	8006978 <osDelay>
				RA8876_SLOT_clear();
 800240c:	f7ff f960 	bl	80016d0 <RA8876_SLOT_clear>
				GameState = SlotIdle;
 8002410:	4b20      	ldr	r3, [pc, #128]	@ (8002494 <main_display_task+0x208>)
 8002412:	2203      	movs	r2, #3
 8002414:	701a      	strb	r2, [r3, #0]
				slot_stats.session_won_games++;
 8002416:	4b22      	ldr	r3, [pc, #136]	@ (80024a0 <main_display_task+0x214>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	3301      	adds	r3, #1
 800241c:	4a20      	ldr	r2, [pc, #128]	@ (80024a0 <main_display_task+0x214>)
 800241e:	6053      	str	r3, [r2, #4]
 8002420:	e021      	b.n	8002466 <main_display_task+0x1da>
			} else {
				// make sure the last roll is NOT correct
				if (roll3_symbol == roll2_symbol
 8002422:	7f3a      	ldrb	r2, [r7, #28]
 8002424:	7f7b      	ldrb	r3, [r7, #29]
 8002426:	429a      	cmp	r2, r3
 8002428:	d115      	bne.n	8002456 <main_display_task+0x1ca>
						&& roll3_symbol == roll1_symbol) {
 800242a:	7f3a      	ldrb	r2, [r7, #28]
 800242c:	7fbb      	ldrb	r3, [r7, #30]
 800242e:	429a      	cmp	r2, r3
 8002430:	d111      	bne.n	8002456 <main_display_task+0x1ca>
					random_number = (uint8_t) get_random_number(0,
 8002432:	2104      	movs	r1, #4
 8002434:	2000      	movs	r0, #0
 8002436:	f000 fc17 	bl	8002c68 <get_random_number>
 800243a:	4603      	mov	r3, r0
 800243c:	74fb      	strb	r3, [r7, #19]
							sizeof(ACTIVE_SYMBOLS) - 1);
					roll3_symbol = ACTIVE_SYMBOLS[random_number];
 800243e:	7cfb      	ldrb	r3, [r7, #19]
 8002440:	3320      	adds	r3, #32
 8002442:	443b      	add	r3, r7
 8002444:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002448:	773b      	strb	r3, [r7, #28]
					RA8876_SLOT_stop_roll(2, roll3_symbol);
 800244a:	7f3b      	ldrb	r3, [r7, #28]
 800244c:	4619      	mov	r1, r3
 800244e:	2002      	movs	r0, #2
 8002450:	f7ff f954 	bl	80016fc <RA8876_SLOT_stop_roll>
 8002454:	e004      	b.n	8002460 <main_display_task+0x1d4>

				} else {
					RA8876_SLOT_clear();
 8002456:	f7ff f93b 	bl	80016d0 <RA8876_SLOT_clear>
					GameState = SlotIdle;
 800245a:	4b0e      	ldr	r3, [pc, #56]	@ (8002494 <main_display_task+0x208>)
 800245c:	2203      	movs	r2, #3
 800245e:	701a      	strb	r2, [r3, #0]
				}
				MP3_play_sound_effect(3);
 8002460:	2003      	movs	r0, #3
 8002462:	f7fe fac4 	bl	80009ee <MP3_play_sound_effect>
			}
			slot_stats.session_total_games++;
 8002466:	4b0e      	ldr	r3, [pc, #56]	@ (80024a0 <main_display_task+0x214>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	3301      	adds	r3, #1
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <main_display_task+0x214>)
 800246e:	6013      	str	r3, [r2, #0]
			osDelay(500);
 8002470:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002474:	f004 fa80 	bl	8006978 <osDelay>
			break;
 8002478:	e004      	b.n	8002484 <main_display_task+0x1f8>
		default:
			osDelay(500);
 800247a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800247e:	f004 fa7b 	bl	8006978 <osDelay>
			break;
 8002482:	bf00      	nop
		}
		osDelay(150);
 8002484:	2096      	movs	r0, #150	@ 0x96
 8002486:	f004 fa77 	bl	8006978 <osDelay>
		switch (GameState) {
 800248a:	e732      	b.n	80022f2 <main_display_task+0x66>
 800248c:	40020000 	.word	0x40020000
 8002490:	0800a8e0 	.word	0x0800a8e0
 8002494:	2000809c 	.word	0x2000809c
 8002498:	40020c00 	.word	0x40020c00
 800249c:	2000000a 	.word	0x2000000a
 80024a0:	200080a4 	.word	0x200080a4

080024a4 <buttons_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buttons_task */
void buttons_task(void *argument)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

  for(;;)
  {

		switch (GameState) {
 80024ac:	4b39      	ldr	r3, [pc, #228]	@ (8002594 <buttons_task+0xf0>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	3b03      	subs	r3, #3
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	d860      	bhi.n	8002578 <buttons_task+0xd4>
 80024b6:	a201      	add	r2, pc, #4	@ (adr r2, 80024bc <buttons_task+0x18>)
 80024b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024bc:	080024d1 	.word	0x080024d1
 80024c0:	080024d9 	.word	0x080024d9
 80024c4:	08002515 	.word	0x08002515
 80024c8:	0800253d 	.word	0x0800253d
 80024cc:	08002565 	.word	0x08002565
		case SlotIdle:
			stagger_stop_buttons(75);
 80024d0:	204b      	movs	r0, #75	@ 0x4b
 80024d2:	f000 fb4f 	bl	8002b74 <stagger_stop_buttons>

			break;
 80024d6:	e058      	b.n	800258a <buttons_task+0xe6>
		case SlotGameStart:
			// reset all other buttons
			HAL_GPIO_WritePin(stop_led_0_GPIO_Port, stop_led_0_Pin,
 80024d8:	2200      	movs	r2, #0
 80024da:	2101      	movs	r1, #1
 80024dc:	482e      	ldr	r0, [pc, #184]	@ (8002598 <buttons_task+0xf4>)
 80024de:	f001 fc99 	bl	8003e14 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_WritePin(stop_led_1_GPIO_Port, stop_led_1_Pin,
 80024e2:	2200      	movs	r2, #0
 80024e4:	2104      	movs	r1, #4
 80024e6:	482c      	ldr	r0, [pc, #176]	@ (8002598 <buttons_task+0xf4>)
 80024e8:	f001 fc94 	bl	8003e14 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin,
 80024ec:	2200      	movs	r2, #0
 80024ee:	2110      	movs	r1, #16
 80024f0:	4829      	ldr	r0, [pc, #164]	@ (8002598 <buttons_task+0xf4>)
 80024f2:	f001 fc8f 	bl	8003e14 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_TogglePin(stop_led_3_GPIO_Port, stop_led_3_Pin);
 80024f6:	2140      	movs	r1, #64	@ 0x40
 80024f8:	4827      	ldr	r0, [pc, #156]	@ (8002598 <buttons_task+0xf4>)
 80024fa:	f001 fca4 	bl	8003e46 <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_3_GPIO_Port, stop_btn_3_Pin)) {
 80024fe:	2180      	movs	r1, #128	@ 0x80
 8002500:	4825      	ldr	r0, [pc, #148]	@ (8002598 <buttons_task+0xf4>)
 8002502:	f001 fc6f 	bl	8003de4 <HAL_GPIO_ReadPin>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d039      	beq.n	8002580 <buttons_task+0xdc>
				GameState = SlotGameRoll2;
 800250c:	4b21      	ldr	r3, [pc, #132]	@ (8002594 <buttons_task+0xf0>)
 800250e:	2205      	movs	r2, #5
 8002510:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002512:	e035      	b.n	8002580 <buttons_task+0xdc>
		case SlotGameRoll2:
			HAL_GPIO_WritePin(stop_led_3_GPIO_Port, stop_led_3_Pin,
 8002514:	2201      	movs	r2, #1
 8002516:	2140      	movs	r1, #64	@ 0x40
 8002518:	481f      	ldr	r0, [pc, #124]	@ (8002598 <buttons_task+0xf4>)
 800251a:	f001 fc7b 	bl	8003e14 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_TogglePin(stop_led_2_GPIO_Port, stop_led_2_Pin);
 800251e:	2110      	movs	r1, #16
 8002520:	481d      	ldr	r0, [pc, #116]	@ (8002598 <buttons_task+0xf4>)
 8002522:	f001 fc90 	bl	8003e46 <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_2_GPIO_Port, stop_btn_2_Pin)) {
 8002526:	2120      	movs	r1, #32
 8002528:	481b      	ldr	r0, [pc, #108]	@ (8002598 <buttons_task+0xf4>)
 800252a:	f001 fc5b 	bl	8003de4 <HAL_GPIO_ReadPin>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d027      	beq.n	8002584 <buttons_task+0xe0>
				GameState = SlotGameRoll3;
 8002534:	4b17      	ldr	r3, [pc, #92]	@ (8002594 <buttons_task+0xf0>)
 8002536:	2206      	movs	r2, #6
 8002538:	701a      	strb	r2, [r3, #0]
			}
			break;
 800253a:	e023      	b.n	8002584 <buttons_task+0xe0>
		case SlotGameRoll3:
			HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin,
 800253c:	2201      	movs	r2, #1
 800253e:	2110      	movs	r1, #16
 8002540:	4815      	ldr	r0, [pc, #84]	@ (8002598 <buttons_task+0xf4>)
 8002542:	f001 fc67 	bl	8003e14 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_TogglePin(stop_led_1_GPIO_Port, stop_led_1_Pin);
 8002546:	2104      	movs	r1, #4
 8002548:	4813      	ldr	r0, [pc, #76]	@ (8002598 <buttons_task+0xf4>)
 800254a:	f001 fc7c 	bl	8003e46 <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_1_GPIO_Port, stop_btn_1_Pin)) {
 800254e:	2108      	movs	r1, #8
 8002550:	4811      	ldr	r0, [pc, #68]	@ (8002598 <buttons_task+0xf4>)
 8002552:	f001 fc47 	bl	8003de4 <HAL_GPIO_ReadPin>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d015      	beq.n	8002588 <buttons_task+0xe4>
				GameState = SlotGameEvaluation;
 800255c:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <buttons_task+0xf0>)
 800255e:	2207      	movs	r2, #7
 8002560:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002562:	e011      	b.n	8002588 <buttons_task+0xe4>
		case SlotGameEvaluation:
			write_stop_buttons(GPIO_PIN_SET);
 8002564:	2001      	movs	r0, #1
 8002566:	f000 fae1 	bl	8002b2c <write_stop_buttons>
			osDelay(150);
 800256a:	2096      	movs	r0, #150	@ 0x96
 800256c:	f004 fa04 	bl	8006978 <osDelay>
			write_stop_buttons(GPIO_PIN_RESET);
 8002570:	2000      	movs	r0, #0
 8002572:	f000 fadb 	bl	8002b2c <write_stop_buttons>
			break;
 8002576:	e008      	b.n	800258a <buttons_task+0xe6>
		default:
			osDelay(250);
 8002578:	20fa      	movs	r0, #250	@ 0xfa
 800257a:	f004 f9fd 	bl	8006978 <osDelay>
			break;
 800257e:	e004      	b.n	800258a <buttons_task+0xe6>
			break;
 8002580:	bf00      	nop
 8002582:	e002      	b.n	800258a <buttons_task+0xe6>
			break;
 8002584:	bf00      	nop
 8002586:	e000      	b.n	800258a <buttons_task+0xe6>
			break;
 8002588:	bf00      	nop
		}
		osDelay(150);
 800258a:	2096      	movs	r0, #150	@ 0x96
 800258c:	f004 f9f4 	bl	8006978 <osDelay>
		switch (GameState) {
 8002590:	e78c      	b.n	80024ac <buttons_task+0x8>
 8002592:	bf00      	nop
 8002594:	2000809c 	.word	0x2000809c
 8002598:	40020000 	.word	0x40020000

0800259c <control_display>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_control_display */
void control_display(void *argument)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08e      	sub	sp, #56	@ 0x38
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN control_display */
  /* Infinite loop */
	char pressed_key = ' ';
 80025a4:	2320      	movs	r3, #32
 80025a6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
	char password_attempt[5] = { 0, 0, 0, 0, '\0' };
 80025aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	711a      	strb	r2, [r3, #4]
	char hidden_digits[5] = { 0, 0, 0, 0, '\0' };
 80025b4:	f107 0320 	add.w	r3, r7, #32
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	711a      	strb	r2, [r3, #4]
	uint8_t password_index = 0;
 80025be:	2300      	movs	r3, #0
 80025c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	char enter_win_percent[4] = { 0, 0, 0, '\0' };
 80025c4:	2300      	movs	r3, #0
 80025c6:	61fb      	str	r3, [r7, #28]
	uint8_t enter_win_percent_index = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t temp_win_rate = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	LCD_Init();
 80025d4:	f7fe f888 	bl	80006e8 <LCD_Init>
	LCD_PrintString("Starting Up");
 80025d8:	48cc      	ldr	r0, [pc, #816]	@ (800290c <control_display+0x370>)
 80025da:	f7fe f8e1 	bl	80007a0 <LCD_PrintString>
	srand(HAL_GetTick());
 80025de:	f001 f96b 	bl	80038b8 <HAL_GetTick>
 80025e2:	4603      	mov	r3, r0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f006 ff37 	bl	8009458 <srand>
	MP3_init();
 80025ea:	f7fe f9c9 	bl	8000980 <MP3_init>
	LCD_Clear();
 80025ee:	f7fe f8f4 	bl	80007da <LCD_Clear>
	char *password = "1230";
 80025f2:	4bc7      	ldr	r3, [pc, #796]	@ (8002910 <control_display+0x374>)
 80025f4:	633b      	str	r3, [r7, #48]	@ 0x30
  for(;;)
  {
		char pressed_keys[20];
		KeypadGetKey(&pressed_keys);
 80025f6:	f107 0308 	add.w	r3, r7, #8
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe fa06 	bl	8000a0c <KeypadGetKey>
		pressed_key = pressed_keys[0];
 8002600:	7a3b      	ldrb	r3, [r7, #8]
 8002602:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		switch (GameState) {
 8002606:	4bc3      	ldr	r3, [pc, #780]	@ (8002914 <control_display+0x378>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b0a      	cmp	r3, #10
 800260c:	f200 81b1 	bhi.w	8002972 <control_display+0x3d6>
 8002610:	a201      	add	r2, pc, #4	@ (adr r2, 8002618 <control_display+0x7c>)
 8002612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002616:	bf00      	nop
 8002618:	08002645 	.word	0x08002645
 800261c:	08002685 	.word	0x08002685
 8002620:	08002743 	.word	0x08002743
 8002624:	08002939 	.word	0x08002939
 8002628:	08002973 	.word	0x08002973
 800262c:	08002973 	.word	0x08002973
 8002630:	08002973 	.word	0x08002973
 8002634:	08002973 	.word	0x08002973
 8002638:	08002779 	.word	0x08002779
 800263c:	08002785 	.word	0x08002785
 8002640:	0800276d 	.word	0x0800276d
		case SlotLocked:
			LCD_SetCursor(0, 0);
 8002644:	2100      	movs	r1, #0
 8002646:	2000      	movs	r0, #0
 8002648:	f7fe f8d2 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("#-----Password-----#");
 800264c:	48b2      	ldr	r0, [pc, #712]	@ (8002918 <control_display+0x37c>)
 800264e:	f7fe f8a7 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 1);
 8002652:	2101      	movs	r1, #1
 8002654:	2000      	movs	r0, #0
 8002656:	f7fe f8cb 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("#                  #");
 800265a:	48b0      	ldr	r0, [pc, #704]	@ (800291c <control_display+0x380>)
 800265c:	f7fe f8a0 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 2);
 8002660:	2102      	movs	r1, #2
 8002662:	2000      	movs	r0, #0
 8002664:	f7fe f8c4 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("#                  #");
 8002668:	48ac      	ldr	r0, [pc, #688]	@ (800291c <control_display+0x380>)
 800266a:	f7fe f899 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 3);
 800266e:	2103      	movs	r1, #3
 8002670:	2000      	movs	r0, #0
 8002672:	f7fe f8bd 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("#------------------#");
 8002676:	48aa      	ldr	r0, [pc, #680]	@ (8002920 <control_display+0x384>)
 8002678:	f7fe f892 	bl	80007a0 <LCD_PrintString>
			GameState = SlotEnterPassword;
 800267c:	4ba5      	ldr	r3, [pc, #660]	@ (8002914 <control_display+0x378>)
 800267e:	2201      	movs	r2, #1
 8002680:	701a      	strb	r2, [r3, #0]
			break;
 8002682:	e179      	b.n	8002978 <control_display+0x3dc>
		case SlotEnterPassword:
			if (pressed_key == 0) {
 8002684:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002688:	2b00      	cmp	r3, #0
 800268a:	f000 8174 	beq.w	8002976 <control_display+0x3da>
				break;
			}
			password_attempt[password_index] = pressed_key;
 800268e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002692:	3338      	adds	r3, #56	@ 0x38
 8002694:	443b      	add	r3, r7
 8002696:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800269a:	f803 2c10 	strb.w	r2, [r3, #-16]
			hidden_digits[password_index] = '*';
 800269e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80026a2:	3338      	adds	r3, #56	@ 0x38
 80026a4:	443b      	add	r3, r7
 80026a6:	222a      	movs	r2, #42	@ 0x2a
 80026a8:	f803 2c18 	strb.w	r2, [r3, #-24]
			LCD_SetCursor(8, 1);
 80026ac:	2101      	movs	r1, #1
 80026ae:	2008      	movs	r0, #8
 80026b0:	f7fe f89e 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString(hidden_digits);
 80026b4:	f107 0320 	add.w	r3, r7, #32
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fe f871 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(8, 2);
 80026be:	2102      	movs	r1, #2
 80026c0:	2008      	movs	r0, #8
 80026c2:	f7fe f895 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString(hidden_digits);
 80026c6:	f107 0320 	add.w	r3, r7, #32
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fe f868 	bl	80007a0 <LCD_PrintString>

			if (password_index >= 3) {
 80026d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d92b      	bls.n	8002730 <control_display+0x194>
				if (strcmp(password, password_attempt) == 0) {
 80026d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026dc:	4619      	mov	r1, r3
 80026de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026e0:	f7fd fd7e 	bl	80001e0 <strcmp>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d102      	bne.n	80026f0 <control_display+0x154>
					GameState = SlotStartup;
 80026ea:	4b8a      	ldr	r3, [pc, #552]	@ (8002914 <control_display+0x378>)
 80026ec:	2202      	movs	r2, #2
 80026ee:	701a      	strb	r2, [r3, #0]
				}
				password_index = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				memset(password_attempt, 0, sizeof(password_attempt));
 80026f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026fa:	2205      	movs	r2, #5
 80026fc:	2100      	movs	r1, #0
 80026fe:	4618      	mov	r0, r3
 8002700:	f007 f813 	bl	800972a <memset>
				memset(hidden_digits, 0, sizeof(hidden_digits) - 1);
 8002704:	f107 0320 	add.w	r3, r7, #32
 8002708:	2204      	movs	r2, #4
 800270a:	2100      	movs	r1, #0
 800270c:	4618      	mov	r0, r3
 800270e:	f007 f80c 	bl	800972a <memset>
				LCD_SetCursor(8, 1);
 8002712:	2101      	movs	r1, #1
 8002714:	2008      	movs	r0, #8
 8002716:	f7fe f86b 	bl	80007f0 <LCD_SetCursor>
				LCD_PrintString("    ");
 800271a:	4882      	ldr	r0, [pc, #520]	@ (8002924 <control_display+0x388>)
 800271c:	f7fe f840 	bl	80007a0 <LCD_PrintString>
				LCD_SetCursor(8, 2);
 8002720:	2102      	movs	r1, #2
 8002722:	2008      	movs	r0, #8
 8002724:	f7fe f864 	bl	80007f0 <LCD_SetCursor>
				LCD_PrintString("    ");
 8002728:	487e      	ldr	r0, [pc, #504]	@ (8002924 <control_display+0x388>)
 800272a:	f7fe f839 	bl	80007a0 <LCD_PrintString>
 800272e:	e004      	b.n	800273a <control_display+0x19e>

			} else {
				password_index++;
 8002730:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002734:	3301      	adds	r3, #1
 8002736:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			}
			// delay for simple debouncing
			osDelay(250);
 800273a:	20fa      	movs	r0, #250	@ 0xfa
 800273c:	f004 f91c 	bl	8006978 <osDelay>
			break;
 8002740:	e11a      	b.n	8002978 <control_display+0x3dc>
		case SlotStartup:
			// state for the intermediate directly after unlocking
			// we lower the priority of this task
			LCD_Clear();
 8002742:	f7fe f84a 	bl	80007da <LCD_Clear>
			MP3_play_folder(1);
 8002746:	2001      	movs	r0, #1
 8002748:	f7fe f941 	bl	80009ce <MP3_play_folder>
			GameState = SlotIdle;
 800274c:	4b71      	ldr	r3, [pc, #452]	@ (8002914 <control_display+0x378>)
 800274e:	2203      	movs	r2, #3
 8002750:	701a      	strb	r2, [r3, #0]
			osThreadSetPriority(main_displayHandle, osPriorityNormal);
 8002752:	4b75      	ldr	r3, [pc, #468]	@ (8002928 <control_display+0x38c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2118      	movs	r1, #24
 8002758:	4618      	mov	r0, r3
 800275a:	f004 f8e3 	bl	8006924 <osThreadSetPriority>
			osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 800275e:	4b73      	ldr	r3, [pc, #460]	@ (800292c <control_display+0x390>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2108      	movs	r1, #8
 8002764:	4618      	mov	r0, r3
 8002766:	f004 f8dd 	bl	8006924 <osThreadSetPriority>
			break;
 800276a:	e105      	b.n	8002978 <control_display+0x3dc>
		case SlotUIDrawStats:
			ui_draw_stats();
 800276c:	f000 f94c 	bl	8002a08 <ui_draw_stats>
			GameState = SlotWaitForOk;
 8002770:	4b68      	ldr	r3, [pc, #416]	@ (8002914 <control_display+0x378>)
 8002772:	220b      	movs	r2, #11
 8002774:	701a      	strb	r2, [r3, #0]
			break;
 8002776:	e0ff      	b.n	8002978 <control_display+0x3dc>
		case SlotUIDrawWinRate:
			ui_draw_win_rate();
 8002778:	f000 f9a2 	bl	8002ac0 <ui_draw_win_rate>
			GameState = SlotSetChance;
 800277c:	4b65      	ldr	r3, [pc, #404]	@ (8002914 <control_display+0x378>)
 800277e:	2209      	movs	r2, #9
 8002780:	701a      	strb	r2, [r3, #0]
			break;
 8002782:	e0f9      	b.n	8002978 <control_display+0x3dc>
		case SlotSetChance:
			// this is not optimal, but the menu wouldnt work otherwise
			switch (pressed_key) {
 8002784:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 80bd 	beq.w	8002908 <control_display+0x36c>
 800278e:	2b00      	cmp	r3, #0
 8002790:	f2c0 8088 	blt.w	80028a4 <control_display+0x308>
 8002794:	2b44      	cmp	r3, #68	@ 0x44
 8002796:	f300 8085 	bgt.w	80028a4 <control_display+0x308>
 800279a:	2b23      	cmp	r3, #35	@ 0x23
 800279c:	f2c0 8082 	blt.w	80028a4 <control_display+0x308>
 80027a0:	3b23      	subs	r3, #35	@ 0x23
 80027a2:	2b21      	cmp	r3, #33	@ 0x21
 80027a4:	d87e      	bhi.n	80028a4 <control_display+0x308>
 80027a6:	a201      	add	r2, pc, #4	@ (adr r2, 80027ac <control_display+0x210>)
 80027a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ac:	08002909 	.word	0x08002909
 80027b0:	080028a5 	.word	0x080028a5
 80027b4:	080028a5 	.word	0x080028a5
 80027b8:	080028a5 	.word	0x080028a5
 80027bc:	080028a5 	.word	0x080028a5
 80027c0:	080028a5 	.word	0x080028a5
 80027c4:	080028a5 	.word	0x080028a5
 80027c8:	08002909 	.word	0x08002909
 80027cc:	080028a5 	.word	0x080028a5
 80027d0:	080028a5 	.word	0x080028a5
 80027d4:	080028a5 	.word	0x080028a5
 80027d8:	080028a5 	.word	0x080028a5
 80027dc:	080028a5 	.word	0x080028a5
 80027e0:	080028a5 	.word	0x080028a5
 80027e4:	080028a5 	.word	0x080028a5
 80027e8:	080028a5 	.word	0x080028a5
 80027ec:	080028a5 	.word	0x080028a5
 80027f0:	080028a5 	.word	0x080028a5
 80027f4:	080028a5 	.word	0x080028a5
 80027f8:	080028a5 	.word	0x080028a5
 80027fc:	080028a5 	.word	0x080028a5
 8002800:	080028a5 	.word	0x080028a5
 8002804:	080028a5 	.word	0x080028a5
 8002808:	080028a5 	.word	0x080028a5
 800280c:	080028a5 	.word	0x080028a5
 8002810:	080028a5 	.word	0x080028a5
 8002814:	080028a5 	.word	0x080028a5
 8002818:	080028a5 	.word	0x080028a5
 800281c:	080028a5 	.word	0x080028a5
 8002820:	080028a5 	.word	0x080028a5
 8002824:	08002835 	.word	0x08002835
 8002828:	08002871 	.word	0x08002871
 800282c:	08002909 	.word	0x08002909
 8002830:	08002909 	.word	0x08002909
			case '#':
			case 0:
				break;
			case 'A':
				// always go into idle after new percentage
				win_rate_percent = new_win_rate_percent;
 8002834:	4b3e      	ldr	r3, [pc, #248]	@ (8002930 <control_display+0x394>)
 8002836:	781a      	ldrb	r2, [r3, #0]
 8002838:	4b3e      	ldr	r3, [pc, #248]	@ (8002934 <control_display+0x398>)
 800283a:	701a      	strb	r2, [r3, #0]
				GameState = SlotIdle;
 800283c:	4b35      	ldr	r3, [pc, #212]	@ (8002914 <control_display+0x378>)
 800283e:	2203      	movs	r2, #3
 8002840:	701a      	strb	r2, [r3, #0]
				memset(enter_win_percent, 0, sizeof(enter_win_percent));
 8002842:	f107 031c 	add.w	r3, r7, #28
 8002846:	2204      	movs	r2, #4
 8002848:	2100      	movs	r1, #0
 800284a:	4618      	mov	r0, r3
 800284c:	f006 ff6d 	bl	800972a <memset>
				enter_win_percent_index = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

				osThreadSetPriority(main_displayHandle, osPriorityNormal);
 8002856:	4b34      	ldr	r3, [pc, #208]	@ (8002928 <control_display+0x38c>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2118      	movs	r1, #24
 800285c:	4618      	mov	r0, r3
 800285e:	f004 f861 	bl	8006924 <osThreadSetPriority>
				osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 8002862:	4b32      	ldr	r3, [pc, #200]	@ (800292c <control_display+0x390>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2108      	movs	r1, #8
 8002868:	4618      	mov	r0, r3
 800286a:	f004 f85b 	bl	8006924 <osThreadSetPriority>

				break;
 800286e:	e04c      	b.n	800290a <control_display+0x36e>
			case 'B':
				GameState = SlotIdle;
 8002870:	4b28      	ldr	r3, [pc, #160]	@ (8002914 <control_display+0x378>)
 8002872:	2203      	movs	r2, #3
 8002874:	701a      	strb	r2, [r3, #0]
				memset(enter_win_percent, 0, sizeof(enter_win_percent));
 8002876:	f107 031c 	add.w	r3, r7, #28
 800287a:	2204      	movs	r2, #4
 800287c:	2100      	movs	r1, #0
 800287e:	4618      	mov	r0, r3
 8002880:	f006 ff53 	bl	800972a <memset>
				enter_win_percent_index = 0;
 8002884:	2300      	movs	r3, #0
 8002886:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

				osThreadSetPriority(main_displayHandle, osPriorityNormal);
 800288a:	4b27      	ldr	r3, [pc, #156]	@ (8002928 <control_display+0x38c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2118      	movs	r1, #24
 8002890:	4618      	mov	r0, r3
 8002892:	f004 f847 	bl	8006924 <osThreadSetPriority>
				osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 8002896:	4b25      	ldr	r3, [pc, #148]	@ (800292c <control_display+0x390>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2108      	movs	r1, #8
 800289c:	4618      	mov	r0, r3
 800289e:	f004 f841 	bl	8006924 <osThreadSetPriority>
				break;
 80028a2:	e032      	b.n	800290a <control_display+0x36e>
			default:
				enter_win_percent[enter_win_percent_index] = pressed_key;
 80028a4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80028a8:	3338      	adds	r3, #56	@ 0x38
 80028aa:	443b      	add	r3, r7
 80028ac:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80028b0:	f803 2c1c 	strb.w	r2, [r3, #-28]

				LCD_SetCursor(9, 2);
 80028b4:	2102      	movs	r1, #2
 80028b6:	2009      	movs	r0, #9
 80028b8:	f7fd ff9a 	bl	80007f0 <LCD_SetCursor>
				LCD_PrintString(enter_win_percent);
 80028bc:	f107 031c 	add.w	r3, r7, #28
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7fd ff6d 	bl	80007a0 <LCD_PrintString>
				if (enter_win_percent_index >= 2) {
 80028c6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d913      	bls.n	80028f6 <control_display+0x35a>
					enter_win_percent_index = 0;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
					temp_win_rate = custom_parse_win_rate(enter_win_percent);
 80028d4:	f107 031c 	add.w	r3, r7, #28
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 f859 	bl	8002990 <custom_parse_win_rate>
 80028de:	4603      	mov	r3, r0
 80028e0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
					if (temp_win_rate > 0) {
 80028e4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d009      	beq.n	8002900 <control_display+0x364>
						new_win_rate_percent = temp_win_rate;
 80028ec:	4a10      	ldr	r2, [pc, #64]	@ (8002930 <control_display+0x394>)
 80028ee:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80028f2:	7013      	strb	r3, [r2, #0]
 80028f4:	e004      	b.n	8002900 <control_display+0x364>
					}
				} else {
					enter_win_percent_index++;
 80028f6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80028fa:	3301      	adds	r3, #1
 80028fc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
				}
				osDelay(250);
 8002900:	20fa      	movs	r0, #250	@ 0xfa
 8002902:	f004 f839 	bl	8006978 <osDelay>
				break;
 8002906:	e000      	b.n	800290a <control_display+0x36e>
				break;
 8002908:	bf00      	nop
			}
			break;
 800290a:	e035      	b.n	8002978 <control_display+0x3dc>
 800290c:	0800a8e8 	.word	0x0800a8e8
 8002910:	0800a8f4 	.word	0x0800a8f4
 8002914:	2000809c 	.word	0x2000809c
 8002918:	0800a8fc 	.word	0x0800a8fc
 800291c:	0800a914 	.word	0x0800a914
 8002920:	0800a92c 	.word	0x0800a92c
 8002924:	0800a944 	.word	0x0800a944
 8002928:	200080b0 	.word	0x200080b0
 800292c:	200080b8 	.word	0x200080b8
 8002930:	2000000b 	.word	0x2000000b
 8002934:	2000000a 	.word	0x2000000a

		case SlotIdle:
			LCD_SetCursor(0, 0);
 8002938:	2100      	movs	r1, #0
 800293a:	2000      	movs	r0, #0
 800293c:	f7fd ff58 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("     1) W.I.P       ");
 8002940:	480f      	ldr	r0, [pc, #60]	@ (8002980 <control_display+0x3e4>)
 8002942:	f7fd ff2d 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 1);
 8002946:	2101      	movs	r1, #1
 8002948:	2000      	movs	r0, #0
 800294a:	f7fd ff51 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("     2) Stats       ");
 800294e:	480d      	ldr	r0, [pc, #52]	@ (8002984 <control_display+0x3e8>)
 8002950:	f7fd ff26 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 2);
 8002954:	2102      	movs	r1, #2
 8002956:	2000      	movs	r0, #0
 8002958:	f7fd ff4a 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("     3) Win rate    ");
 800295c:	480a      	ldr	r0, [pc, #40]	@ (8002988 <control_display+0x3ec>)
 800295e:	f7fd ff1f 	bl	80007a0 <LCD_PrintString>
			LCD_SetCursor(0, 3);
 8002962:	2103      	movs	r1, #3
 8002964:	2000      	movs	r0, #0
 8002966:	f7fd ff43 	bl	80007f0 <LCD_SetCursor>
			LCD_PrintString("  Made by Alexander ");
 800296a:	4808      	ldr	r0, [pc, #32]	@ (800298c <control_display+0x3f0>)
 800296c:	f7fd ff18 	bl	80007a0 <LCD_PrintString>
			break;
 8002970:	e002      	b.n	8002978 <control_display+0x3dc>
		default:
			break;
 8002972:	bf00      	nop
 8002974:	e000      	b.n	8002978 <control_display+0x3dc>
				break;
 8002976:	bf00      	nop
		}
		osDelay(250);
 8002978:	20fa      	movs	r0, #250	@ 0xfa
 800297a:	f003 fffd 	bl	8006978 <osDelay>
  {
 800297e:	e63a      	b.n	80025f6 <control_display+0x5a>
 8002980:	0800a94c 	.word	0x0800a94c
 8002984:	0800a964 	.word	0x0800a964
 8002988:	0800a97c 	.word	0x0800a97c
 800298c:	0800a994 	.word	0x0800a994

08002990 <custom_parse_win_rate>:
  /* USER CODE END control_display */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
uint8_t custom_parse_win_rate(const char *win_rate_str) {
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
	int value = 0;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 3; i++) {
 800299c:	2300      	movs	r3, #0
 800299e:	613b      	str	r3, [r7, #16]
 80029a0:	e01b      	b.n	80029da <custom_parse_win_rate+0x4a>
		char c = win_rate_str[i];
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	4413      	add	r3, r2
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	73fb      	strb	r3, [r7, #15]
		if (c < '0' || c > '9') {
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
 80029ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80029b0:	d902      	bls.n	80029b8 <custom_parse_win_rate+0x28>
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	2b39      	cmp	r3, #57	@ 0x39
 80029b6:	d901      	bls.n	80029bc <custom_parse_win_rate+0x2c>
			return 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	e01e      	b.n	80029fa <custom_parse_win_rate+0x6a>
		}
		int digit = c - '0';
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
 80029be:	3b30      	subs	r3, #48	@ 0x30
 80029c0:	60bb      	str	r3, [r7, #8]
		value = (value * 10) + digit;
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4613      	mov	r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	4413      	add	r3, r2
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	461a      	mov	r2, r3
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	4413      	add	r3, r2
 80029d2:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 3; i++) {
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	3301      	adds	r3, #1
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	dde0      	ble.n	80029a2 <custom_parse_win_rate+0x12>
	}
	if (value > 100) {
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	2b64      	cmp	r3, #100	@ 0x64
 80029e4:	dd02      	ble.n	80029ec <custom_parse_win_rate+0x5c>
		value = 100;
 80029e6:	2364      	movs	r3, #100	@ 0x64
 80029e8:	617b      	str	r3, [r7, #20]
 80029ea:	e004      	b.n	80029f6 <custom_parse_win_rate+0x66>
	}
	else if (value == 0) {
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <custom_parse_win_rate+0x66>
		value = 1;
 80029f2:	2301      	movs	r3, #1
 80029f4:	617b      	str	r3, [r7, #20]
	}
	return (value);
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	b2db      	uxtb	r3, r3
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	371c      	adds	r7, #28
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <ui_draw_stats>:
void ui_draw_stats() {
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b08e      	sub	sp, #56	@ 0x38
 8002a0c:	af00      	add	r7, sp, #0
	// display slot_stats and the actual win rate
	char actual_win_rate_str[21];
	char total_games_str[21];
	uint8_t actual_win_rate_percent =
			(uint8_t) (
			((float) slot_stats.session_won_games
 8002a0e:	4b26      	ldr	r3, [pc, #152]	@ (8002aa8 <ui_draw_stats+0xa0>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	ee07 3a90 	vmov	s15, r3
 8002a16:	eef8 6a67 	vcvt.f32.u32	s13, s15
					/ slot_stats.session_total_games) * 100);
 8002a1a:	4b23      	ldr	r3, [pc, #140]	@ (8002aa8 <ui_draw_stats+0xa0>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	ee07 3a90 	vmov	s15, r3
 8002a22:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a2a:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002aac <ui_draw_stats+0xa4>
 8002a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
	uint8_t actual_win_rate_percent =
 8002a32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a36:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a3a:	793b      	ldrb	r3, [r7, #4]
 8002a3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	snprintf(actual_win_rate_str, sizeof(actual_win_rate_str),
 8002a40:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002a44:	f107 0020 	add.w	r0, r7, #32
 8002a48:	4a19      	ldr	r2, [pc, #100]	@ (8002ab0 <ui_draw_stats+0xa8>)
 8002a4a:	2115      	movs	r1, #21
 8002a4c:	f006 fdf4 	bl	8009638 <sniprintf>
			"#  win rate:    %02d #",
			actual_win_rate_percent);
	snprintf(total_games_str, sizeof(total_games_str),
 8002a50:	4b15      	ldr	r3, [pc, #84]	@ (8002aa8 <ui_draw_stats+0xa0>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f107 0008 	add.w	r0, r7, #8
 8002a58:	4a16      	ldr	r2, [pc, #88]	@ (8002ab4 <ui_draw_stats+0xac>)
 8002a5a:	2115      	movs	r1, #21
 8002a5c:	f006 fdec 	bl	8009638 <sniprintf>
			"# total games: %03d #",
			slot_stats.session_total_games);
	LCD_SetCursor(0, 0);
 8002a60:	2100      	movs	r1, #0
 8002a62:	2000      	movs	r0, #0
 8002a64:	f7fd fec4 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#------Stats.------#");
 8002a68:	4813      	ldr	r0, [pc, #76]	@ (8002ab8 <ui_draw_stats+0xb0>)
 8002a6a:	f7fd fe99 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 1);
 8002a6e:	2101      	movs	r1, #1
 8002a70:	2000      	movs	r0, #0
 8002a72:	f7fd febd 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(actual_win_rate_str);
 8002a76:	f107 0320 	add.w	r3, r7, #32
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7fd fe90 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 2);
 8002a80:	2102      	movs	r1, #2
 8002a82:	2000      	movs	r0, #0
 8002a84:	f7fd feb4 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(total_games_str);
 8002a88:	f107 0308 	add.w	r3, r7, #8
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7fd fe87 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 3);
 8002a92:	2103      	movs	r1, #3
 8002a94:	2000      	movs	r0, #0
 8002a96:	f7fd feab 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#--A-OK------------#");
 8002a9a:	4808      	ldr	r0, [pc, #32]	@ (8002abc <ui_draw_stats+0xb4>)
 8002a9c:	f7fd fe80 	bl	80007a0 <LCD_PrintString>
}
 8002aa0:	bf00      	nop
 8002aa2:	3738      	adds	r7, #56	@ 0x38
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	200080a4 	.word	0x200080a4
 8002aac:	42c80000 	.word	0x42c80000
 8002ab0:	0800a9ac 	.word	0x0800a9ac
 8002ab4:	0800a9c4 	.word	0x0800a9c4
 8002ab8:	0800a9dc 	.word	0x0800a9dc
 8002abc:	0800a9f4 	.word	0x0800a9f4

08002ac0 <ui_draw_win_rate>:
void ui_draw_win_rate() {
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
	// set the win percentage 1-100
	char win_rate_str[21];
	snprintf(win_rate_str, sizeof(win_rate_str), "#    OLD %03d       #",
 8002ac6:	4b14      	ldr	r3, [pc, #80]	@ (8002b18 <ui_draw_win_rate+0x58>)
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	4638      	mov	r0, r7
 8002acc:	4a13      	ldr	r2, [pc, #76]	@ (8002b1c <ui_draw_win_rate+0x5c>)
 8002ace:	2115      	movs	r1, #21
 8002ad0:	f006 fdb2 	bl	8009638 <sniprintf>
			win_rate_percent);
	LCD_SetCursor(0, 0);
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	f7fd fe8a 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#-----Win Rate-----#");
 8002adc:	4810      	ldr	r0, [pc, #64]	@ (8002b20 <ui_draw_win_rate+0x60>)
 8002ade:	f7fd fe5f 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 1);
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	2000      	movs	r0, #0
 8002ae6:	f7fd fe83 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString(win_rate_str);
 8002aea:	463b      	mov	r3, r7
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd fe57 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 2);
 8002af2:	2102      	movs	r1, #2
 8002af4:	2000      	movs	r0, #0
 8002af6:	f7fd fe7b 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#    NEW           #");
 8002afa:	480a      	ldr	r0, [pc, #40]	@ (8002b24 <ui_draw_win_rate+0x64>)
 8002afc:	f7fd fe50 	bl	80007a0 <LCD_PrintString>
	LCD_SetCursor(0, 3);
 8002b00:	2103      	movs	r1, #3
 8002b02:	2000      	movs	r0, #0
 8002b04:	f7fd fe74 	bl	80007f0 <LCD_SetCursor>
	LCD_PrintString("#--A-OK------B-NO--#");
 8002b08:	4807      	ldr	r0, [pc, #28]	@ (8002b28 <ui_draw_win_rate+0x68>)
 8002b0a:	f7fd fe49 	bl	80007a0 <LCD_PrintString>
}
 8002b0e:	bf00      	nop
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	2000000a 	.word	0x2000000a
 8002b1c:	0800aa0c 	.word	0x0800aa0c
 8002b20:	0800aa24 	.word	0x0800aa24
 8002b24:	0800aa3c 	.word	0x0800aa3c
 8002b28:	0800aa54 	.word	0x0800aa54

08002b2c <write_stop_buttons>:
void write_stop_buttons(GPIO_PinState state) {
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(stop_led_0_GPIO_Port, stop_led_0_Pin, state);
 8002b36:	79fb      	ldrb	r3, [r7, #7]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	480c      	ldr	r0, [pc, #48]	@ (8002b70 <write_stop_buttons+0x44>)
 8002b3e:	f001 f969 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_1_GPIO_Port, stop_led_1_Pin, state);
 8002b42:	79fb      	ldrb	r3, [r7, #7]
 8002b44:	461a      	mov	r2, r3
 8002b46:	2104      	movs	r1, #4
 8002b48:	4809      	ldr	r0, [pc, #36]	@ (8002b70 <write_stop_buttons+0x44>)
 8002b4a:	f001 f963 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin, state);
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	461a      	mov	r2, r3
 8002b52:	2110      	movs	r1, #16
 8002b54:	4806      	ldr	r0, [pc, #24]	@ (8002b70 <write_stop_buttons+0x44>)
 8002b56:	f001 f95d 	bl	8003e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_3_GPIO_Port, stop_led_3_Pin, state);
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	2140      	movs	r1, #64	@ 0x40
 8002b60:	4803      	ldr	r0, [pc, #12]	@ (8002b70 <write_stop_buttons+0x44>)
 8002b62:	f001 f957 	bl	8003e14 <HAL_GPIO_WritePin>
}
 8002b66:	bf00      	nop
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	40020000 	.word	0x40020000

08002b74 <stagger_stop_buttons>:
void stagger_stop_buttons(uint16_t time) {
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(stop_led_0_GPIO_Port, stop_led_0_Pin);
 8002b7e:	2101      	movs	r1, #1
 8002b80:	4811      	ldr	r0, [pc, #68]	@ (8002bc8 <stagger_stop_buttons+0x54>)
 8002b82:	f001 f960 	bl	8003e46 <HAL_GPIO_TogglePin>
	osDelay(time);
 8002b86:	88fb      	ldrh	r3, [r7, #6]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f003 fef5 	bl	8006978 <osDelay>
	HAL_GPIO_TogglePin(stop_led_1_GPIO_Port, stop_led_1_Pin);
 8002b8e:	2104      	movs	r1, #4
 8002b90:	480d      	ldr	r0, [pc, #52]	@ (8002bc8 <stagger_stop_buttons+0x54>)
 8002b92:	f001 f958 	bl	8003e46 <HAL_GPIO_TogglePin>
	osDelay(time);
 8002b96:	88fb      	ldrh	r3, [r7, #6]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f003 feed 	bl	8006978 <osDelay>
	HAL_GPIO_TogglePin(stop_led_2_GPIO_Port, stop_led_2_Pin);
 8002b9e:	2110      	movs	r1, #16
 8002ba0:	4809      	ldr	r0, [pc, #36]	@ (8002bc8 <stagger_stop_buttons+0x54>)
 8002ba2:	f001 f950 	bl	8003e46 <HAL_GPIO_TogglePin>
	osDelay(time);
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f003 fee5 	bl	8006978 <osDelay>
	HAL_GPIO_TogglePin(stop_led_3_GPIO_Port, stop_led_3_Pin);
 8002bae:	2140      	movs	r1, #64	@ 0x40
 8002bb0:	4805      	ldr	r0, [pc, #20]	@ (8002bc8 <stagger_stop_buttons+0x54>)
 8002bb2:	f001 f948 	bl	8003e46 <HAL_GPIO_TogglePin>
	osDelay(time);
 8002bb6:	88fb      	ldrh	r3, [r7, #6]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f003 fedd 	bl	8006978 <osDelay>

}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40020000 	.word	0x40020000

08002bcc <initialise_main_display>:

void initialise_main_display() {
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
	RA8876_PLL_init();
 8002bd2:	f7fe f9e9 	bl	8000fa8 <RA8876_PLL_init>
	uint8_t config_register = RA8876_read_register(0x01);
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	f7fe fa2e 	bl	8001038 <RA8876_read_register>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	71fb      	strb	r3, [r7, #7]
	if ((config_register & 0x80) != 0x80) {
		//PLL init error

	}

	RA8876_SDRAM_init();
 8002be0:	f7fe f898 	bl	8000d14 <RA8876_SDRAM_init>
	osDelay(5);
 8002be4:	2005      	movs	r0, #5
 8002be6:	f003 fec7 	bl	8006978 <osDelay>

	// Wait for SDRAM to finish check bit 6 of Register 0xE4
	while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 8002bea:	e002      	b.n	8002bf2 <initialise_main_display+0x26>
		osDelay(50);
 8002bec:	2032      	movs	r0, #50	@ 0x32
 8002bee:	f003 fec3 	bl	8006978 <osDelay>
	while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 8002bf2:	20e4      	movs	r0, #228	@ 0xe4
 8002bf4:	f7fe fa20 	bl	8001038 <RA8876_read_register>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d1f4      	bne.n	8002bec <initialise_main_display+0x20>
	}

	RA8876_display_init();
 8002c02:	f7fe f8bd 	bl	8000d80 <RA8876_display_init>

	// turn display on test mode
	// RA8876_color_bar_test_on();
	HAL_GPIO_WritePin(display_backlight_GPIO_Port,
 8002c06:	2201      	movs	r2, #1
 8002c08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c0c:	4809      	ldr	r0, [pc, #36]	@ (8002c34 <initialise_main_display+0x68>)
 8002c0e:	f001 f901 	bl	8003e14 <HAL_GPIO_WritePin>
	display_backlight_Pin, GPIO_PIN_SET);

	RA8876_display_on();
 8002c12:	f7fe fa75 	bl	8001100 <RA8876_display_on>
	HAL_Delay(20);
 8002c16:	2014      	movs	r0, #20
 8002c18:	f000 fe5a 	bl	80038d0 <HAL_Delay>

	RA8876_clear_screen();
 8002c1c:	f7fe fad8 	bl	80011d0 <RA8876_clear_screen>
	osDelay(20);
 8002c20:	2014      	movs	r0, #20
 8002c22:	f003 fea9 	bl	8006978 <osDelay>

	RA8876_fill_bottom_gradient();
 8002c26:	f7ff f9cb 	bl	8001fc0 <RA8876_fill_bottom_gradient>
	//RA8876_draw_tree(512, 300, 100);
}
 8002c2a:	bf00      	nop
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40020400 	.word	0x40020400

08002c38 <slot_rand>:
uint32_t slot_rand(void) {
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
	prng_state = (1664525 * prng_state) + 1013904223;
 8002c3c:	4b07      	ldr	r3, [pc, #28]	@ (8002c5c <slot_rand+0x24>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a07      	ldr	r2, [pc, #28]	@ (8002c60 <slot_rand+0x28>)
 8002c42:	fb03 f202 	mul.w	r2, r3, r2
 8002c46:	4b07      	ldr	r3, [pc, #28]	@ (8002c64 <slot_rand+0x2c>)
 8002c48:	4413      	add	r3, r2
 8002c4a:	4a04      	ldr	r2, [pc, #16]	@ (8002c5c <slot_rand+0x24>)
 8002c4c:	6013      	str	r3, [r2, #0]
	return prng_state;
 8002c4e:	4b03      	ldr	r3, [pc, #12]	@ (8002c5c <slot_rand+0x24>)
 8002c50:	681b      	ldr	r3, [r3, #0]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	200080a0 	.word	0x200080a0
 8002c60:	0019660d 	.word	0x0019660d
 8002c64:	3c6ef35f 	.word	0x3c6ef35f

08002c68 <get_random_number>:
		prng_state = 1;
	else
		prng_state = seed;
}

uint32_t get_random_number(uint32_t min_value, uint32_t max_value) {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
	// inclusive of max_value
	uint32_t range = max_value - min_value + 1;
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	3301      	adds	r3, #1
 8002c7a:	60fb      	str	r3, [r7, #12]
	return (slot_rand() % range) + min_value;
 8002c7c:	f7ff ffdc 	bl	8002c38 <slot_rand>
 8002c80:	4603      	mov	r3, r0
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	fbb3 f2f2 	udiv	r2, r3, r2
 8002c88:	68f9      	ldr	r1, [r7, #12]
 8002c8a:	fb01 f202 	mul.w	r2, r1, r2
 8002c8e:	1a9a      	subs	r2, r3, r2
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4413      	add	r3, r2
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PC10   ------> I2S3_CK
*/
void MX_GPIO_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b08c      	sub	sp, #48	@ 0x30
 8002ca0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca2:	f107 031c 	add.w	r3, r7, #28
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	605a      	str	r2, [r3, #4]
 8002cac:	609a      	str	r2, [r3, #8]
 8002cae:	60da      	str	r2, [r3, #12]
 8002cb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61bb      	str	r3, [r7, #24]
 8002cb6:	4bac      	ldr	r3, [pc, #688]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cba:	4aab      	ldr	r2, [pc, #684]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002cbc:	f043 0310 	orr.w	r3, r3, #16
 8002cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cc2:	4ba9      	ldr	r3, [pc, #676]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc6:	f003 0310 	and.w	r3, r3, #16
 8002cca:	61bb      	str	r3, [r7, #24]
 8002ccc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	4ba5      	ldr	r3, [pc, #660]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	4aa4      	ldr	r2, [pc, #656]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002cd8:	f043 0304 	orr.w	r3, r3, #4
 8002cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cde:	4ba2      	ldr	r3, [pc, #648]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	f003 0304 	and.w	r3, r3, #4
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	613b      	str	r3, [r7, #16]
 8002cee:	4b9e      	ldr	r3, [pc, #632]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf2:	4a9d      	ldr	r2, [pc, #628]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002cf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cfa:	4b9b      	ldr	r3, [pc, #620]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d02:	613b      	str	r3, [r7, #16]
 8002d04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	4b97      	ldr	r3, [pc, #604]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0e:	4a96      	ldr	r2, [pc, #600]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d16:	4b94      	ldr	r3, [pc, #592]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	60fb      	str	r3, [r7, #12]
 8002d20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60bb      	str	r3, [r7, #8]
 8002d26:	4b90      	ldr	r3, [pc, #576]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	4a8f      	ldr	r2, [pc, #572]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d2c:	f043 0302 	orr.w	r3, r3, #2
 8002d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d32:	4b8d      	ldr	r3, [pc, #564]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	60bb      	str	r3, [r7, #8]
 8002d3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	607b      	str	r3, [r7, #4]
 8002d42:	4b89      	ldr	r3, [pc, #548]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	4a88      	ldr	r2, [pc, #544]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d48:	f043 0308 	orr.w	r3, r3, #8
 8002d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4e:	4b86      	ldr	r3, [pc, #536]	@ (8002f68 <MX_GPIO_Init+0x2cc>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	607b      	str	r3, [r7, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2140      	movs	r1, #64	@ 0x40
 8002d5e:	4883      	ldr	r0, [pc, #524]	@ (8002f6c <MX_GPIO_Init+0x2d0>)
 8002d60:	f001 f858 	bl	8003e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002d64:	2201      	movs	r2, #1
 8002d66:	2101      	movs	r1, #1
 8002d68:	4881      	ldr	r0, [pc, #516]	@ (8002f70 <MX_GPIO_Init+0x2d4>)
 8002d6a:	f001 f853 	bl	8003e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, stop_led_0_Pin|stop_led_1_Pin|stop_led_2_Pin|stop_led_3_Pin
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f248 0155 	movw	r1, #32853	@ 0x8055
 8002d74:	487f      	ldr	r0, [pc, #508]	@ (8002f74 <MX_GPIO_Init+0x2d8>)
 8002d76:	f001 f84d 	bl	8003e14 <HAL_GPIO_WritePin>
                          |display_reset_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, keyboard_col_0_Pin|keyboard_col_3_Pin|keyboard_col_2_Pin|keyboard_col_1_Pin
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f24e 1110 	movw	r1, #57616	@ 0xe110
 8002d80:	487d      	ldr	r0, [pc, #500]	@ (8002f78 <MX_GPIO_Init+0x2dc>)
 8002d82:	f001 f847 	bl	8003e14 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_backlight_GPIO_Port, display_backlight_Pin, GPIO_PIN_RESET);
 8002d86:	2200      	movs	r2, #0
 8002d88:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d8c:	487b      	ldr	r0, [pc, #492]	@ (8002f7c <MX_GPIO_Init+0x2e0>)
 8002d8e:	f001 f841 	bl	8003e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : display_CS_Pin */
  GPIO_InitStruct.Pin = display_CS_Pin;
 8002d92:	2340      	movs	r3, #64	@ 0x40
 8002d94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d96:	2301      	movs	r3, #1
 8002d98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_CS_GPIO_Port, &GPIO_InitStruct);
 8002da2:	f107 031c 	add.w	r3, r7, #28
 8002da6:	4619      	mov	r1, r3
 8002da8:	4870      	ldr	r0, [pc, #448]	@ (8002f6c <MX_GPIO_Init+0x2d0>)
 8002daa:	f000 fe97 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002dae:	2301      	movs	r3, #1
 8002db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002db2:	2301      	movs	r3, #1
 8002db4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db6:	2300      	movs	r3, #0
 8002db8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002dbe:	f107 031c 	add.w	r3, r7, #28
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	486a      	ldr	r0, [pc, #424]	@ (8002f70 <MX_GPIO_Init+0x2d4>)
 8002dc6:	f000 fe89 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002dca:	2308      	movs	r3, #8
 8002dcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dce:	2302      	movs	r3, #2
 8002dd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002dda:	2305      	movs	r3, #5
 8002ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002dde:	f107 031c 	add.w	r3, r7, #28
 8002de2:	4619      	mov	r1, r3
 8002de4:	4862      	ldr	r0, [pc, #392]	@ (8002f70 <MX_GPIO_Init+0x2d4>)
 8002de6:	f000 fe79 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : stop_led_0_Pin stop_led_1_Pin stop_led_2_Pin stop_led_3_Pin */
  GPIO_InitStruct.Pin = stop_led_0_Pin|stop_led_1_Pin|stop_led_2_Pin|stop_led_3_Pin;
 8002dea:	2355      	movs	r3, #85	@ 0x55
 8002dec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dee:	2301      	movs	r3, #1
 8002df0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df6:	2300      	movs	r3, #0
 8002df8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfa:	f107 031c 	add.w	r3, r7, #28
 8002dfe:	4619      	mov	r1, r3
 8002e00:	485c      	ldr	r0, [pc, #368]	@ (8002f74 <MX_GPIO_Init+0x2d8>)
 8002e02:	f000 fe6b 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : stop_btn_0_Pin stop_btn_1_Pin stop_btn_2_Pin stop_btn_3_Pin */
  GPIO_InitStruct.Pin = stop_btn_0_Pin|stop_btn_1_Pin|stop_btn_2_Pin|stop_btn_3_Pin;
 8002e06:	23aa      	movs	r3, #170	@ 0xaa
 8002e08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e12:	f107 031c 	add.w	r3, r7, #28
 8002e16:	4619      	mov	r1, r3
 8002e18:	4856      	ldr	r0, [pc, #344]	@ (8002f74 <MX_GPIO_Init+0x2d8>)
 8002e1a:	f000 fe5f 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8002e1e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002e22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e24:	2302      	movs	r3, #2
 8002e26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e30:	2305      	movs	r3, #5
 8002e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e34:	f107 031c 	add.w	r3, r7, #28
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4850      	ldr	r0, [pc, #320]	@ (8002f7c <MX_GPIO_Init+0x2e0>)
 8002e3c:	f000 fe4e 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : keyboard_col_0_Pin keyboard_col_3_Pin keyboard_col_2_Pin keyboard_col_1_Pin */
  GPIO_InitStruct.Pin = keyboard_col_0_Pin|keyboard_col_3_Pin|keyboard_col_2_Pin|keyboard_col_1_Pin;
 8002e40:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8002e44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002e46:	2311      	movs	r3, #17
 8002e48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e52:	f107 031c 	add.w	r3, r7, #28
 8002e56:	4619      	mov	r1, r3
 8002e58:	4847      	ldr	r0, [pc, #284]	@ (8002f78 <MX_GPIO_Init+0x2dc>)
 8002e5a:	f000 fe3f 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : keyboard_row_3_Pin keyboard_row_2_Pin keyboard_row_1_Pin keyboard_row_0_Pin */
  GPIO_InitStruct.Pin = keyboard_row_3_Pin|keyboard_row_2_Pin|keyboard_row_1_Pin|keyboard_row_0_Pin;
 8002e5e:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8002e62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e64:	2300      	movs	r3, #0
 8002e66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e6c:	f107 031c 	add.w	r3, r7, #28
 8002e70:	4619      	mov	r1, r3
 8002e72:	4841      	ldr	r0, [pc, #260]	@ (8002f78 <MX_GPIO_Init+0x2dc>)
 8002e74:	f000 fe32 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002e78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e82:	2300      	movs	r3, #0
 8002e84:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002e86:	f107 031c 	add.w	r3, r7, #28
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4839      	ldr	r0, [pc, #228]	@ (8002f74 <MX_GPIO_Init+0x2d8>)
 8002e8e:	f000 fe25 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin;
 8002e92:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002ea4:	230a      	movs	r3, #10
 8002ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea8:	f107 031c 	add.w	r3, r7, #28
 8002eac:	4619      	mov	r1, r3
 8002eae:	4831      	ldr	r0, [pc, #196]	@ (8002f74 <MX_GPIO_Init+0x2d8>)
 8002eb0:	f000 fe14 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pin : display_reset_Pin */
  GPIO_InitStruct.Pin = display_reset_Pin;
 8002eb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002eb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002eba:	2311      	movs	r3, #17
 8002ebc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_reset_GPIO_Port, &GPIO_InitStruct);
 8002ec6:	f107 031c 	add.w	r3, r7, #28
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4829      	ldr	r0, [pc, #164]	@ (8002f74 <MX_GPIO_Init+0x2d8>)
 8002ece:	f000 fe05 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_SCK_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin;
 8002ed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ed6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002edc:	2300      	movs	r3, #0
 8002ede:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ee4:	2306      	movs	r3, #6
 8002ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_GPIO_Port, &GPIO_InitStruct);
 8002ee8:	f107 031c 	add.w	r3, r7, #28
 8002eec:	4619      	mov	r1, r3
 8002eee:	4820      	ldr	r0, [pc, #128]	@ (8002f70 <MX_GPIO_Init+0x2d4>)
 8002ef0:	f000 fdf4 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pins : display_wait_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = display_wait_Pin|OTG_FS_OverCurrent_Pin;
 8002ef4:	2328      	movs	r3, #40	@ 0x28
 8002ef6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efc:	2300      	movs	r3, #0
 8002efe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f00:	f107 031c 	add.w	r3, r7, #28
 8002f04:	4619      	mov	r1, r3
 8002f06:	481c      	ldr	r0, [pc, #112]	@ (8002f78 <MX_GPIO_Init+0x2dc>)
 8002f08:	f000 fde8 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8002f0c:	2310      	movs	r3, #16
 8002f0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f10:	2301      	movs	r3, #1
 8002f12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8002f1c:	f107 031c 	add.w	r3, r7, #28
 8002f20:	4619      	mov	r1, r3
 8002f22:	4815      	ldr	r0, [pc, #84]	@ (8002f78 <MX_GPIO_Init+0x2dc>)
 8002f24:	f000 fdda 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pin : display_backlight_Pin */
  GPIO_InitStruct.Pin = display_backlight_Pin;
 8002f28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f36:	2300      	movs	r3, #0
 8002f38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_backlight_GPIO_Port, &GPIO_InitStruct);
 8002f3a:	f107 031c 	add.w	r3, r7, #28
 8002f3e:	4619      	mov	r1, r3
 8002f40:	480e      	ldr	r0, [pc, #56]	@ (8002f7c <MX_GPIO_Init+0x2e0>)
 8002f42:	f000 fdcb 	bl	8003adc <HAL_GPIO_Init>

  /*Configure GPIO pin : display_interrupt_Pin */
  GPIO_InitStruct.Pin = display_interrupt_Pin;
 8002f46:	2301      	movs	r3, #1
 8002f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(display_interrupt_GPIO_Port, &GPIO_InitStruct);
 8002f52:	f107 031c 	add.w	r3, r7, #28
 8002f56:	4619      	mov	r1, r3
 8002f58:	4804      	ldr	r0, [pc, #16]	@ (8002f6c <MX_GPIO_Init+0x2d0>)
 8002f5a:	f000 fdbf 	bl	8003adc <HAL_GPIO_Init>

}
 8002f5e:	bf00      	nop
 8002f60:	3730      	adds	r7, #48	@ 0x30
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40020800 	.word	0x40020800
 8002f74:	40020000 	.word	0x40020000
 8002f78:	40020c00 	.word	0x40020c00
 8002f7c:	40020400 	.word	0x40020400

08002f80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f84:	4b12      	ldr	r3, [pc, #72]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002f86:	4a13      	ldr	r2, [pc, #76]	@ (8002fd4 <MX_I2C1_Init+0x54>)
 8002f88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002f8a:	4b11      	ldr	r3, [pc, #68]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002f8c:	4a12      	ldr	r2, [pc, #72]	@ (8002fd8 <MX_I2C1_Init+0x58>)
 8002f8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f90:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002f96:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002f9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fa2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002faa:	4b09      	ldr	r3, [pc, #36]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fb0:	4b07      	ldr	r3, [pc, #28]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fb6:	4b06      	ldr	r3, [pc, #24]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002fbc:	4804      	ldr	r0, [pc, #16]	@ (8002fd0 <MX_I2C1_Init+0x50>)
 8002fbe:	f000 ff5d 	bl	8003e7c <HAL_I2C_Init>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002fc8:	f000 f8e4 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002fcc:	bf00      	nop
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	200080bc 	.word	0x200080bc
 8002fd4:	40005400 	.word	0x40005400
 8002fd8:	000186a0 	.word	0x000186a0

08002fdc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	@ 0x28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe4:	f107 0314 	add.w	r3, r7, #20
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a19      	ldr	r2, [pc, #100]	@ (8003060 <HAL_I2C_MspInit+0x84>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d12b      	bne.n	8003056 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	4b18      	ldr	r3, [pc, #96]	@ (8003064 <HAL_I2C_MspInit+0x88>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003006:	4a17      	ldr	r2, [pc, #92]	@ (8003064 <HAL_I2C_MspInit+0x88>)
 8003008:	f043 0302 	orr.w	r3, r3, #2
 800300c:	6313      	str	r3, [r2, #48]	@ 0x30
 800300e:	4b15      	ldr	r3, [pc, #84]	@ (8003064 <HAL_I2C_MspInit+0x88>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800301a:	23c0      	movs	r3, #192	@ 0xc0
 800301c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800301e:	2312      	movs	r3, #18
 8003020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	2300      	movs	r3, #0
 8003024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003026:	2303      	movs	r3, #3
 8003028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800302a:	2304      	movs	r3, #4
 800302c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800302e:	f107 0314 	add.w	r3, r7, #20
 8003032:	4619      	mov	r1, r3
 8003034:	480c      	ldr	r0, [pc, #48]	@ (8003068 <HAL_I2C_MspInit+0x8c>)
 8003036:	f000 fd51 	bl	8003adc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800303a:	2300      	movs	r3, #0
 800303c:	60fb      	str	r3, [r7, #12]
 800303e:	4b09      	ldr	r3, [pc, #36]	@ (8003064 <HAL_I2C_MspInit+0x88>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003042:	4a08      	ldr	r2, [pc, #32]	@ (8003064 <HAL_I2C_MspInit+0x88>)
 8003044:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003048:	6413      	str	r3, [r2, #64]	@ 0x40
 800304a:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <HAL_I2C_MspInit+0x88>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003052:	60fb      	str	r3, [r7, #12]
 8003054:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003056:	bf00      	nop
 8003058:	3728      	adds	r7, #40	@ 0x28
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	40005400 	.word	0x40005400
 8003064:	40023800 	.word	0x40023800
 8003068:	40020400 	.word	0x40020400

0800306c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003070:	f000 fbec 	bl	800384c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003074:	f000 f812 	bl	800309c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003078:	f7ff fe10 	bl	8002c9c <MX_GPIO_Init>
  MX_SPI2_Init();
 800307c:	f000 f890 	bl	80031a0 <MX_SPI2_Init>
  MX_SPI5_Init();
 8003080:	f000 f8c4 	bl	800320c <MX_SPI5_Init>
  MX_I2C1_Init();
 8003084:	f7ff ff7c 	bl	8002f80 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8003088:	f000 fb44 	bl	8003714 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800308c:	f003 fb6e 	bl	800676c <osKernelInitialize>
  MX_FREERTOS_Init();
 8003090:	f7ff f856 	bl	8002140 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003094:	f003 fb8e 	bl	80067b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <main+0x2c>

0800309c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b094      	sub	sp, #80	@ 0x50
 80030a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030a2:	f107 0320 	add.w	r3, r7, #32
 80030a6:	2230      	movs	r2, #48	@ 0x30
 80030a8:	2100      	movs	r1, #0
 80030aa:	4618      	mov	r0, r3
 80030ac:	f006 fb3d 	bl	800972a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030b0:	f107 030c 	add.w	r3, r7, #12
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	605a      	str	r2, [r3, #4]
 80030ba:	609a      	str	r2, [r3, #8]
 80030bc:	60da      	str	r2, [r3, #12]
 80030be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80030c0:	2300      	movs	r3, #0
 80030c2:	60bb      	str	r3, [r7, #8]
 80030c4:	4b28      	ldr	r3, [pc, #160]	@ (8003168 <SystemClock_Config+0xcc>)
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	4a27      	ldr	r2, [pc, #156]	@ (8003168 <SystemClock_Config+0xcc>)
 80030ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80030d0:	4b25      	ldr	r3, [pc, #148]	@ (8003168 <SystemClock_Config+0xcc>)
 80030d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80030dc:	2300      	movs	r3, #0
 80030de:	607b      	str	r3, [r7, #4]
 80030e0:	4b22      	ldr	r3, [pc, #136]	@ (800316c <SystemClock_Config+0xd0>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a21      	ldr	r2, [pc, #132]	@ (800316c <SystemClock_Config+0xd0>)
 80030e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030ea:	6013      	str	r3, [r2, #0]
 80030ec:	4b1f      	ldr	r3, [pc, #124]	@ (800316c <SystemClock_Config+0xd0>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80030f4:	607b      	str	r3, [r7, #4]
 80030f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80030f8:	2302      	movs	r3, #2
 80030fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80030fc:	2301      	movs	r3, #1
 80030fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003100:	2310      	movs	r3, #16
 8003102:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003104:	2302      	movs	r3, #2
 8003106:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003108:	2300      	movs	r3, #0
 800310a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800310c:	2308      	movs	r3, #8
 800310e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003110:	2364      	movs	r3, #100	@ 0x64
 8003112:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003114:	2302      	movs	r3, #2
 8003116:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8003118:	2308      	movs	r3, #8
 800311a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800311c:	f107 0320 	add.w	r3, r7, #32
 8003120:	4618      	mov	r0, r3
 8003122:	f001 fb49 	bl	80047b8 <HAL_RCC_OscConfig>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800312c:	f000 f832 	bl	8003194 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003130:	230f      	movs	r3, #15
 8003132:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003134:	2302      	movs	r3, #2
 8003136:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003138:	2300      	movs	r3, #0
 800313a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800313c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003140:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003146:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003148:	f107 030c 	add.w	r3, r7, #12
 800314c:	2103      	movs	r1, #3
 800314e:	4618      	mov	r0, r3
 8003150:	f001 fdaa 	bl	8004ca8 <HAL_RCC_ClockConfig>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800315a:	f000 f81b 	bl	8003194 <Error_Handler>
  }
}
 800315e:	bf00      	nop
 8003160:	3750      	adds	r7, #80	@ 0x50
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40023800 	.word	0x40023800
 800316c:	40007000 	.word	0x40007000

08003170 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a04      	ldr	r2, [pc, #16]	@ (8003190 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d101      	bne.n	8003186 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8003182:	f000 fb85 	bl	8003890 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40010000 	.word	0x40010000

08003194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003198:	b672      	cpsid	i
}
 800319a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800319c:	bf00      	nop
 800319e:	e7fd      	b.n	800319c <Error_Handler+0x8>

080031a0 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80031a4:	4b17      	ldr	r3, [pc, #92]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031a6:	4a18      	ldr	r2, [pc, #96]	@ (8003208 <MX_SPI2_Init+0x68>)
 80031a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80031aa:	4b16      	ldr	r3, [pc, #88]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80031b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80031b2:	4b14      	ldr	r3, [pc, #80]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80031b8:	4b12      	ldr	r3, [pc, #72]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80031be:	4b11      	ldr	r3, [pc, #68]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031c0:	2202      	movs	r2, #2
 80031c2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80031c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031c6:	2201      	movs	r2, #1
 80031c8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80031ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031d0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80031d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031d4:	2210      	movs	r2, #16
 80031d6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031da:	2200      	movs	r2, #0
 80031dc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80031de:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031e4:	4b07      	ldr	r3, [pc, #28]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80031ea:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031ec:	220a      	movs	r2, #10
 80031ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80031f0:	4804      	ldr	r0, [pc, #16]	@ (8003204 <MX_SPI2_Init+0x64>)
 80031f2:	f001 ffab 	bl	800514c <HAL_SPI_Init>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80031fc:	f7ff ffca 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20008110 	.word	0x20008110
 8003208:	40003800 	.word	0x40003800

0800320c <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8003210:	4b17      	ldr	r3, [pc, #92]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003212:	4a18      	ldr	r2, [pc, #96]	@ (8003274 <MX_SPI5_Init+0x68>)
 8003214:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003216:	4b16      	ldr	r3, [pc, #88]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003218:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800321c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800321e:	4b14      	ldr	r3, [pc, #80]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003220:	2200      	movs	r2, #0
 8003222:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003224:	4b12      	ldr	r3, [pc, #72]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003226:	2200      	movs	r2, #0
 8003228:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800322a:	4b11      	ldr	r3, [pc, #68]	@ (8003270 <MX_SPI5_Init+0x64>)
 800322c:	2202      	movs	r2, #2
 800322e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003230:	4b0f      	ldr	r3, [pc, #60]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003232:	2201      	movs	r2, #1
 8003234:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8003236:	4b0e      	ldr	r3, [pc, #56]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003238:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800323c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800323e:	4b0c      	ldr	r3, [pc, #48]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003240:	2218      	movs	r2, #24
 8003242:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003244:	4b0a      	ldr	r3, [pc, #40]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003246:	2200      	movs	r2, #0
 8003248:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800324a:	4b09      	ldr	r3, [pc, #36]	@ (8003270 <MX_SPI5_Init+0x64>)
 800324c:	2200      	movs	r2, #0
 800324e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003250:	4b07      	ldr	r3, [pc, #28]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003252:	2200      	movs	r2, #0
 8003254:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8003256:	4b06      	ldr	r3, [pc, #24]	@ (8003270 <MX_SPI5_Init+0x64>)
 8003258:	220a      	movs	r2, #10
 800325a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800325c:	4804      	ldr	r0, [pc, #16]	@ (8003270 <MX_SPI5_Init+0x64>)
 800325e:	f001 ff75 	bl	800514c <HAL_SPI_Init>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8003268:	f7ff ff94 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800326c:	bf00      	nop
 800326e:	bd80      	pop	{r7, pc}
 8003270:	20008168 	.word	0x20008168
 8003274:	40015000 	.word	0x40015000

08003278 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b08c      	sub	sp, #48	@ 0x30
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003280:	f107 031c 	add.w	r3, r7, #28
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	60da      	str	r2, [r3, #12]
 800328e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a4a      	ldr	r2, [pc, #296]	@ (80033c0 <HAL_SPI_MspInit+0x148>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d14b      	bne.n	8003332 <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800329a:	2300      	movs	r3, #0
 800329c:	61bb      	str	r3, [r7, #24]
 800329e:	4b49      	ldr	r3, [pc, #292]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a2:	4a48      	ldr	r2, [pc, #288]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80032aa:	4b46      	ldr	r3, [pc, #280]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032b2:	61bb      	str	r3, [r7, #24]
 80032b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032b6:	2300      	movs	r3, #0
 80032b8:	617b      	str	r3, [r7, #20]
 80032ba:	4b42      	ldr	r3, [pc, #264]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032be:	4a41      	ldr	r2, [pc, #260]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032c0:	f043 0304 	orr.w	r3, r3, #4
 80032c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032c6:	4b3f      	ldr	r3, [pc, #252]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ca:	f003 0304 	and.w	r3, r3, #4
 80032ce:	617b      	str	r3, [r7, #20]
 80032d0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	613b      	str	r3, [r7, #16]
 80032d6:	4b3b      	ldr	r3, [pc, #236]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	4a3a      	ldr	r2, [pc, #232]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032dc:	f043 0302 	orr.w	r3, r3, #2
 80032e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032e2:	4b38      	ldr	r3, [pc, #224]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	613b      	str	r3, [r7, #16]
 80032ec:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80032ee:	2304      	movs	r3, #4
 80032f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f2:	2302      	movs	r3, #2
 80032f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f6:	2300      	movs	r3, #0
 80032f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fa:	2303      	movs	r3, #3
 80032fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80032fe:	2305      	movs	r3, #5
 8003300:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003302:	f107 031c 	add.w	r3, r7, #28
 8003306:	4619      	mov	r1, r3
 8003308:	482f      	ldr	r0, [pc, #188]	@ (80033c8 <HAL_SPI_MspInit+0x150>)
 800330a:	f000 fbe7 	bl	8003adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800330e:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8003312:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003314:	2302      	movs	r3, #2
 8003316:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003318:	2300      	movs	r3, #0
 800331a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800331c:	2303      	movs	r3, #3
 800331e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003320:	2305      	movs	r3, #5
 8003322:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003324:	f107 031c 	add.w	r3, r7, #28
 8003328:	4619      	mov	r1, r3
 800332a:	4828      	ldr	r0, [pc, #160]	@ (80033cc <HAL_SPI_MspInit+0x154>)
 800332c:	f000 fbd6 	bl	8003adc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003330:	e042      	b.n	80033b8 <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI5)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a26      	ldr	r2, [pc, #152]	@ (80033d0 <HAL_SPI_MspInit+0x158>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d13d      	bne.n	80033b8 <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]
 8003340:	4b20      	ldr	r3, [pc, #128]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 8003342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003344:	4a1f      	ldr	r2, [pc, #124]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 8003346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800334a:	6453      	str	r3, [r2, #68]	@ 0x44
 800334c:	4b1d      	ldr	r3, [pc, #116]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 800334e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003350:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003354:	60fb      	str	r3, [r7, #12]
 8003356:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003358:	2300      	movs	r3, #0
 800335a:	60bb      	str	r3, [r7, #8]
 800335c:	4b19      	ldr	r3, [pc, #100]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 800335e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003360:	4a18      	ldr	r2, [pc, #96]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 8003362:	f043 0310 	orr.w	r3, r3, #16
 8003366:	6313      	str	r3, [r2, #48]	@ 0x30
 8003368:	4b16      	ldr	r3, [pc, #88]	@ (80033c4 <HAL_SPI_MspInit+0x14c>)
 800336a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336c:	f003 0310 	and.w	r3, r3, #16
 8003370:	60bb      	str	r3, [r7, #8]
 8003372:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003374:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800337a:	2302      	movs	r3, #2
 800337c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337e:	2300      	movs	r3, #0
 8003380:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003382:	2303      	movs	r3, #3
 8003384:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8003386:	2306      	movs	r3, #6
 8003388:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800338a:	f107 031c 	add.w	r3, r7, #28
 800338e:	4619      	mov	r1, r3
 8003390:	4810      	ldr	r0, [pc, #64]	@ (80033d4 <HAL_SPI_MspInit+0x15c>)
 8003392:	f000 fba3 	bl	8003adc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003396:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800339a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800339c:	2302      	movs	r3, #2
 800339e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033a0:	2301      	movs	r3, #1
 80033a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033a4:	2303      	movs	r3, #3
 80033a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 80033a8:	2306      	movs	r3, #6
 80033aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80033ac:	f107 031c 	add.w	r3, r7, #28
 80033b0:	4619      	mov	r1, r3
 80033b2:	4808      	ldr	r0, [pc, #32]	@ (80033d4 <HAL_SPI_MspInit+0x15c>)
 80033b4:	f000 fb92 	bl	8003adc <HAL_GPIO_Init>
}
 80033b8:	bf00      	nop
 80033ba:	3730      	adds	r7, #48	@ 0x30
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	40003800 	.word	0x40003800
 80033c4:	40023800 	.word	0x40023800
 80033c8:	40020800 	.word	0x40020800
 80033cc:	40020400 	.word	0x40020400
 80033d0:	40015000 	.word	0x40015000
 80033d4:	40021000 	.word	0x40021000

080033d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033de:	2300      	movs	r3, #0
 80033e0:	607b      	str	r3, [r7, #4]
 80033e2:	4b12      	ldr	r3, [pc, #72]	@ (800342c <HAL_MspInit+0x54>)
 80033e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e6:	4a11      	ldr	r2, [pc, #68]	@ (800342c <HAL_MspInit+0x54>)
 80033e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ee:	4b0f      	ldr	r3, [pc, #60]	@ (800342c <HAL_MspInit+0x54>)
 80033f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033f6:	607b      	str	r3, [r7, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	603b      	str	r3, [r7, #0]
 80033fe:	4b0b      	ldr	r3, [pc, #44]	@ (800342c <HAL_MspInit+0x54>)
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	4a0a      	ldr	r2, [pc, #40]	@ (800342c <HAL_MspInit+0x54>)
 8003404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003408:	6413      	str	r3, [r2, #64]	@ 0x40
 800340a:	4b08      	ldr	r3, [pc, #32]	@ (800342c <HAL_MspInit+0x54>)
 800340c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003416:	2200      	movs	r2, #0
 8003418:	210f      	movs	r1, #15
 800341a:	f06f 0001 	mvn.w	r0, #1
 800341e:	f000 fb33 	bl	8003a88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003422:	bf00      	nop
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40023800 	.word	0x40023800

08003430 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08c      	sub	sp, #48	@ 0x30
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003438:	2300      	movs	r3, #0
 800343a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003440:	2300      	movs	r3, #0
 8003442:	60bb      	str	r3, [r7, #8]
 8003444:	4b2f      	ldr	r3, [pc, #188]	@ (8003504 <HAL_InitTick+0xd4>)
 8003446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003448:	4a2e      	ldr	r2, [pc, #184]	@ (8003504 <HAL_InitTick+0xd4>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003450:	4b2c      	ldr	r3, [pc, #176]	@ (8003504 <HAL_InitTick+0xd4>)
 8003452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	60bb      	str	r3, [r7, #8]
 800345a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800345c:	f107 020c 	add.w	r2, r7, #12
 8003460:	f107 0310 	add.w	r3, r7, #16
 8003464:	4611      	mov	r1, r2
 8003466:	4618      	mov	r0, r3
 8003468:	f001 fe3e 	bl	80050e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800346c:	f001 fe28 	bl	80050c0 <HAL_RCC_GetPCLK2Freq>
 8003470:	4603      	mov	r3, r0
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003478:	4a23      	ldr	r2, [pc, #140]	@ (8003508 <HAL_InitTick+0xd8>)
 800347a:	fba2 2303 	umull	r2, r3, r2, r3
 800347e:	0c9b      	lsrs	r3, r3, #18
 8003480:	3b01      	subs	r3, #1
 8003482:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003484:	4b21      	ldr	r3, [pc, #132]	@ (800350c <HAL_InitTick+0xdc>)
 8003486:	4a22      	ldr	r2, [pc, #136]	@ (8003510 <HAL_InitTick+0xe0>)
 8003488:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800348a:	4b20      	ldr	r3, [pc, #128]	@ (800350c <HAL_InitTick+0xdc>)
 800348c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003490:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003492:	4a1e      	ldr	r2, [pc, #120]	@ (800350c <HAL_InitTick+0xdc>)
 8003494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003496:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003498:	4b1c      	ldr	r3, [pc, #112]	@ (800350c <HAL_InitTick+0xdc>)
 800349a:	2200      	movs	r2, #0
 800349c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800349e:	4b1b      	ldr	r3, [pc, #108]	@ (800350c <HAL_InitTick+0xdc>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a4:	4b19      	ldr	r3, [pc, #100]	@ (800350c <HAL_InitTick+0xdc>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80034aa:	4818      	ldr	r0, [pc, #96]	@ (800350c <HAL_InitTick+0xdc>)
 80034ac:	f002 faa0 	bl	80059f0 <HAL_TIM_Base_Init>
 80034b0:	4603      	mov	r3, r0
 80034b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80034b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d11b      	bne.n	80034f6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80034be:	4813      	ldr	r0, [pc, #76]	@ (800350c <HAL_InitTick+0xdc>)
 80034c0:	f002 faf0 	bl	8005aa4 <HAL_TIM_Base_Start_IT>
 80034c4:	4603      	mov	r3, r0
 80034c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80034ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d111      	bne.n	80034f6 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80034d2:	2019      	movs	r0, #25
 80034d4:	f000 faf4 	bl	8003ac0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b0f      	cmp	r3, #15
 80034dc:	d808      	bhi.n	80034f0 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80034de:	2200      	movs	r2, #0
 80034e0:	6879      	ldr	r1, [r7, #4]
 80034e2:	2019      	movs	r0, #25
 80034e4:	f000 fad0 	bl	8003a88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003514 <HAL_InitTick+0xe4>)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	e002      	b.n	80034f6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80034f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3730      	adds	r7, #48	@ 0x30
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	40023800 	.word	0x40023800
 8003508:	431bde83 	.word	0x431bde83
 800350c:	200081c0 	.word	0x200081c0
 8003510:	40010000 	.word	0x40010000
 8003514:	20000010 	.word	0x20000010

08003518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800351c:	bf00      	nop
 800351e:	e7fd      	b.n	800351c <NMI_Handler+0x4>

08003520 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003524:	bf00      	nop
 8003526:	e7fd      	b.n	8003524 <HardFault_Handler+0x4>

08003528 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800352c:	bf00      	nop
 800352e:	e7fd      	b.n	800352c <MemManage_Handler+0x4>

08003530 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003534:	bf00      	nop
 8003536:	e7fd      	b.n	8003534 <BusFault_Handler+0x4>

08003538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800353c:	bf00      	nop
 800353e:	e7fd      	b.n	800353c <UsageFault_Handler+0x4>

08003540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003544:	bf00      	nop
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
	...

08003550 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003554:	4802      	ldr	r0, [pc, #8]	@ (8003560 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003556:	f002 fb07 	bl	8005b68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800355a:	bf00      	nop
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	200081c0 	.word	0x200081c0

08003564 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
  return 1;
 8003568:	2301      	movs	r3, #1
}
 800356a:	4618      	mov	r0, r3
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <_kill>:

int _kill(int pid, int sig)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800357e:	f006 f981 	bl	8009884 <__errno>
 8003582:	4603      	mov	r3, r0
 8003584:	2216      	movs	r2, #22
 8003586:	601a      	str	r2, [r3, #0]
  return -1;
 8003588:	f04f 33ff 	mov.w	r3, #4294967295
}
 800358c:	4618      	mov	r0, r3
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <_exit>:

void _exit (int status)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800359c:	f04f 31ff 	mov.w	r1, #4294967295
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f7ff ffe7 	bl	8003574 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035a6:	bf00      	nop
 80035a8:	e7fd      	b.n	80035a6 <_exit+0x12>

080035aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b086      	sub	sp, #24
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	60f8      	str	r0, [r7, #12]
 80035b2:	60b9      	str	r1, [r7, #8]
 80035b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	e00a      	b.n	80035d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035bc:	f3af 8000 	nop.w
 80035c0:	4601      	mov	r1, r0
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	1c5a      	adds	r2, r3, #1
 80035c6:	60ba      	str	r2, [r7, #8]
 80035c8:	b2ca      	uxtb	r2, r1
 80035ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	3301      	adds	r3, #1
 80035d0:	617b      	str	r3, [r7, #20]
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	dbf0      	blt.n	80035bc <_read+0x12>
  }

  return len;
 80035da:	687b      	ldr	r3, [r7, #4]
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b086      	sub	sp, #24
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035f0:	2300      	movs	r3, #0
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	e009      	b.n	800360a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	1c5a      	adds	r2, r3, #1
 80035fa:	60ba      	str	r2, [r7, #8]
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	3301      	adds	r3, #1
 8003608:	617b      	str	r3, [r7, #20]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	429a      	cmp	r2, r3
 8003610:	dbf1      	blt.n	80035f6 <_write+0x12>
  }
  return len;
 8003612:	687b      	ldr	r3, [r7, #4]
}
 8003614:	4618      	mov	r0, r3
 8003616:	3718      	adds	r7, #24
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <_close>:

int _close(int file)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003624:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003628:	4618      	mov	r0, r3
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003644:	605a      	str	r2, [r3, #4]
  return 0;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <_isatty>:

int _isatty(int file)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800365c:	2301      	movs	r3, #1
}
 800365e:	4618      	mov	r0, r3
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800366a:	b480      	push	{r7}
 800366c:	b085      	sub	sp, #20
 800366e:	af00      	add	r7, sp, #0
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	60b9      	str	r1, [r7, #8]
 8003674:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3714      	adds	r7, #20
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b086      	sub	sp, #24
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800368c:	4a14      	ldr	r2, [pc, #80]	@ (80036e0 <_sbrk+0x5c>)
 800368e:	4b15      	ldr	r3, [pc, #84]	@ (80036e4 <_sbrk+0x60>)
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003698:	4b13      	ldr	r3, [pc, #76]	@ (80036e8 <_sbrk+0x64>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d102      	bne.n	80036a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036a0:	4b11      	ldr	r3, [pc, #68]	@ (80036e8 <_sbrk+0x64>)
 80036a2:	4a12      	ldr	r2, [pc, #72]	@ (80036ec <_sbrk+0x68>)
 80036a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036a6:	4b10      	ldr	r3, [pc, #64]	@ (80036e8 <_sbrk+0x64>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4413      	add	r3, r2
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d207      	bcs.n	80036c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036b4:	f006 f8e6 	bl	8009884 <__errno>
 80036b8:	4603      	mov	r3, r0
 80036ba:	220c      	movs	r2, #12
 80036bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036be:	f04f 33ff 	mov.w	r3, #4294967295
 80036c2:	e009      	b.n	80036d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036c4:	4b08      	ldr	r3, [pc, #32]	@ (80036e8 <_sbrk+0x64>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036ca:	4b07      	ldr	r3, [pc, #28]	@ (80036e8 <_sbrk+0x64>)
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4413      	add	r3, r2
 80036d2:	4a05      	ldr	r2, [pc, #20]	@ (80036e8 <_sbrk+0x64>)
 80036d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036d6:	68fb      	ldr	r3, [r7, #12]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3718      	adds	r7, #24
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	20020000 	.word	0x20020000
 80036e4:	00000400 	.word	0x00000400
 80036e8:	20008208 	.word	0x20008208
 80036ec:	2000cd90 	.word	0x2000cd90

080036f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036f4:	4b06      	ldr	r3, [pc, #24]	@ (8003710 <SystemInit+0x20>)
 80036f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fa:	4a05      	ldr	r2, [pc, #20]	@ (8003710 <SystemInit+0x20>)
 80036fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003700:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003704:	bf00      	nop
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	e000ed00 	.word	0xe000ed00

08003714 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003718:	4b11      	ldr	r3, [pc, #68]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 800371a:	4a12      	ldr	r2, [pc, #72]	@ (8003764 <MX_USART6_UART_Init+0x50>)
 800371c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800371e:	4b10      	ldr	r3, [pc, #64]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 8003720:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003724:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003726:	4b0e      	ldr	r3, [pc, #56]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 8003728:	2200      	movs	r2, #0
 800372a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800372c:	4b0c      	ldr	r3, [pc, #48]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 800372e:	2200      	movs	r2, #0
 8003730:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003732:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 8003734:	2200      	movs	r2, #0
 8003736:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003738:	4b09      	ldr	r3, [pc, #36]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 800373a:	220c      	movs	r2, #12
 800373c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800373e:	4b08      	ldr	r3, [pc, #32]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 8003740:	2200      	movs	r2, #0
 8003742:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003744:	4b06      	ldr	r3, [pc, #24]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 8003746:	2200      	movs	r2, #0
 8003748:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800374a:	4805      	ldr	r0, [pc, #20]	@ (8003760 <MX_USART6_UART_Init+0x4c>)
 800374c:	f002 fbbe 	bl	8005ecc <HAL_UART_Init>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003756:	f7ff fd1d 	bl	8003194 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800375a:	bf00      	nop
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	2000820c 	.word	0x2000820c
 8003764:	40011400 	.word	0x40011400

08003768 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b08a      	sub	sp, #40	@ 0x28
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003770:	f107 0314 	add.w	r3, r7, #20
 8003774:	2200      	movs	r2, #0
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	605a      	str	r2, [r3, #4]
 800377a:	609a      	str	r2, [r3, #8]
 800377c:	60da      	str	r2, [r3, #12]
 800377e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a19      	ldr	r2, [pc, #100]	@ (80037ec <HAL_UART_MspInit+0x84>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d12b      	bne.n	80037e2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800378a:	2300      	movs	r3, #0
 800378c:	613b      	str	r3, [r7, #16]
 800378e:	4b18      	ldr	r3, [pc, #96]	@ (80037f0 <HAL_UART_MspInit+0x88>)
 8003790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003792:	4a17      	ldr	r2, [pc, #92]	@ (80037f0 <HAL_UART_MspInit+0x88>)
 8003794:	f043 0320 	orr.w	r3, r3, #32
 8003798:	6453      	str	r3, [r2, #68]	@ 0x44
 800379a:	4b15      	ldr	r3, [pc, #84]	@ (80037f0 <HAL_UART_MspInit+0x88>)
 800379c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379e:	f003 0320 	and.w	r3, r3, #32
 80037a2:	613b      	str	r3, [r7, #16]
 80037a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037a6:	2300      	movs	r3, #0
 80037a8:	60fb      	str	r3, [r7, #12]
 80037aa:	4b11      	ldr	r3, [pc, #68]	@ (80037f0 <HAL_UART_MspInit+0x88>)
 80037ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ae:	4a10      	ldr	r2, [pc, #64]	@ (80037f0 <HAL_UART_MspInit+0x88>)
 80037b0:	f043 0304 	orr.w	r3, r3, #4
 80037b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80037b6:	4b0e      	ldr	r3, [pc, #56]	@ (80037f0 <HAL_UART_MspInit+0x88>)
 80037b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ba:	f003 0304 	and.w	r3, r3, #4
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80037c2:	23c0      	movs	r3, #192	@ 0xc0
 80037c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c6:	2302      	movs	r3, #2
 80037c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ca:	2300      	movs	r3, #0
 80037cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ce:	2303      	movs	r3, #3
 80037d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80037d2:	2308      	movs	r3, #8
 80037d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037d6:	f107 0314 	add.w	r3, r7, #20
 80037da:	4619      	mov	r1, r3
 80037dc:	4805      	ldr	r0, [pc, #20]	@ (80037f4 <HAL_UART_MspInit+0x8c>)
 80037de:	f000 f97d 	bl	8003adc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80037e2:	bf00      	nop
 80037e4:	3728      	adds	r7, #40	@ 0x28
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40011400 	.word	0x40011400
 80037f0:	40023800 	.word	0x40023800
 80037f4:	40020800 	.word	0x40020800

080037f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80037f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003830 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80037fc:	f7ff ff78 	bl	80036f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003800:	480c      	ldr	r0, [pc, #48]	@ (8003834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003802:	490d      	ldr	r1, [pc, #52]	@ (8003838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003804:	4a0d      	ldr	r2, [pc, #52]	@ (800383c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003808:	e002      	b.n	8003810 <LoopCopyDataInit>

0800380a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800380a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800380c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800380e:	3304      	adds	r3, #4

08003810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003814:	d3f9      	bcc.n	800380a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003816:	4a0a      	ldr	r2, [pc, #40]	@ (8003840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003818:	4c0a      	ldr	r4, [pc, #40]	@ (8003844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800381a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800381c:	e001      	b.n	8003822 <LoopFillZerobss>

0800381e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800381e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003820:	3204      	adds	r2, #4

08003822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003824:	d3fb      	bcc.n	800381e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003826:	f006 f833 	bl	8009890 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800382a:	f7ff fc1f 	bl	800306c <main>
  bx  lr    
 800382e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003830:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003838:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800383c:	0800ac20 	.word	0x0800ac20
  ldr r2, =_sbss
 8003840:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003844:	2000cd8c 	.word	0x2000cd8c

08003848 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003848:	e7fe      	b.n	8003848 <ADC_IRQHandler>
	...

0800384c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003850:	4b0e      	ldr	r3, [pc, #56]	@ (800388c <HAL_Init+0x40>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a0d      	ldr	r2, [pc, #52]	@ (800388c <HAL_Init+0x40>)
 8003856:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800385a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800385c:	4b0b      	ldr	r3, [pc, #44]	@ (800388c <HAL_Init+0x40>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a0a      	ldr	r2, [pc, #40]	@ (800388c <HAL_Init+0x40>)
 8003862:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003866:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003868:	4b08      	ldr	r3, [pc, #32]	@ (800388c <HAL_Init+0x40>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a07      	ldr	r2, [pc, #28]	@ (800388c <HAL_Init+0x40>)
 800386e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003872:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003874:	2003      	movs	r0, #3
 8003876:	f000 f8fc 	bl	8003a72 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800387a:	200f      	movs	r0, #15
 800387c:	f7ff fdd8 	bl	8003430 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003880:	f7ff fdaa 	bl	80033d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	40023c00 	.word	0x40023c00

08003890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003894:	4b06      	ldr	r3, [pc, #24]	@ (80038b0 <HAL_IncTick+0x20>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	461a      	mov	r2, r3
 800389a:	4b06      	ldr	r3, [pc, #24]	@ (80038b4 <HAL_IncTick+0x24>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4413      	add	r3, r2
 80038a0:	4a04      	ldr	r2, [pc, #16]	@ (80038b4 <HAL_IncTick+0x24>)
 80038a2:	6013      	str	r3, [r2, #0]
}
 80038a4:	bf00      	nop
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	20000014 	.word	0x20000014
 80038b4:	20008254 	.word	0x20008254

080038b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  return uwTick;
 80038bc:	4b03      	ldr	r3, [pc, #12]	@ (80038cc <HAL_GetTick+0x14>)
 80038be:	681b      	ldr	r3, [r3, #0]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	20008254 	.word	0x20008254

080038d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038d8:	f7ff ffee 	bl	80038b8 <HAL_GetTick>
 80038dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e8:	d005      	beq.n	80038f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003914 <HAL_Delay+0x44>)
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	461a      	mov	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4413      	add	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038f6:	bf00      	nop
 80038f8:	f7ff ffde 	bl	80038b8 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	429a      	cmp	r2, r3
 8003906:	d8f7      	bhi.n	80038f8 <HAL_Delay+0x28>
  {
  }
}
 8003908:	bf00      	nop
 800390a:	bf00      	nop
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000014 	.word	0x20000014

08003918 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003918:	b480      	push	{r7}
 800391a:	b085      	sub	sp, #20
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f003 0307 	and.w	r3, r3, #7
 8003926:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003928:	4b0c      	ldr	r3, [pc, #48]	@ (800395c <__NVIC_SetPriorityGrouping+0x44>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800392e:	68ba      	ldr	r2, [r7, #8]
 8003930:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003934:	4013      	ands	r3, r2
 8003936:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003940:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800394a:	4a04      	ldr	r2, [pc, #16]	@ (800395c <__NVIC_SetPriorityGrouping+0x44>)
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	60d3      	str	r3, [r2, #12]
}
 8003950:	bf00      	nop
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr
 800395c:	e000ed00 	.word	0xe000ed00

08003960 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003964:	4b04      	ldr	r3, [pc, #16]	@ (8003978 <__NVIC_GetPriorityGrouping+0x18>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	0a1b      	lsrs	r3, r3, #8
 800396a:	f003 0307 	and.w	r3, r3, #7
}
 800396e:	4618      	mov	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr
 8003978:	e000ed00 	.word	0xe000ed00

0800397c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	4603      	mov	r3, r0
 8003984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398a:	2b00      	cmp	r3, #0
 800398c:	db0b      	blt.n	80039a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	f003 021f 	and.w	r2, r3, #31
 8003994:	4907      	ldr	r1, [pc, #28]	@ (80039b4 <__NVIC_EnableIRQ+0x38>)
 8003996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399a:	095b      	lsrs	r3, r3, #5
 800399c:	2001      	movs	r0, #1
 800399e:	fa00 f202 	lsl.w	r2, r0, r2
 80039a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	e000e100 	.word	0xe000e100

080039b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	6039      	str	r1, [r7, #0]
 80039c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	db0a      	blt.n	80039e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	b2da      	uxtb	r2, r3
 80039d0:	490c      	ldr	r1, [pc, #48]	@ (8003a04 <__NVIC_SetPriority+0x4c>)
 80039d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d6:	0112      	lsls	r2, r2, #4
 80039d8:	b2d2      	uxtb	r2, r2
 80039da:	440b      	add	r3, r1
 80039dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039e0:	e00a      	b.n	80039f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	4908      	ldr	r1, [pc, #32]	@ (8003a08 <__NVIC_SetPriority+0x50>)
 80039e8:	79fb      	ldrb	r3, [r7, #7]
 80039ea:	f003 030f 	and.w	r3, r3, #15
 80039ee:	3b04      	subs	r3, #4
 80039f0:	0112      	lsls	r2, r2, #4
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	440b      	add	r3, r1
 80039f6:	761a      	strb	r2, [r3, #24]
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	e000e100 	.word	0xe000e100
 8003a08:	e000ed00 	.word	0xe000ed00

08003a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b089      	sub	sp, #36	@ 0x24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	f1c3 0307 	rsb	r3, r3, #7
 8003a26:	2b04      	cmp	r3, #4
 8003a28:	bf28      	it	cs
 8003a2a:	2304      	movcs	r3, #4
 8003a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	3304      	adds	r3, #4
 8003a32:	2b06      	cmp	r3, #6
 8003a34:	d902      	bls.n	8003a3c <NVIC_EncodePriority+0x30>
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	3b03      	subs	r3, #3
 8003a3a:	e000      	b.n	8003a3e <NVIC_EncodePriority+0x32>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a40:	f04f 32ff 	mov.w	r2, #4294967295
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	43da      	mvns	r2, r3
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	401a      	ands	r2, r3
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a54:	f04f 31ff 	mov.w	r1, #4294967295
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5e:	43d9      	mvns	r1, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a64:	4313      	orrs	r3, r2
         );
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3724      	adds	r7, #36	@ 0x24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b082      	sub	sp, #8
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f7ff ff4c 	bl	8003918 <__NVIC_SetPriorityGrouping>
}
 8003a80:	bf00      	nop
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
 8003a94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a96:	2300      	movs	r3, #0
 8003a98:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a9a:	f7ff ff61 	bl	8003960 <__NVIC_GetPriorityGrouping>
 8003a9e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	68b9      	ldr	r1, [r7, #8]
 8003aa4:	6978      	ldr	r0, [r7, #20]
 8003aa6:	f7ff ffb1 	bl	8003a0c <NVIC_EncodePriority>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ab0:	4611      	mov	r1, r2
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7ff ff80 	bl	80039b8 <__NVIC_SetPriority>
}
 8003ab8:	bf00      	nop
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff ff54 	bl	800397c <__NVIC_EnableIRQ>
}
 8003ad4:	bf00      	nop
 8003ad6:	3708      	adds	r7, #8
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b089      	sub	sp, #36	@ 0x24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003aea:	2300      	movs	r3, #0
 8003aec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003aee:	2300      	movs	r3, #0
 8003af0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
 8003af6:	e159      	b.n	8003dac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003af8:	2201      	movs	r2, #1
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	f040 8148 	bne.w	8003da6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d005      	beq.n	8003b2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d130      	bne.n	8003b90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	005b      	lsls	r3, r3, #1
 8003b38:	2203      	movs	r2, #3
 8003b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3e:	43db      	mvns	r3, r3
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	4013      	ands	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	68da      	ldr	r2, [r3, #12]
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b64:	2201      	movs	r2, #1
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4013      	ands	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	091b      	lsrs	r3, r3, #4
 8003b7a:	f003 0201 	and.w	r2, r3, #1
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f003 0303 	and.w	r3, r3, #3
 8003b98:	2b03      	cmp	r3, #3
 8003b9a:	d017      	beq.n	8003bcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	005b      	lsls	r3, r3, #1
 8003ba6:	2203      	movs	r2, #3
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	43db      	mvns	r3, r3
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f003 0303 	and.w	r3, r3, #3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d123      	bne.n	8003c20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	08da      	lsrs	r2, r3, #3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	3208      	adds	r2, #8
 8003be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	220f      	movs	r2, #15
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	691a      	ldr	r2, [r3, #16]
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	08da      	lsrs	r2, r3, #3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	3208      	adds	r2, #8
 8003c1a:	69b9      	ldr	r1, [r7, #24]
 8003c1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	2203      	movs	r2, #3
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	43db      	mvns	r3, r3
 8003c32:	69ba      	ldr	r2, [r7, #24]
 8003c34:	4013      	ands	r3, r2
 8003c36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f003 0203 	and.w	r2, r3, #3
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	005b      	lsls	r3, r3, #1
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 80a2 	beq.w	8003da6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c62:	2300      	movs	r3, #0
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	4b57      	ldr	r3, [pc, #348]	@ (8003dc4 <HAL_GPIO_Init+0x2e8>)
 8003c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c6a:	4a56      	ldr	r2, [pc, #344]	@ (8003dc4 <HAL_GPIO_Init+0x2e8>)
 8003c6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c70:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c72:	4b54      	ldr	r3, [pc, #336]	@ (8003dc4 <HAL_GPIO_Init+0x2e8>)
 8003c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c7a:	60fb      	str	r3, [r7, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c7e:	4a52      	ldr	r2, [pc, #328]	@ (8003dc8 <HAL_GPIO_Init+0x2ec>)
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	089b      	lsrs	r3, r3, #2
 8003c84:	3302      	adds	r3, #2
 8003c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	220f      	movs	r2, #15
 8003c96:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a49      	ldr	r2, [pc, #292]	@ (8003dcc <HAL_GPIO_Init+0x2f0>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d019      	beq.n	8003cde <HAL_GPIO_Init+0x202>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a48      	ldr	r2, [pc, #288]	@ (8003dd0 <HAL_GPIO_Init+0x2f4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d013      	beq.n	8003cda <HAL_GPIO_Init+0x1fe>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a47      	ldr	r2, [pc, #284]	@ (8003dd4 <HAL_GPIO_Init+0x2f8>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d00d      	beq.n	8003cd6 <HAL_GPIO_Init+0x1fa>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a46      	ldr	r2, [pc, #280]	@ (8003dd8 <HAL_GPIO_Init+0x2fc>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d007      	beq.n	8003cd2 <HAL_GPIO_Init+0x1f6>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a45      	ldr	r2, [pc, #276]	@ (8003ddc <HAL_GPIO_Init+0x300>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d101      	bne.n	8003cce <HAL_GPIO_Init+0x1f2>
 8003cca:	2304      	movs	r3, #4
 8003ccc:	e008      	b.n	8003ce0 <HAL_GPIO_Init+0x204>
 8003cce:	2307      	movs	r3, #7
 8003cd0:	e006      	b.n	8003ce0 <HAL_GPIO_Init+0x204>
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e004      	b.n	8003ce0 <HAL_GPIO_Init+0x204>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e002      	b.n	8003ce0 <HAL_GPIO_Init+0x204>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e000      	b.n	8003ce0 <HAL_GPIO_Init+0x204>
 8003cde:	2300      	movs	r3, #0
 8003ce0:	69fa      	ldr	r2, [r7, #28]
 8003ce2:	f002 0203 	and.w	r2, r2, #3
 8003ce6:	0092      	lsls	r2, r2, #2
 8003ce8:	4093      	lsls	r3, r2
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cf0:	4935      	ldr	r1, [pc, #212]	@ (8003dc8 <HAL_GPIO_Init+0x2ec>)
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	089b      	lsrs	r3, r3, #2
 8003cf6:	3302      	adds	r3, #2
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cfe:	4b38      	ldr	r3, [pc, #224]	@ (8003de0 <HAL_GPIO_Init+0x304>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d22:	4a2f      	ldr	r2, [pc, #188]	@ (8003de0 <HAL_GPIO_Init+0x304>)
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d28:	4b2d      	ldr	r3, [pc, #180]	@ (8003de0 <HAL_GPIO_Init+0x304>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	43db      	mvns	r3, r3
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	4013      	ands	r3, r2
 8003d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d4c:	4a24      	ldr	r2, [pc, #144]	@ (8003de0 <HAL_GPIO_Init+0x304>)
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d52:	4b23      	ldr	r3, [pc, #140]	@ (8003de0 <HAL_GPIO_Init+0x304>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	43db      	mvns	r3, r3
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	4013      	ands	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d003      	beq.n	8003d76 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d76:	4a1a      	ldr	r2, [pc, #104]	@ (8003de0 <HAL_GPIO_Init+0x304>)
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d7c:	4b18      	ldr	r3, [pc, #96]	@ (8003de0 <HAL_GPIO_Init+0x304>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	43db      	mvns	r3, r3
 8003d86:	69ba      	ldr	r2, [r7, #24]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d003      	beq.n	8003da0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003da0:	4a0f      	ldr	r2, [pc, #60]	@ (8003de0 <HAL_GPIO_Init+0x304>)
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	3301      	adds	r3, #1
 8003daa:	61fb      	str	r3, [r7, #28]
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	2b0f      	cmp	r3, #15
 8003db0:	f67f aea2 	bls.w	8003af8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop
 8003db8:	3724      	adds	r7, #36	@ 0x24
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	40013800 	.word	0x40013800
 8003dcc:	40020000 	.word	0x40020000
 8003dd0:	40020400 	.word	0x40020400
 8003dd4:	40020800 	.word	0x40020800
 8003dd8:	40020c00 	.word	0x40020c00
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	40013c00 	.word	0x40013c00

08003de4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	887b      	ldrh	r3, [r7, #2]
 8003df6:	4013      	ands	r3, r2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	73fb      	strb	r3, [r7, #15]
 8003e00:	e001      	b.n	8003e06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e02:	2300      	movs	r3, #0
 8003e04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3714      	adds	r7, #20
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	807b      	strh	r3, [r7, #2]
 8003e20:	4613      	mov	r3, r2
 8003e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e24:	787b      	ldrb	r3, [r7, #1]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e2a:	887a      	ldrh	r2, [r7, #2]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e30:	e003      	b.n	8003e3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e32:	887b      	ldrh	r3, [r7, #2]
 8003e34:	041a      	lsls	r2, r3, #16
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	619a      	str	r2, [r3, #24]
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b085      	sub	sp, #20
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
 8003e4e:	460b      	mov	r3, r1
 8003e50:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e58:	887a      	ldrh	r2, [r7, #2]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	041a      	lsls	r2, r3, #16
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	43d9      	mvns	r1, r3
 8003e64:	887b      	ldrh	r3, [r7, #2]
 8003e66:	400b      	ands	r3, r1
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	619a      	str	r2, [r3, #24]
}
 8003e6e:	bf00      	nop
 8003e70:	3714      	adds	r7, #20
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
	...

08003e7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e12b      	b.n	80040e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d106      	bne.n	8003ea8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7ff f89a 	bl	8002fdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2224      	movs	r2, #36	@ 0x24
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 0201 	bic.w	r2, r2, #1
 8003ebe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ece:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ede:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ee0:	f001 f8da 	bl	8005098 <HAL_RCC_GetPCLK1Freq>
 8003ee4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	4a81      	ldr	r2, [pc, #516]	@ (80040f0 <HAL_I2C_Init+0x274>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d807      	bhi.n	8003f00 <HAL_I2C_Init+0x84>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4a80      	ldr	r2, [pc, #512]	@ (80040f4 <HAL_I2C_Init+0x278>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	bf94      	ite	ls
 8003ef8:	2301      	movls	r3, #1
 8003efa:	2300      	movhi	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	e006      	b.n	8003f0e <HAL_I2C_Init+0x92>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4a7d      	ldr	r2, [pc, #500]	@ (80040f8 <HAL_I2C_Init+0x27c>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	bf94      	ite	ls
 8003f08:	2301      	movls	r3, #1
 8003f0a:	2300      	movhi	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e0e7      	b.n	80040e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	4a78      	ldr	r2, [pc, #480]	@ (80040fc <HAL_I2C_Init+0x280>)
 8003f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1e:	0c9b      	lsrs	r3, r3, #18
 8003f20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6a1b      	ldr	r3, [r3, #32]
 8003f3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	4a6a      	ldr	r2, [pc, #424]	@ (80040f0 <HAL_I2C_Init+0x274>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d802      	bhi.n	8003f50 <HAL_I2C_Init+0xd4>
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	e009      	b.n	8003f64 <HAL_I2C_Init+0xe8>
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003f56:	fb02 f303 	mul.w	r3, r2, r3
 8003f5a:	4a69      	ldr	r2, [pc, #420]	@ (8004100 <HAL_I2C_Init+0x284>)
 8003f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f60:	099b      	lsrs	r3, r3, #6
 8003f62:	3301      	adds	r3, #1
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	6812      	ldr	r2, [r2, #0]
 8003f68:	430b      	orrs	r3, r1
 8003f6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003f76:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	495c      	ldr	r1, [pc, #368]	@ (80040f0 <HAL_I2C_Init+0x274>)
 8003f80:	428b      	cmp	r3, r1
 8003f82:	d819      	bhi.n	8003fb8 <HAL_I2C_Init+0x13c>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	1e59      	subs	r1, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f92:	1c59      	adds	r1, r3, #1
 8003f94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003f98:	400b      	ands	r3, r1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_I2C_Init+0x138>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	1e59      	subs	r1, r3, #1
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fac:	3301      	adds	r3, #1
 8003fae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fb2:	e051      	b.n	8004058 <HAL_I2C_Init+0x1dc>
 8003fb4:	2304      	movs	r3, #4
 8003fb6:	e04f      	b.n	8004058 <HAL_I2C_Init+0x1dc>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d111      	bne.n	8003fe4 <HAL_I2C_Init+0x168>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	1e58      	subs	r0, r3, #1
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6859      	ldr	r1, [r3, #4]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	440b      	add	r3, r1
 8003fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	bf0c      	ite	eq
 8003fdc:	2301      	moveq	r3, #1
 8003fde:	2300      	movne	r3, #0
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	e012      	b.n	800400a <HAL_I2C_Init+0x18e>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	1e58      	subs	r0, r3, #1
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6859      	ldr	r1, [r3, #4]
 8003fec:	460b      	mov	r3, r1
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	440b      	add	r3, r1
 8003ff2:	0099      	lsls	r1, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004000:	2b00      	cmp	r3, #0
 8004002:	bf0c      	ite	eq
 8004004:	2301      	moveq	r3, #1
 8004006:	2300      	movne	r3, #0
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <HAL_I2C_Init+0x196>
 800400e:	2301      	movs	r3, #1
 8004010:	e022      	b.n	8004058 <HAL_I2C_Init+0x1dc>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d10e      	bne.n	8004038 <HAL_I2C_Init+0x1bc>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	1e58      	subs	r0, r3, #1
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6859      	ldr	r1, [r3, #4]
 8004022:	460b      	mov	r3, r1
 8004024:	005b      	lsls	r3, r3, #1
 8004026:	440b      	add	r3, r1
 8004028:	fbb0 f3f3 	udiv	r3, r0, r3
 800402c:	3301      	adds	r3, #1
 800402e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004032:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004036:	e00f      	b.n	8004058 <HAL_I2C_Init+0x1dc>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	1e58      	subs	r0, r3, #1
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6859      	ldr	r1, [r3, #4]
 8004040:	460b      	mov	r3, r1
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	440b      	add	r3, r1
 8004046:	0099      	lsls	r1, r3, #2
 8004048:	440b      	add	r3, r1
 800404a:	fbb0 f3f3 	udiv	r3, r0, r3
 800404e:	3301      	adds	r3, #1
 8004050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004054:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	6809      	ldr	r1, [r1, #0]
 800405c:	4313      	orrs	r3, r2
 800405e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	69da      	ldr	r2, [r3, #28]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a1b      	ldr	r3, [r3, #32]
 8004072:	431a      	orrs	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004086:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	6911      	ldr	r1, [r2, #16]
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	68d2      	ldr	r2, [r2, #12]
 8004092:	4311      	orrs	r1, r2
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	6812      	ldr	r2, [r2, #0]
 8004098:	430b      	orrs	r3, r1
 800409a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	695a      	ldr	r2, [r3, #20]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0201 	orr.w	r2, r2, #1
 80040c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2220      	movs	r2, #32
 80040d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3710      	adds	r7, #16
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	000186a0 	.word	0x000186a0
 80040f4:	001e847f 	.word	0x001e847f
 80040f8:	003d08ff 	.word	0x003d08ff
 80040fc:	431bde83 	.word	0x431bde83
 8004100:	10624dd3 	.word	0x10624dd3

08004104 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b088      	sub	sp, #32
 8004108:	af02      	add	r7, sp, #8
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	607a      	str	r2, [r7, #4]
 800410e:	461a      	mov	r2, r3
 8004110:	460b      	mov	r3, r1
 8004112:	817b      	strh	r3, [r7, #10]
 8004114:	4613      	mov	r3, r2
 8004116:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004118:	f7ff fbce 	bl	80038b8 <HAL_GetTick>
 800411c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b20      	cmp	r3, #32
 8004128:	f040 80e0 	bne.w	80042ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	2319      	movs	r3, #25
 8004132:	2201      	movs	r2, #1
 8004134:	4970      	ldr	r1, [pc, #448]	@ (80042f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004136:	68f8      	ldr	r0, [r7, #12]
 8004138:	f000 f964 	bl	8004404 <I2C_WaitOnFlagUntilTimeout>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004142:	2302      	movs	r3, #2
 8004144:	e0d3      	b.n	80042ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800414c:	2b01      	cmp	r3, #1
 800414e:	d101      	bne.n	8004154 <HAL_I2C_Master_Transmit+0x50>
 8004150:	2302      	movs	r3, #2
 8004152:	e0cc      	b.n	80042ee <HAL_I2C_Master_Transmit+0x1ea>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b01      	cmp	r3, #1
 8004168:	d007      	beq.n	800417a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f042 0201 	orr.w	r2, r2, #1
 8004178:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004188:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2221      	movs	r2, #33	@ 0x21
 800418e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2210      	movs	r2, #16
 8004196:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	893a      	ldrh	r2, [r7, #8]
 80041aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b0:	b29a      	uxth	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	4a50      	ldr	r2, [pc, #320]	@ (80042fc <HAL_I2C_Master_Transmit+0x1f8>)
 80041ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80041bc:	8979      	ldrh	r1, [r7, #10]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	6a3a      	ldr	r2, [r7, #32]
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 f89c 	bl	8004300 <I2C_MasterRequestWrite>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e08d      	b.n	80042ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041d2:	2300      	movs	r3, #0
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	613b      	str	r3, [r7, #16]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	613b      	str	r3, [r7, #16]
 80041e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80041e8:	e066      	b.n	80042b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	6a39      	ldr	r1, [r7, #32]
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 fa22 	bl	8004638 <I2C_WaitOnTXEFlagUntilTimeout>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00d      	beq.n	8004216 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fe:	2b04      	cmp	r3, #4
 8004200:	d107      	bne.n	8004212 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004210:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e06b      	b.n	80042ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421a:	781a      	ldrb	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004226:	1c5a      	adds	r2, r3, #1
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004230:	b29b      	uxth	r3, r3
 8004232:	3b01      	subs	r3, #1
 8004234:	b29a      	uxth	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800423e:	3b01      	subs	r3, #1
 8004240:	b29a      	uxth	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	f003 0304 	and.w	r3, r3, #4
 8004250:	2b04      	cmp	r3, #4
 8004252:	d11b      	bne.n	800428c <HAL_I2C_Master_Transmit+0x188>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004258:	2b00      	cmp	r3, #0
 800425a:	d017      	beq.n	800428c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004260:	781a      	ldrb	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	1c5a      	adds	r2, r3, #1
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004276:	b29b      	uxth	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004284:	3b01      	subs	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	6a39      	ldr	r1, [r7, #32]
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f000 fa19 	bl	80046c8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00d      	beq.n	80042b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d107      	bne.n	80042b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e01a      	b.n	80042ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d194      	bne.n	80041ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2220      	movs	r2, #32
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80042e8:	2300      	movs	r3, #0
 80042ea:	e000      	b.n	80042ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80042ec:	2302      	movs	r3, #2
  }
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3718      	adds	r7, #24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	00100002 	.word	0x00100002
 80042fc:	ffff0000 	.word	0xffff0000

08004300 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b088      	sub	sp, #32
 8004304:	af02      	add	r7, sp, #8
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	607a      	str	r2, [r7, #4]
 800430a:	603b      	str	r3, [r7, #0]
 800430c:	460b      	mov	r3, r1
 800430e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004314:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2b08      	cmp	r3, #8
 800431a:	d006      	beq.n	800432a <I2C_MasterRequestWrite+0x2a>
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d003      	beq.n	800432a <I2C_MasterRequestWrite+0x2a>
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004328:	d108      	bne.n	800433c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004338:	601a      	str	r2, [r3, #0]
 800433a:	e00b      	b.n	8004354 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004340:	2b12      	cmp	r3, #18
 8004342:	d107      	bne.n	8004354 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004352:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f84f 	bl	8004404 <I2C_WaitOnFlagUntilTimeout>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00d      	beq.n	8004388 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004376:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800437a:	d103      	bne.n	8004384 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004382:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e035      	b.n	80043f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004390:	d108      	bne.n	80043a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004392:	897b      	ldrh	r3, [r7, #10]
 8004394:	b2db      	uxtb	r3, r3
 8004396:	461a      	mov	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80043a0:	611a      	str	r2, [r3, #16]
 80043a2:	e01b      	b.n	80043dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80043a4:	897b      	ldrh	r3, [r7, #10]
 80043a6:	11db      	asrs	r3, r3, #7
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	f003 0306 	and.w	r3, r3, #6
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	f063 030f 	orn	r3, r3, #15
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	490e      	ldr	r1, [pc, #56]	@ (80043fc <I2C_MasterRequestWrite+0xfc>)
 80043c2:	68f8      	ldr	r0, [r7, #12]
 80043c4:	f000 f898 	bl	80044f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e010      	b.n	80043f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80043d2:	897b      	ldrh	r3, [r7, #10]
 80043d4:	b2da      	uxtb	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	4907      	ldr	r1, [pc, #28]	@ (8004400 <I2C_MasterRequestWrite+0x100>)
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 f888 	bl	80044f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e000      	b.n	80043f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	00010008 	.word	0x00010008
 8004400:	00010002 	.word	0x00010002

08004404 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	4613      	mov	r3, r2
 8004412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004414:	e048      	b.n	80044a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441c:	d044      	beq.n	80044a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800441e:	f7ff fa4b 	bl	80038b8 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	683a      	ldr	r2, [r7, #0]
 800442a:	429a      	cmp	r2, r3
 800442c:	d302      	bcc.n	8004434 <I2C_WaitOnFlagUntilTimeout+0x30>
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d139      	bne.n	80044a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	0c1b      	lsrs	r3, r3, #16
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b01      	cmp	r3, #1
 800443c:	d10d      	bne.n	800445a <I2C_WaitOnFlagUntilTimeout+0x56>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	43da      	mvns	r2, r3
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	4013      	ands	r3, r2
 800444a:	b29b      	uxth	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	bf0c      	ite	eq
 8004450:	2301      	moveq	r3, #1
 8004452:	2300      	movne	r3, #0
 8004454:	b2db      	uxtb	r3, r3
 8004456:	461a      	mov	r2, r3
 8004458:	e00c      	b.n	8004474 <I2C_WaitOnFlagUntilTimeout+0x70>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	43da      	mvns	r2, r3
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	4013      	ands	r3, r2
 8004466:	b29b      	uxth	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	bf0c      	ite	eq
 800446c:	2301      	moveq	r3, #1
 800446e:	2300      	movne	r3, #0
 8004470:	b2db      	uxtb	r3, r3
 8004472:	461a      	mov	r2, r3
 8004474:	79fb      	ldrb	r3, [r7, #7]
 8004476:	429a      	cmp	r2, r3
 8004478:	d116      	bne.n	80044a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2200      	movs	r2, #0
 800447e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2220      	movs	r2, #32
 8004484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004494:	f043 0220 	orr.w	r2, r3, #32
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e023      	b.n	80044f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	0c1b      	lsrs	r3, r3, #16
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d10d      	bne.n	80044ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	43da      	mvns	r2, r3
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	4013      	ands	r3, r2
 80044be:	b29b      	uxth	r3, r3
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	bf0c      	ite	eq
 80044c4:	2301      	moveq	r3, #1
 80044c6:	2300      	movne	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	461a      	mov	r2, r3
 80044cc:	e00c      	b.n	80044e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	43da      	mvns	r2, r3
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	4013      	ands	r3, r2
 80044da:	b29b      	uxth	r3, r3
 80044dc:	2b00      	cmp	r3, #0
 80044de:	bf0c      	ite	eq
 80044e0:	2301      	moveq	r3, #1
 80044e2:	2300      	movne	r3, #0
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	461a      	mov	r2, r3
 80044e8:	79fb      	ldrb	r3, [r7, #7]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d093      	beq.n	8004416 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3710      	adds	r7, #16
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
 8004504:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004506:	e071      	b.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004512:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004516:	d123      	bne.n	8004560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004526:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004530:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454c:	f043 0204 	orr.w	r2, r3, #4
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e067      	b.n	8004630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004566:	d041      	beq.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004568:	f7ff f9a6 	bl	80038b8 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	429a      	cmp	r2, r3
 8004576:	d302      	bcc.n	800457e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d136      	bne.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	0c1b      	lsrs	r3, r3, #16
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b01      	cmp	r3, #1
 8004586:	d10c      	bne.n	80045a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	43da      	mvns	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	4013      	ands	r3, r2
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	bf14      	ite	ne
 800459a:	2301      	movne	r3, #1
 800459c:	2300      	moveq	r3, #0
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	e00b      	b.n	80045ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	43da      	mvns	r2, r3
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	4013      	ands	r3, r2
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	bf14      	ite	ne
 80045b4:	2301      	movne	r3, #1
 80045b6:	2300      	moveq	r3, #0
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d016      	beq.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	f043 0220 	orr.w	r2, r3, #32
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e021      	b.n	8004630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	0c1b      	lsrs	r3, r3, #16
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d10c      	bne.n	8004610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	43da      	mvns	r2, r3
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	4013      	ands	r3, r2
 8004602:	b29b      	uxth	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	bf14      	ite	ne
 8004608:	2301      	movne	r3, #1
 800460a:	2300      	moveq	r3, #0
 800460c:	b2db      	uxtb	r3, r3
 800460e:	e00b      	b.n	8004628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	43da      	mvns	r2, r3
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4013      	ands	r3, r2
 800461c:	b29b      	uxth	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	bf14      	ite	ne
 8004622:	2301      	movne	r3, #1
 8004624:	2300      	moveq	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	f47f af6d 	bne.w	8004508 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004644:	e034      	b.n	80046b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f000 f886 	bl	8004758 <I2C_IsAcknowledgeFailed>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e034      	b.n	80046c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800465c:	d028      	beq.n	80046b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800465e:	f7ff f92b 	bl	80038b8 <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	429a      	cmp	r2, r3
 800466c:	d302      	bcc.n	8004674 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d11d      	bne.n	80046b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467e:	2b80      	cmp	r3, #128	@ 0x80
 8004680:	d016      	beq.n	80046b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2220      	movs	r2, #32
 800468c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469c:	f043 0220 	orr.w	r2, r3, #32
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e007      	b.n	80046c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ba:	2b80      	cmp	r3, #128	@ 0x80
 80046bc:	d1c3      	bne.n	8004646 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3710      	adds	r7, #16
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046d4:	e034      	b.n	8004740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 f83e 	bl	8004758 <I2C_IsAcknowledgeFailed>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e034      	b.n	8004750 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ec:	d028      	beq.n	8004740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ee:	f7ff f8e3 	bl	80038b8 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	68ba      	ldr	r2, [r7, #8]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d302      	bcc.n	8004704 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d11d      	bne.n	8004740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	f003 0304 	and.w	r3, r3, #4
 800470e:	2b04      	cmp	r3, #4
 8004710:	d016      	beq.n	8004740 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2220      	movs	r2, #32
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	f043 0220 	orr.w	r2, r3, #32
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e007      	b.n	8004750 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	2b04      	cmp	r3, #4
 800474c:	d1c3      	bne.n	80046d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800476a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800476e:	d11b      	bne.n	80047a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004778:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2220      	movs	r2, #32
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004794:	f043 0204 	orr.w	r2, r3, #4
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e000      	b.n	80047aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	370c      	adds	r7, #12
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr
	...

080047b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e267      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d075      	beq.n	80048c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047d6:	4b88      	ldr	r3, [pc, #544]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f003 030c 	and.w	r3, r3, #12
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d00c      	beq.n	80047fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047e2:	4b85      	ldr	r3, [pc, #532]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80047ea:	2b08      	cmp	r3, #8
 80047ec:	d112      	bne.n	8004814 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047ee:	4b82      	ldr	r3, [pc, #520]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047fa:	d10b      	bne.n	8004814 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047fc:	4b7e      	ldr	r3, [pc, #504]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d05b      	beq.n	80048c0 <HAL_RCC_OscConfig+0x108>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d157      	bne.n	80048c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e242      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800481c:	d106      	bne.n	800482c <HAL_RCC_OscConfig+0x74>
 800481e:	4b76      	ldr	r3, [pc, #472]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a75      	ldr	r2, [pc, #468]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004828:	6013      	str	r3, [r2, #0]
 800482a:	e01d      	b.n	8004868 <HAL_RCC_OscConfig+0xb0>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004834:	d10c      	bne.n	8004850 <HAL_RCC_OscConfig+0x98>
 8004836:	4b70      	ldr	r3, [pc, #448]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a6f      	ldr	r2, [pc, #444]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 800483c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004840:	6013      	str	r3, [r2, #0]
 8004842:	4b6d      	ldr	r3, [pc, #436]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a6c      	ldr	r2, [pc, #432]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800484c:	6013      	str	r3, [r2, #0]
 800484e:	e00b      	b.n	8004868 <HAL_RCC_OscConfig+0xb0>
 8004850:	4b69      	ldr	r3, [pc, #420]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a68      	ldr	r2, [pc, #416]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800485a:	6013      	str	r3, [r2, #0]
 800485c:	4b66      	ldr	r3, [pc, #408]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a65      	ldr	r2, [pc, #404]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004862:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d013      	beq.n	8004898 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004870:	f7ff f822 	bl	80038b8 <HAL_GetTick>
 8004874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004878:	f7ff f81e 	bl	80038b8 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b64      	cmp	r3, #100	@ 0x64
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e207      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800488a:	4b5b      	ldr	r3, [pc, #364]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d0f0      	beq.n	8004878 <HAL_RCC_OscConfig+0xc0>
 8004896:	e014      	b.n	80048c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004898:	f7ff f80e 	bl	80038b8 <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048a0:	f7ff f80a 	bl	80038b8 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b64      	cmp	r3, #100	@ 0x64
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e1f3      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048b2:	4b51      	ldr	r3, [pc, #324]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1f0      	bne.n	80048a0 <HAL_RCC_OscConfig+0xe8>
 80048be:	e000      	b.n	80048c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d063      	beq.n	8004996 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048ce:	4b4a      	ldr	r3, [pc, #296]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 030c 	and.w	r3, r3, #12
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00b      	beq.n	80048f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048da:	4b47      	ldr	r3, [pc, #284]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80048e2:	2b08      	cmp	r3, #8
 80048e4:	d11c      	bne.n	8004920 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048e6:	4b44      	ldr	r3, [pc, #272]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d116      	bne.n	8004920 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048f2:	4b41      	ldr	r3, [pc, #260]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d005      	beq.n	800490a <HAL_RCC_OscConfig+0x152>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d001      	beq.n	800490a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e1c7      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800490a:	4b3b      	ldr	r3, [pc, #236]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	00db      	lsls	r3, r3, #3
 8004918:	4937      	ldr	r1, [pc, #220]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 800491a:	4313      	orrs	r3, r2
 800491c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800491e:	e03a      	b.n	8004996 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d020      	beq.n	800496a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004928:	4b34      	ldr	r3, [pc, #208]	@ (80049fc <HAL_RCC_OscConfig+0x244>)
 800492a:	2201      	movs	r2, #1
 800492c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492e:	f7fe ffc3 	bl	80038b8 <HAL_GetTick>
 8004932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004934:	e008      	b.n	8004948 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004936:	f7fe ffbf 	bl	80038b8 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d901      	bls.n	8004948 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e1a8      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004948:	4b2b      	ldr	r3, [pc, #172]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d0f0      	beq.n	8004936 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004954:	4b28      	ldr	r3, [pc, #160]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	691b      	ldr	r3, [r3, #16]
 8004960:	00db      	lsls	r3, r3, #3
 8004962:	4925      	ldr	r1, [pc, #148]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 8004964:	4313      	orrs	r3, r2
 8004966:	600b      	str	r3, [r1, #0]
 8004968:	e015      	b.n	8004996 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800496a:	4b24      	ldr	r3, [pc, #144]	@ (80049fc <HAL_RCC_OscConfig+0x244>)
 800496c:	2200      	movs	r2, #0
 800496e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004970:	f7fe ffa2 	bl	80038b8 <HAL_GetTick>
 8004974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004976:	e008      	b.n	800498a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004978:	f7fe ff9e 	bl	80038b8 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b02      	cmp	r3, #2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e187      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800498a:	4b1b      	ldr	r3, [pc, #108]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1f0      	bne.n	8004978 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0308 	and.w	r3, r3, #8
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d036      	beq.n	8004a10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d016      	beq.n	80049d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049aa:	4b15      	ldr	r3, [pc, #84]	@ (8004a00 <HAL_RCC_OscConfig+0x248>)
 80049ac:	2201      	movs	r2, #1
 80049ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b0:	f7fe ff82 	bl	80038b8 <HAL_GetTick>
 80049b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b8:	f7fe ff7e 	bl	80038b8 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e167      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049ca:	4b0b      	ldr	r3, [pc, #44]	@ (80049f8 <HAL_RCC_OscConfig+0x240>)
 80049cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0f0      	beq.n	80049b8 <HAL_RCC_OscConfig+0x200>
 80049d6:	e01b      	b.n	8004a10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049d8:	4b09      	ldr	r3, [pc, #36]	@ (8004a00 <HAL_RCC_OscConfig+0x248>)
 80049da:	2200      	movs	r2, #0
 80049dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049de:	f7fe ff6b 	bl	80038b8 <HAL_GetTick>
 80049e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049e4:	e00e      	b.n	8004a04 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049e6:	f7fe ff67 	bl	80038b8 <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d907      	bls.n	8004a04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e150      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
 80049f8:	40023800 	.word	0x40023800
 80049fc:	42470000 	.word	0x42470000
 8004a00:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a04:	4b88      	ldr	r3, [pc, #544]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004a06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d1ea      	bne.n	80049e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0304 	and.w	r3, r3, #4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	f000 8097 	beq.w	8004b4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a22:	4b81      	ldr	r3, [pc, #516]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10f      	bne.n	8004a4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60bb      	str	r3, [r7, #8]
 8004a32:	4b7d      	ldr	r3, [pc, #500]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a36:	4a7c      	ldr	r2, [pc, #496]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a3e:	4b7a      	ldr	r3, [pc, #488]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a46:	60bb      	str	r3, [r7, #8]
 8004a48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4e:	4b77      	ldr	r3, [pc, #476]	@ (8004c2c <HAL_RCC_OscConfig+0x474>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d118      	bne.n	8004a8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a5a:	4b74      	ldr	r3, [pc, #464]	@ (8004c2c <HAL_RCC_OscConfig+0x474>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a73      	ldr	r2, [pc, #460]	@ (8004c2c <HAL_RCC_OscConfig+0x474>)
 8004a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a66:	f7fe ff27 	bl	80038b8 <HAL_GetTick>
 8004a6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a6c:	e008      	b.n	8004a80 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a6e:	f7fe ff23 	bl	80038b8 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d901      	bls.n	8004a80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e10c      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a80:	4b6a      	ldr	r3, [pc, #424]	@ (8004c2c <HAL_RCC_OscConfig+0x474>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d0f0      	beq.n	8004a6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d106      	bne.n	8004aa2 <HAL_RCC_OscConfig+0x2ea>
 8004a94:	4b64      	ldr	r3, [pc, #400]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a98:	4a63      	ldr	r2, [pc, #396]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004a9a:	f043 0301 	orr.w	r3, r3, #1
 8004a9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004aa0:	e01c      	b.n	8004adc <HAL_RCC_OscConfig+0x324>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	2b05      	cmp	r3, #5
 8004aa8:	d10c      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x30c>
 8004aaa:	4b5f      	ldr	r3, [pc, #380]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aae:	4a5e      	ldr	r2, [pc, #376]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004ab0:	f043 0304 	orr.w	r3, r3, #4
 8004ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ab6:	4b5c      	ldr	r3, [pc, #368]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aba:	4a5b      	ldr	r2, [pc, #364]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004abc:	f043 0301 	orr.w	r3, r3, #1
 8004ac0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ac2:	e00b      	b.n	8004adc <HAL_RCC_OscConfig+0x324>
 8004ac4:	4b58      	ldr	r3, [pc, #352]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ac8:	4a57      	ldr	r2, [pc, #348]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004aca:	f023 0301 	bic.w	r3, r3, #1
 8004ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ad0:	4b55      	ldr	r3, [pc, #340]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad4:	4a54      	ldr	r2, [pc, #336]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004ad6:	f023 0304 	bic.w	r3, r3, #4
 8004ada:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d015      	beq.n	8004b10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae4:	f7fe fee8 	bl	80038b8 <HAL_GetTick>
 8004ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aea:	e00a      	b.n	8004b02 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aec:	f7fe fee4 	bl	80038b8 <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e0cb      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b02:	4b49      	ldr	r3, [pc, #292]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0ee      	beq.n	8004aec <HAL_RCC_OscConfig+0x334>
 8004b0e:	e014      	b.n	8004b3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b10:	f7fe fed2 	bl	80038b8 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b16:	e00a      	b.n	8004b2e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b18:	f7fe fece 	bl	80038b8 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d901      	bls.n	8004b2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e0b5      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d1ee      	bne.n	8004b18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b3a:	7dfb      	ldrb	r3, [r7, #23]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d105      	bne.n	8004b4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b40:	4b39      	ldr	r3, [pc, #228]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b44:	4a38      	ldr	r2, [pc, #224]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b4a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 80a1 	beq.w	8004c98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b56:	4b34      	ldr	r3, [pc, #208]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f003 030c 	and.w	r3, r3, #12
 8004b5e:	2b08      	cmp	r3, #8
 8004b60:	d05c      	beq.n	8004c1c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d141      	bne.n	8004bee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b6a:	4b31      	ldr	r3, [pc, #196]	@ (8004c30 <HAL_RCC_OscConfig+0x478>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b70:	f7fe fea2 	bl	80038b8 <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b76:	e008      	b.n	8004b8a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b78:	f7fe fe9e 	bl	80038b8 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e087      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b8a:	4b27      	ldr	r3, [pc, #156]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f0      	bne.n	8004b78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	69da      	ldr	r2, [r3, #28]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba4:	019b      	lsls	r3, r3, #6
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bac:	085b      	lsrs	r3, r3, #1
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	041b      	lsls	r3, r3, #16
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb8:	061b      	lsls	r3, r3, #24
 8004bba:	491b      	ldr	r1, [pc, #108]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8004c30 <HAL_RCC_OscConfig+0x478>)
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bc6:	f7fe fe77 	bl	80038b8 <HAL_GetTick>
 8004bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bcc:	e008      	b.n	8004be0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bce:	f7fe fe73 	bl	80038b8 <HAL_GetTick>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	2b02      	cmp	r3, #2
 8004bda:	d901      	bls.n	8004be0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	e05c      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004be0:	4b11      	ldr	r3, [pc, #68]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d0f0      	beq.n	8004bce <HAL_RCC_OscConfig+0x416>
 8004bec:	e054      	b.n	8004c98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bee:	4b10      	ldr	r3, [pc, #64]	@ (8004c30 <HAL_RCC_OscConfig+0x478>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf4:	f7fe fe60 	bl	80038b8 <HAL_GetTick>
 8004bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bfa:	e008      	b.n	8004c0e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bfc:	f7fe fe5c 	bl	80038b8 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e045      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c0e:	4b06      	ldr	r3, [pc, #24]	@ (8004c28 <HAL_RCC_OscConfig+0x470>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d1f0      	bne.n	8004bfc <HAL_RCC_OscConfig+0x444>
 8004c1a:	e03d      	b.n	8004c98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d107      	bne.n	8004c34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e038      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	40007000 	.word	0x40007000
 8004c30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c34:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca4 <HAL_RCC_OscConfig+0x4ec>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d028      	beq.n	8004c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d121      	bne.n	8004c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d11a      	bne.n	8004c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004c64:	4013      	ands	r3, r2
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d111      	bne.n	8004c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7a:	085b      	lsrs	r3, r3, #1
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d107      	bne.n	8004c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d001      	beq.n	8004c98 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e000      	b.n	8004c9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3718      	adds	r7, #24
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	40023800 	.word	0x40023800

08004ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d101      	bne.n	8004cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e0cc      	b.n	8004e56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cbc:	4b68      	ldr	r3, [pc, #416]	@ (8004e60 <HAL_RCC_ClockConfig+0x1b8>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	683a      	ldr	r2, [r7, #0]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d90c      	bls.n	8004ce4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cca:	4b65      	ldr	r3, [pc, #404]	@ (8004e60 <HAL_RCC_ClockConfig+0x1b8>)
 8004ccc:	683a      	ldr	r2, [r7, #0]
 8004cce:	b2d2      	uxtb	r2, r2
 8004cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cd2:	4b63      	ldr	r3, [pc, #396]	@ (8004e60 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0307 	and.w	r3, r3, #7
 8004cda:	683a      	ldr	r2, [r7, #0]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d001      	beq.n	8004ce4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e0b8      	b.n	8004e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d020      	beq.n	8004d32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0304 	and.w	r3, r3, #4
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cfc:	4b59      	ldr	r3, [pc, #356]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	4a58      	ldr	r2, [pc, #352]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d06:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0308 	and.w	r3, r3, #8
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d005      	beq.n	8004d20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d14:	4b53      	ldr	r3, [pc, #332]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	4a52      	ldr	r2, [pc, #328]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d20:	4b50      	ldr	r3, [pc, #320]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	494d      	ldr	r1, [pc, #308]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d044      	beq.n	8004dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d107      	bne.n	8004d56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d46:	4b47      	ldr	r3, [pc, #284]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d119      	bne.n	8004d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e07f      	b.n	8004e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	2b02      	cmp	r3, #2
 8004d5c:	d003      	beq.n	8004d66 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d62:	2b03      	cmp	r3, #3
 8004d64:	d107      	bne.n	8004d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d66:	4b3f      	ldr	r3, [pc, #252]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d109      	bne.n	8004d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e06f      	b.n	8004e56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d76:	4b3b      	ldr	r3, [pc, #236]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e067      	b.n	8004e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d86:	4b37      	ldr	r3, [pc, #220]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	f023 0203 	bic.w	r2, r3, #3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	4934      	ldr	r1, [pc, #208]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d98:	f7fe fd8e 	bl	80038b8 <HAL_GetTick>
 8004d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d9e:	e00a      	b.n	8004db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da0:	f7fe fd8a 	bl	80038b8 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e04f      	b.n	8004e56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004db6:	4b2b      	ldr	r3, [pc, #172]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f003 020c 	and.w	r2, r3, #12
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d1eb      	bne.n	8004da0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004dc8:	4b25      	ldr	r3, [pc, #148]	@ (8004e60 <HAL_RCC_ClockConfig+0x1b8>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d20c      	bcs.n	8004df0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd6:	4b22      	ldr	r3, [pc, #136]	@ (8004e60 <HAL_RCC_ClockConfig+0x1b8>)
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dde:	4b20      	ldr	r3, [pc, #128]	@ (8004e60 <HAL_RCC_ClockConfig+0x1b8>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d001      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e032      	b.n	8004e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0304 	and.w	r3, r3, #4
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d008      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dfc:	4b19      	ldr	r3, [pc, #100]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	4916      	ldr	r1, [pc, #88]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d009      	beq.n	8004e2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e1a:	4b12      	ldr	r3, [pc, #72]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	490e      	ldr	r1, [pc, #56]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e2e:	f000 f821 	bl	8004e74 <HAL_RCC_GetSysClockFreq>
 8004e32:	4602      	mov	r2, r0
 8004e34:	4b0b      	ldr	r3, [pc, #44]	@ (8004e64 <HAL_RCC_ClockConfig+0x1bc>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	091b      	lsrs	r3, r3, #4
 8004e3a:	f003 030f 	and.w	r3, r3, #15
 8004e3e:	490a      	ldr	r1, [pc, #40]	@ (8004e68 <HAL_RCC_ClockConfig+0x1c0>)
 8004e40:	5ccb      	ldrb	r3, [r1, r3]
 8004e42:	fa22 f303 	lsr.w	r3, r2, r3
 8004e46:	4a09      	ldr	r2, [pc, #36]	@ (8004e6c <HAL_RCC_ClockConfig+0x1c4>)
 8004e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e4a:	4b09      	ldr	r3, [pc, #36]	@ (8004e70 <HAL_RCC_ClockConfig+0x1c8>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f7fe faee 	bl	8003430 <HAL_InitTick>

  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	40023c00 	.word	0x40023c00
 8004e64:	40023800 	.word	0x40023800
 8004e68:	0800ab18 	.word	0x0800ab18
 8004e6c:	2000000c 	.word	0x2000000c
 8004e70:	20000010 	.word	0x20000010

08004e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e78:	b094      	sub	sp, #80	@ 0x50
 8004e7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004e84:	2300      	movs	r3, #0
 8004e86:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e8c:	4b79      	ldr	r3, [pc, #484]	@ (8005074 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f003 030c 	and.w	r3, r3, #12
 8004e94:	2b08      	cmp	r3, #8
 8004e96:	d00d      	beq.n	8004eb4 <HAL_RCC_GetSysClockFreq+0x40>
 8004e98:	2b08      	cmp	r3, #8
 8004e9a:	f200 80e1 	bhi.w	8005060 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d002      	beq.n	8004ea8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d003      	beq.n	8004eae <HAL_RCC_GetSysClockFreq+0x3a>
 8004ea6:	e0db      	b.n	8005060 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ea8:	4b73      	ldr	r3, [pc, #460]	@ (8005078 <HAL_RCC_GetSysClockFreq+0x204>)
 8004eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004eac:	e0db      	b.n	8005066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004eae:	4b73      	ldr	r3, [pc, #460]	@ (800507c <HAL_RCC_GetSysClockFreq+0x208>)
 8004eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004eb2:	e0d8      	b.n	8005066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004eb4:	4b6f      	ldr	r3, [pc, #444]	@ (8005074 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ebc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ebe:	4b6d      	ldr	r3, [pc, #436]	@ (8005074 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d063      	beq.n	8004f92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eca:	4b6a      	ldr	r3, [pc, #424]	@ (8005074 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	099b      	lsrs	r3, r3, #6
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ed4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004edc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ede:	2300      	movs	r3, #0
 8004ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ee2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004ee6:	4622      	mov	r2, r4
 8004ee8:	462b      	mov	r3, r5
 8004eea:	f04f 0000 	mov.w	r0, #0
 8004eee:	f04f 0100 	mov.w	r1, #0
 8004ef2:	0159      	lsls	r1, r3, #5
 8004ef4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ef8:	0150      	lsls	r0, r2, #5
 8004efa:	4602      	mov	r2, r0
 8004efc:	460b      	mov	r3, r1
 8004efe:	4621      	mov	r1, r4
 8004f00:	1a51      	subs	r1, r2, r1
 8004f02:	6139      	str	r1, [r7, #16]
 8004f04:	4629      	mov	r1, r5
 8004f06:	eb63 0301 	sbc.w	r3, r3, r1
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	f04f 0200 	mov.w	r2, #0
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f18:	4659      	mov	r1, fp
 8004f1a:	018b      	lsls	r3, r1, #6
 8004f1c:	4651      	mov	r1, sl
 8004f1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f22:	4651      	mov	r1, sl
 8004f24:	018a      	lsls	r2, r1, #6
 8004f26:	4651      	mov	r1, sl
 8004f28:	ebb2 0801 	subs.w	r8, r2, r1
 8004f2c:	4659      	mov	r1, fp
 8004f2e:	eb63 0901 	sbc.w	r9, r3, r1
 8004f32:	f04f 0200 	mov.w	r2, #0
 8004f36:	f04f 0300 	mov.w	r3, #0
 8004f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f46:	4690      	mov	r8, r2
 8004f48:	4699      	mov	r9, r3
 8004f4a:	4623      	mov	r3, r4
 8004f4c:	eb18 0303 	adds.w	r3, r8, r3
 8004f50:	60bb      	str	r3, [r7, #8]
 8004f52:	462b      	mov	r3, r5
 8004f54:	eb49 0303 	adc.w	r3, r9, r3
 8004f58:	60fb      	str	r3, [r7, #12]
 8004f5a:	f04f 0200 	mov.w	r2, #0
 8004f5e:	f04f 0300 	mov.w	r3, #0
 8004f62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f66:	4629      	mov	r1, r5
 8004f68:	024b      	lsls	r3, r1, #9
 8004f6a:	4621      	mov	r1, r4
 8004f6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f70:	4621      	mov	r1, r4
 8004f72:	024a      	lsls	r2, r1, #9
 8004f74:	4610      	mov	r0, r2
 8004f76:	4619      	mov	r1, r3
 8004f78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f84:	f7fb f98c 	bl	80002a0 <__aeabi_uldivmod>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f90:	e058      	b.n	8005044 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f92:	4b38      	ldr	r3, [pc, #224]	@ (8005074 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	099b      	lsrs	r3, r3, #6
 8004f98:	2200      	movs	r2, #0
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	4611      	mov	r1, r2
 8004f9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fa2:	623b      	str	r3, [r7, #32]
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fa8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fac:	4642      	mov	r2, r8
 8004fae:	464b      	mov	r3, r9
 8004fb0:	f04f 0000 	mov.w	r0, #0
 8004fb4:	f04f 0100 	mov.w	r1, #0
 8004fb8:	0159      	lsls	r1, r3, #5
 8004fba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fbe:	0150      	lsls	r0, r2, #5
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	4641      	mov	r1, r8
 8004fc6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004fca:	4649      	mov	r1, r9
 8004fcc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	f04f 0300 	mov.w	r3, #0
 8004fd8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004fdc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004fe0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004fe4:	ebb2 040a 	subs.w	r4, r2, sl
 8004fe8:	eb63 050b 	sbc.w	r5, r3, fp
 8004fec:	f04f 0200 	mov.w	r2, #0
 8004ff0:	f04f 0300 	mov.w	r3, #0
 8004ff4:	00eb      	lsls	r3, r5, #3
 8004ff6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ffa:	00e2      	lsls	r2, r4, #3
 8004ffc:	4614      	mov	r4, r2
 8004ffe:	461d      	mov	r5, r3
 8005000:	4643      	mov	r3, r8
 8005002:	18e3      	adds	r3, r4, r3
 8005004:	603b      	str	r3, [r7, #0]
 8005006:	464b      	mov	r3, r9
 8005008:	eb45 0303 	adc.w	r3, r5, r3
 800500c:	607b      	str	r3, [r7, #4]
 800500e:	f04f 0200 	mov.w	r2, #0
 8005012:	f04f 0300 	mov.w	r3, #0
 8005016:	e9d7 4500 	ldrd	r4, r5, [r7]
 800501a:	4629      	mov	r1, r5
 800501c:	028b      	lsls	r3, r1, #10
 800501e:	4621      	mov	r1, r4
 8005020:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005024:	4621      	mov	r1, r4
 8005026:	028a      	lsls	r2, r1, #10
 8005028:	4610      	mov	r0, r2
 800502a:	4619      	mov	r1, r3
 800502c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800502e:	2200      	movs	r2, #0
 8005030:	61bb      	str	r3, [r7, #24]
 8005032:	61fa      	str	r2, [r7, #28]
 8005034:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005038:	f7fb f932 	bl	80002a0 <__aeabi_uldivmod>
 800503c:	4602      	mov	r2, r0
 800503e:	460b      	mov	r3, r1
 8005040:	4613      	mov	r3, r2
 8005042:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005044:	4b0b      	ldr	r3, [pc, #44]	@ (8005074 <HAL_RCC_GetSysClockFreq+0x200>)
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	0c1b      	lsrs	r3, r3, #16
 800504a:	f003 0303 	and.w	r3, r3, #3
 800504e:	3301      	adds	r3, #1
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005054:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005058:	fbb2 f3f3 	udiv	r3, r2, r3
 800505c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800505e:	e002      	b.n	8005066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005060:	4b05      	ldr	r3, [pc, #20]	@ (8005078 <HAL_RCC_GetSysClockFreq+0x204>)
 8005062:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005064:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005068:	4618      	mov	r0, r3
 800506a:	3750      	adds	r7, #80	@ 0x50
 800506c:	46bd      	mov	sp, r7
 800506e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005072:	bf00      	nop
 8005074:	40023800 	.word	0x40023800
 8005078:	00f42400 	.word	0x00f42400
 800507c:	007a1200 	.word	0x007a1200

08005080 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005084:	4b03      	ldr	r3, [pc, #12]	@ (8005094 <HAL_RCC_GetHCLKFreq+0x14>)
 8005086:	681b      	ldr	r3, [r3, #0]
}
 8005088:	4618      	mov	r0, r3
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	2000000c 	.word	0x2000000c

08005098 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800509c:	f7ff fff0 	bl	8005080 <HAL_RCC_GetHCLKFreq>
 80050a0:	4602      	mov	r2, r0
 80050a2:	4b05      	ldr	r3, [pc, #20]	@ (80050b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	0a9b      	lsrs	r3, r3, #10
 80050a8:	f003 0307 	and.w	r3, r3, #7
 80050ac:	4903      	ldr	r1, [pc, #12]	@ (80050bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80050ae:	5ccb      	ldrb	r3, [r1, r3]
 80050b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	40023800 	.word	0x40023800
 80050bc:	0800ab28 	.word	0x0800ab28

080050c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80050c4:	f7ff ffdc 	bl	8005080 <HAL_RCC_GetHCLKFreq>
 80050c8:	4602      	mov	r2, r0
 80050ca:	4b05      	ldr	r3, [pc, #20]	@ (80050e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	0b5b      	lsrs	r3, r3, #13
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	4903      	ldr	r1, [pc, #12]	@ (80050e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050d6:	5ccb      	ldrb	r3, [r1, r3]
 80050d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050dc:	4618      	mov	r0, r3
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	40023800 	.word	0x40023800
 80050e4:	0800ab28 	.word	0x0800ab28

080050e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	220f      	movs	r2, #15
 80050f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80050f8:	4b12      	ldr	r3, [pc, #72]	@ (8005144 <HAL_RCC_GetClockConfig+0x5c>)
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f003 0203 	and.w	r2, r3, #3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005104:	4b0f      	ldr	r3, [pc, #60]	@ (8005144 <HAL_RCC_GetClockConfig+0x5c>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005110:	4b0c      	ldr	r3, [pc, #48]	@ (8005144 <HAL_RCC_GetClockConfig+0x5c>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800511c:	4b09      	ldr	r3, [pc, #36]	@ (8005144 <HAL_RCC_GetClockConfig+0x5c>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	08db      	lsrs	r3, r3, #3
 8005122:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800512a:	4b07      	ldr	r3, [pc, #28]	@ (8005148 <HAL_RCC_GetClockConfig+0x60>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0207 	and.w	r2, r3, #7
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	601a      	str	r2, [r3, #0]
}
 8005136:	bf00      	nop
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	40023800 	.word	0x40023800
 8005148:	40023c00 	.word	0x40023c00

0800514c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e07b      	b.n	8005256 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005162:	2b00      	cmp	r3, #0
 8005164:	d108      	bne.n	8005178 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800516e:	d009      	beq.n	8005184 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	61da      	str	r2, [r3, #28]
 8005176:	e005      	b.n	8005184 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d106      	bne.n	80051a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7fe f86a 	bl	8003278 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	431a      	orrs	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	431a      	orrs	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051f4:	431a      	orrs	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051fe:	431a      	orrs	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a1b      	ldr	r3, [r3, #32]
 8005204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005208:	ea42 0103 	orr.w	r1, r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005210:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	0c1b      	lsrs	r3, r3, #16
 8005222:	f003 0104 	and.w	r1, r3, #4
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522a:	f003 0210 	and.w	r2, r3, #16
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	430a      	orrs	r2, r1
 8005234:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	69da      	ldr	r2, [r3, #28]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005244:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800525e:	b580      	push	{r7, lr}
 8005260:	b088      	sub	sp, #32
 8005262:	af00      	add	r7, sp, #0
 8005264:	60f8      	str	r0, [r7, #12]
 8005266:	60b9      	str	r1, [r7, #8]
 8005268:	603b      	str	r3, [r7, #0]
 800526a:	4613      	mov	r3, r2
 800526c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800526e:	f7fe fb23 	bl	80038b8 <HAL_GetTick>
 8005272:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005274:	88fb      	ldrh	r3, [r7, #6]
 8005276:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800527e:	b2db      	uxtb	r3, r3
 8005280:	2b01      	cmp	r3, #1
 8005282:	d001      	beq.n	8005288 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005284:	2302      	movs	r3, #2
 8005286:	e12a      	b.n	80054de <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d002      	beq.n	8005294 <HAL_SPI_Transmit+0x36>
 800528e:	88fb      	ldrh	r3, [r7, #6]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e122      	b.n	80054de <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d101      	bne.n	80052a6 <HAL_SPI_Transmit+0x48>
 80052a2:	2302      	movs	r3, #2
 80052a4:	e11b      	b.n	80054de <HAL_SPI_Transmit+0x280>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2203      	movs	r2, #3
 80052b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	68ba      	ldr	r2, [r7, #8]
 80052c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	88fa      	ldrh	r2, [r7, #6]
 80052c6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	88fa      	ldrh	r2, [r7, #6]
 80052cc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052f4:	d10f      	bne.n	8005316 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005304:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005314:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005320:	2b40      	cmp	r3, #64	@ 0x40
 8005322:	d007      	beq.n	8005334 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005332:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800533c:	d152      	bne.n	80053e4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d002      	beq.n	800534c <HAL_SPI_Transmit+0xee>
 8005346:	8b7b      	ldrh	r3, [r7, #26]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d145      	bne.n	80053d8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005350:	881a      	ldrh	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535c:	1c9a      	adds	r2, r3, #2
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005366:	b29b      	uxth	r3, r3
 8005368:	3b01      	subs	r3, #1
 800536a:	b29a      	uxth	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005370:	e032      	b.n	80053d8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f003 0302 	and.w	r3, r3, #2
 800537c:	2b02      	cmp	r3, #2
 800537e:	d112      	bne.n	80053a6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005384:	881a      	ldrh	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005390:	1c9a      	adds	r2, r3, #2
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800539a:	b29b      	uxth	r3, r3
 800539c:	3b01      	subs	r3, #1
 800539e:	b29a      	uxth	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80053a4:	e018      	b.n	80053d8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053a6:	f7fe fa87 	bl	80038b8 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	69fb      	ldr	r3, [r7, #28]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d803      	bhi.n	80053be <HAL_SPI_Transmit+0x160>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053bc:	d102      	bne.n	80053c4 <HAL_SPI_Transmit+0x166>
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d109      	bne.n	80053d8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e082      	b.n	80054de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053dc:	b29b      	uxth	r3, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1c7      	bne.n	8005372 <HAL_SPI_Transmit+0x114>
 80053e2:	e053      	b.n	800548c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d002      	beq.n	80053f2 <HAL_SPI_Transmit+0x194>
 80053ec:	8b7b      	ldrh	r3, [r7, #26]
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d147      	bne.n	8005482 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	330c      	adds	r3, #12
 80053fc:	7812      	ldrb	r2, [r2, #0]
 80053fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005404:	1c5a      	adds	r2, r3, #1
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800540e:	b29b      	uxth	r3, r3
 8005410:	3b01      	subs	r3, #1
 8005412:	b29a      	uxth	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005418:	e033      	b.n	8005482 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b02      	cmp	r3, #2
 8005426:	d113      	bne.n	8005450 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	330c      	adds	r3, #12
 8005432:	7812      	ldrb	r2, [r2, #0]
 8005434:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543a:	1c5a      	adds	r2, r3, #1
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005444:	b29b      	uxth	r3, r3
 8005446:	3b01      	subs	r3, #1
 8005448:	b29a      	uxth	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800544e:	e018      	b.n	8005482 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005450:	f7fe fa32 	bl	80038b8 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	429a      	cmp	r2, r3
 800545e:	d803      	bhi.n	8005468 <HAL_SPI_Transmit+0x20a>
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005466:	d102      	bne.n	800546e <HAL_SPI_Transmit+0x210>
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d109      	bne.n	8005482 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e02d      	b.n	80054de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005486:	b29b      	uxth	r3, r3
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1c6      	bne.n	800541a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800548c:	69fa      	ldr	r2, [r7, #28]
 800548e:	6839      	ldr	r1, [r7, #0]
 8005490:	68f8      	ldr	r0, [r7, #12]
 8005492:	f000 fa59 	bl	8005948 <SPI_EndRxTxTransaction>
 8005496:	4603      	mov	r3, r0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d002      	beq.n	80054a2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2220      	movs	r2, #32
 80054a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d10a      	bne.n	80054c0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054aa:	2300      	movs	r3, #0
 80054ac:	617b      	str	r3, [r7, #20]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	617b      	str	r3, [r7, #20]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	617b      	str	r3, [r7, #20]
 80054be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d001      	beq.n	80054dc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e000      	b.n	80054de <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80054dc:	2300      	movs	r3, #0
  }
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3720      	adds	r7, #32
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b08a      	sub	sp, #40	@ 0x28
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
 80054f2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054f4:	2301      	movs	r3, #1
 80054f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054f8:	f7fe f9de 	bl	80038b8 <HAL_GetTick>
 80054fc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005504:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800550c:	887b      	ldrh	r3, [r7, #2]
 800550e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005510:	7ffb      	ldrb	r3, [r7, #31]
 8005512:	2b01      	cmp	r3, #1
 8005514:	d00c      	beq.n	8005530 <HAL_SPI_TransmitReceive+0x4a>
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800551c:	d106      	bne.n	800552c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d102      	bne.n	800552c <HAL_SPI_TransmitReceive+0x46>
 8005526:	7ffb      	ldrb	r3, [r7, #31]
 8005528:	2b04      	cmp	r3, #4
 800552a:	d001      	beq.n	8005530 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800552c:	2302      	movs	r3, #2
 800552e:	e17f      	b.n	8005830 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d005      	beq.n	8005542 <HAL_SPI_TransmitReceive+0x5c>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d002      	beq.n	8005542 <HAL_SPI_TransmitReceive+0x5c>
 800553c:	887b      	ldrh	r3, [r7, #2]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e174      	b.n	8005830 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800554c:	2b01      	cmp	r3, #1
 800554e:	d101      	bne.n	8005554 <HAL_SPI_TransmitReceive+0x6e>
 8005550:	2302      	movs	r3, #2
 8005552:	e16d      	b.n	8005830 <HAL_SPI_TransmitReceive+0x34a>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b04      	cmp	r3, #4
 8005566:	d003      	beq.n	8005570 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2205      	movs	r2, #5
 800556c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	887a      	ldrh	r2, [r7, #2]
 8005580:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	887a      	ldrh	r2, [r7, #2]
 8005586:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	887a      	ldrh	r2, [r7, #2]
 8005592:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	887a      	ldrh	r2, [r7, #2]
 8005598:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b0:	2b40      	cmp	r3, #64	@ 0x40
 80055b2:	d007      	beq.n	80055c4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055cc:	d17e      	bne.n	80056cc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d002      	beq.n	80055dc <HAL_SPI_TransmitReceive+0xf6>
 80055d6:	8afb      	ldrh	r3, [r7, #22]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d16c      	bne.n	80056b6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e0:	881a      	ldrh	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ec:	1c9a      	adds	r2, r3, #2
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005600:	e059      	b.n	80056b6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b02      	cmp	r3, #2
 800560e:	d11b      	bne.n	8005648 <HAL_SPI_TransmitReceive+0x162>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005614:	b29b      	uxth	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d016      	beq.n	8005648 <HAL_SPI_TransmitReceive+0x162>
 800561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561c:	2b01      	cmp	r3, #1
 800561e:	d113      	bne.n	8005648 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005624:	881a      	ldrh	r2, [r3, #0]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005630:	1c9a      	adds	r2, r3, #2
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800563a:	b29b      	uxth	r3, r3
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005644:	2300      	movs	r3, #0
 8005646:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	2b01      	cmp	r3, #1
 8005654:	d119      	bne.n	800568a <HAL_SPI_TransmitReceive+0x1a4>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800565a:	b29b      	uxth	r3, r3
 800565c:	2b00      	cmp	r3, #0
 800565e:	d014      	beq.n	800568a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68da      	ldr	r2, [r3, #12]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566a:	b292      	uxth	r2, r2
 800566c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005672:	1c9a      	adds	r2, r3, #2
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b01      	subs	r3, #1
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005686:	2301      	movs	r3, #1
 8005688:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800568a:	f7fe f915 	bl	80038b8 <HAL_GetTick>
 800568e:	4602      	mov	r2, r0
 8005690:	6a3b      	ldr	r3, [r7, #32]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005696:	429a      	cmp	r2, r3
 8005698:	d80d      	bhi.n	80056b6 <HAL_SPI_TransmitReceive+0x1d0>
 800569a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a0:	d009      	beq.n	80056b6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e0bc      	b.n	8005830 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1a0      	bne.n	8005602 <HAL_SPI_TransmitReceive+0x11c>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d19b      	bne.n	8005602 <HAL_SPI_TransmitReceive+0x11c>
 80056ca:	e082      	b.n	80057d2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d002      	beq.n	80056da <HAL_SPI_TransmitReceive+0x1f4>
 80056d4:	8afb      	ldrh	r3, [r7, #22]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d171      	bne.n	80057be <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	330c      	adds	r3, #12
 80056e4:	7812      	ldrb	r2, [r2, #0]
 80056e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	3b01      	subs	r3, #1
 80056fa:	b29a      	uxth	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005700:	e05d      	b.n	80057be <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f003 0302 	and.w	r3, r3, #2
 800570c:	2b02      	cmp	r3, #2
 800570e:	d11c      	bne.n	800574a <HAL_SPI_TransmitReceive+0x264>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005714:	b29b      	uxth	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d017      	beq.n	800574a <HAL_SPI_TransmitReceive+0x264>
 800571a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571c:	2b01      	cmp	r3, #1
 800571e:	d114      	bne.n	800574a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	330c      	adds	r3, #12
 800572a:	7812      	ldrb	r2, [r2, #0]
 800572c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005732:	1c5a      	adds	r2, r3, #1
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800573c:	b29b      	uxth	r3, r3
 800573e:	3b01      	subs	r3, #1
 8005740:	b29a      	uxth	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005746:	2300      	movs	r3, #0
 8005748:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b01      	cmp	r3, #1
 8005756:	d119      	bne.n	800578c <HAL_SPI_TransmitReceive+0x2a6>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800575c:	b29b      	uxth	r3, r3
 800575e:	2b00      	cmp	r3, #0
 8005760:	d014      	beq.n	800578c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68da      	ldr	r2, [r3, #12]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576c:	b2d2      	uxtb	r2, r2
 800576e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005774:	1c5a      	adds	r2, r3, #1
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800577e:	b29b      	uxth	r3, r3
 8005780:	3b01      	subs	r3, #1
 8005782:	b29a      	uxth	r2, r3
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005788:	2301      	movs	r3, #1
 800578a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800578c:	f7fe f894 	bl	80038b8 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	6a3b      	ldr	r3, [r7, #32]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005798:	429a      	cmp	r2, r3
 800579a:	d803      	bhi.n	80057a4 <HAL_SPI_TransmitReceive+0x2be>
 800579c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057a2:	d102      	bne.n	80057aa <HAL_SPI_TransmitReceive+0x2c4>
 80057a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d109      	bne.n	80057be <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e038      	b.n	8005830 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d19c      	bne.n	8005702 <HAL_SPI_TransmitReceive+0x21c>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d197      	bne.n	8005702 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057d2:	6a3a      	ldr	r2, [r7, #32]
 80057d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f000 f8b6 	bl	8005948 <SPI_EndRxTxTransaction>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d008      	beq.n	80057f4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2220      	movs	r2, #32
 80057e6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e01d      	b.n	8005830 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10a      	bne.n	8005812 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057fc:	2300      	movs	r3, #0
 80057fe:	613b      	str	r3, [r7, #16]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	613b      	str	r3, [r7, #16]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2201      	movs	r2, #1
 8005816:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e000      	b.n	8005830 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800582e:	2300      	movs	r3, #0
  }
}
 8005830:	4618      	mov	r0, r3
 8005832:	3728      	adds	r7, #40	@ 0x28
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b088      	sub	sp, #32
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	603b      	str	r3, [r7, #0]
 8005844:	4613      	mov	r3, r2
 8005846:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005848:	f7fe f836 	bl	80038b8 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005850:	1a9b      	subs	r3, r3, r2
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	4413      	add	r3, r2
 8005856:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005858:	f7fe f82e 	bl	80038b8 <HAL_GetTick>
 800585c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800585e:	4b39      	ldr	r3, [pc, #228]	@ (8005944 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	015b      	lsls	r3, r3, #5
 8005864:	0d1b      	lsrs	r3, r3, #20
 8005866:	69fa      	ldr	r2, [r7, #28]
 8005868:	fb02 f303 	mul.w	r3, r2, r3
 800586c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800586e:	e055      	b.n	800591c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005876:	d051      	beq.n	800591c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005878:	f7fe f81e 	bl	80038b8 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	69fa      	ldr	r2, [r7, #28]
 8005884:	429a      	cmp	r2, r3
 8005886:	d902      	bls.n	800588e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d13d      	bne.n	800590a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800589c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058a6:	d111      	bne.n	80058cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058b0:	d004      	beq.n	80058bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058ba:	d107      	bne.n	80058cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058d4:	d10f      	bne.n	80058f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e018      	b.n	800593c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d102      	bne.n	8005916 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005910:	2300      	movs	r3, #0
 8005912:	61fb      	str	r3, [r7, #28]
 8005914:	e002      	b.n	800591c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	3b01      	subs	r3, #1
 800591a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	689a      	ldr	r2, [r3, #8]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	4013      	ands	r3, r2
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	429a      	cmp	r2, r3
 800592a:	bf0c      	ite	eq
 800592c:	2301      	moveq	r3, #1
 800592e:	2300      	movne	r3, #0
 8005930:	b2db      	uxtb	r3, r3
 8005932:	461a      	mov	r2, r3
 8005934:	79fb      	ldrb	r3, [r7, #7]
 8005936:	429a      	cmp	r2, r3
 8005938:	d19a      	bne.n	8005870 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3720      	adds	r7, #32
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	2000000c 	.word	0x2000000c

08005948 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af02      	add	r7, sp, #8
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	9300      	str	r3, [sp, #0]
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2201      	movs	r2, #1
 800595c:	2102      	movs	r1, #2
 800595e:	68f8      	ldr	r0, [r7, #12]
 8005960:	f7ff ff6a 	bl	8005838 <SPI_WaitFlagStateUntilTimeout>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d007      	beq.n	800597a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800596e:	f043 0220 	orr.w	r2, r3, #32
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e032      	b.n	80059e0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800597a:	4b1b      	ldr	r3, [pc, #108]	@ (80059e8 <SPI_EndRxTxTransaction+0xa0>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a1b      	ldr	r2, [pc, #108]	@ (80059ec <SPI_EndRxTxTransaction+0xa4>)
 8005980:	fba2 2303 	umull	r2, r3, r2, r3
 8005984:	0d5b      	lsrs	r3, r3, #21
 8005986:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800598a:	fb02 f303 	mul.w	r3, r2, r3
 800598e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005998:	d112      	bne.n	80059c0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2200      	movs	r2, #0
 80059a2:	2180      	movs	r1, #128	@ 0x80
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f7ff ff47 	bl	8005838 <SPI_WaitFlagStateUntilTimeout>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d016      	beq.n	80059de <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059b4:	f043 0220 	orr.w	r2, r3, #32
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e00f      	b.n	80059e0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	3b01      	subs	r3, #1
 80059ca:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d6:	2b80      	cmp	r3, #128	@ 0x80
 80059d8:	d0f2      	beq.n	80059c0 <SPI_EndRxTxTransaction+0x78>
 80059da:	e000      	b.n	80059de <SPI_EndRxTxTransaction+0x96>
        break;
 80059dc:	bf00      	nop
  }

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3718      	adds	r7, #24
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	2000000c 	.word	0x2000000c
 80059ec:	165e9f81 	.word	0x165e9f81

080059f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d101      	bne.n	8005a02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e041      	b.n	8005a86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d106      	bne.n	8005a1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f839 	bl	8005a8e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	4610      	mov	r0, r2
 8005a30:	f000 f9b2 	bl	8005d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3708      	adds	r7, #8
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}

08005a8e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b083      	sub	sp, #12
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005a96:	bf00      	nop
 8005a98:	370c      	adds	r7, #12
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
	...

08005aa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d001      	beq.n	8005abc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	e044      	b.n	8005b46 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68da      	ldr	r2, [r3, #12]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f042 0201 	orr.w	r2, r2, #1
 8005ad2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8005b54 <HAL_TIM_Base_Start_IT+0xb0>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d018      	beq.n	8005b10 <HAL_TIM_Base_Start_IT+0x6c>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ae6:	d013      	beq.n	8005b10 <HAL_TIM_Base_Start_IT+0x6c>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a1a      	ldr	r2, [pc, #104]	@ (8005b58 <HAL_TIM_Base_Start_IT+0xb4>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d00e      	beq.n	8005b10 <HAL_TIM_Base_Start_IT+0x6c>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a19      	ldr	r2, [pc, #100]	@ (8005b5c <HAL_TIM_Base_Start_IT+0xb8>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d009      	beq.n	8005b10 <HAL_TIM_Base_Start_IT+0x6c>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a17      	ldr	r2, [pc, #92]	@ (8005b60 <HAL_TIM_Base_Start_IT+0xbc>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d004      	beq.n	8005b10 <HAL_TIM_Base_Start_IT+0x6c>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a16      	ldr	r2, [pc, #88]	@ (8005b64 <HAL_TIM_Base_Start_IT+0xc0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d111      	bne.n	8005b34 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f003 0307 	and.w	r3, r3, #7
 8005b1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2b06      	cmp	r3, #6
 8005b20:	d010      	beq.n	8005b44 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f042 0201 	orr.w	r2, r2, #1
 8005b30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b32:	e007      	b.n	8005b44 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f042 0201 	orr.w	r2, r2, #1
 8005b42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3714      	adds	r7, #20
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr
 8005b52:	bf00      	nop
 8005b54:	40010000 	.word	0x40010000
 8005b58:	40000400 	.word	0x40000400
 8005b5c:	40000800 	.word	0x40000800
 8005b60:	40000c00 	.word	0x40000c00
 8005b64:	40014000 	.word	0x40014000

08005b68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	f003 0302 	and.w	r3, r3, #2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d020      	beq.n	8005bcc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d01b      	beq.n	8005bcc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f06f 0202 	mvn.w	r2, #2
 8005b9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	f003 0303 	and.w	r3, r3, #3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d003      	beq.n	8005bba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f8d2 	bl	8005d5c <HAL_TIM_IC_CaptureCallback>
 8005bb8:	e005      	b.n	8005bc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 f8c4 	bl	8005d48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 f8d5 	bl	8005d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	f003 0304 	and.w	r3, r3, #4
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d020      	beq.n	8005c18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f003 0304 	and.w	r3, r3, #4
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d01b      	beq.n	8005c18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f06f 0204 	mvn.w	r2, #4
 8005be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2202      	movs	r2, #2
 8005bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d003      	beq.n	8005c06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f8ac 	bl	8005d5c <HAL_TIM_IC_CaptureCallback>
 8005c04:	e005      	b.n	8005c12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 f89e 	bl	8005d48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f8af 	bl	8005d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	f003 0308 	and.w	r3, r3, #8
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d020      	beq.n	8005c64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f003 0308 	and.w	r3, r3, #8
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d01b      	beq.n	8005c64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f06f 0208 	mvn.w	r2, #8
 8005c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2204      	movs	r2, #4
 8005c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d003      	beq.n	8005c52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f886 	bl	8005d5c <HAL_TIM_IC_CaptureCallback>
 8005c50:	e005      	b.n	8005c5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f878 	bl	8005d48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f889 	bl	8005d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	f003 0310 	and.w	r3, r3, #16
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d020      	beq.n	8005cb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f003 0310 	and.w	r3, r3, #16
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d01b      	beq.n	8005cb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f06f 0210 	mvn.w	r2, #16
 8005c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2208      	movs	r2, #8
 8005c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d003      	beq.n	8005c9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f860 	bl	8005d5c <HAL_TIM_IC_CaptureCallback>
 8005c9c:	e005      	b.n	8005caa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 f852 	bl	8005d48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 f863 	bl	8005d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00c      	beq.n	8005cd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d007      	beq.n	8005cd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f06f 0201 	mvn.w	r2, #1
 8005ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f7fd fa4e 	bl	8003170 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00c      	beq.n	8005cf8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d007      	beq.n	8005cf8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 f8e0 	bl	8005eb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00c      	beq.n	8005d1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d007      	beq.n	8005d1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f834 	bl	8005d84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	f003 0320 	and.w	r3, r3, #32
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00c      	beq.n	8005d40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f003 0320 	and.w	r3, r3, #32
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d007      	beq.n	8005d40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f06f 0220 	mvn.w	r2, #32
 8005d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f8b2 	bl	8005ea4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d40:	bf00      	nop
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a37      	ldr	r2, [pc, #220]	@ (8005e88 <TIM_Base_SetConfig+0xf0>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d00f      	beq.n	8005dd0 <TIM_Base_SetConfig+0x38>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005db6:	d00b      	beq.n	8005dd0 <TIM_Base_SetConfig+0x38>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a34      	ldr	r2, [pc, #208]	@ (8005e8c <TIM_Base_SetConfig+0xf4>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d007      	beq.n	8005dd0 <TIM_Base_SetConfig+0x38>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a33      	ldr	r2, [pc, #204]	@ (8005e90 <TIM_Base_SetConfig+0xf8>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d003      	beq.n	8005dd0 <TIM_Base_SetConfig+0x38>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a32      	ldr	r2, [pc, #200]	@ (8005e94 <TIM_Base_SetConfig+0xfc>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d108      	bne.n	8005de2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a28      	ldr	r2, [pc, #160]	@ (8005e88 <TIM_Base_SetConfig+0xf0>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d01b      	beq.n	8005e22 <TIM_Base_SetConfig+0x8a>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005df0:	d017      	beq.n	8005e22 <TIM_Base_SetConfig+0x8a>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a25      	ldr	r2, [pc, #148]	@ (8005e8c <TIM_Base_SetConfig+0xf4>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d013      	beq.n	8005e22 <TIM_Base_SetConfig+0x8a>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a24      	ldr	r2, [pc, #144]	@ (8005e90 <TIM_Base_SetConfig+0xf8>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d00f      	beq.n	8005e22 <TIM_Base_SetConfig+0x8a>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a23      	ldr	r2, [pc, #140]	@ (8005e94 <TIM_Base_SetConfig+0xfc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00b      	beq.n	8005e22 <TIM_Base_SetConfig+0x8a>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a22      	ldr	r2, [pc, #136]	@ (8005e98 <TIM_Base_SetConfig+0x100>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d007      	beq.n	8005e22 <TIM_Base_SetConfig+0x8a>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a21      	ldr	r2, [pc, #132]	@ (8005e9c <TIM_Base_SetConfig+0x104>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d003      	beq.n	8005e22 <TIM_Base_SetConfig+0x8a>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a20      	ldr	r2, [pc, #128]	@ (8005ea0 <TIM_Base_SetConfig+0x108>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d108      	bne.n	8005e34 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a0c      	ldr	r2, [pc, #48]	@ (8005e88 <TIM_Base_SetConfig+0xf0>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d103      	bne.n	8005e62 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	691a      	ldr	r2, [r3, #16]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f043 0204 	orr.w	r2, r3, #4
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2201      	movs	r2, #1
 8005e72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	601a      	str	r2, [r3, #0]
}
 8005e7a:	bf00      	nop
 8005e7c:	3714      	adds	r7, #20
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	40010000 	.word	0x40010000
 8005e8c:	40000400 	.word	0x40000400
 8005e90:	40000800 	.word	0x40000800
 8005e94:	40000c00 	.word	0x40000c00
 8005e98:	40014000 	.word	0x40014000
 8005e9c:	40014400 	.word	0x40014400
 8005ea0:	40014800 	.word	0x40014800

08005ea4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d101      	bne.n	8005ede <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e042      	b.n	8005f64 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d106      	bne.n	8005ef8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7fd fc38 	bl	8003768 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2224      	movs	r2, #36	@ 0x24
 8005efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68da      	ldr	r2, [r3, #12]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 f973 	bl	80061fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	691a      	ldr	r2, [r3, #16]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	695a      	ldr	r2, [r3, #20]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68da      	ldr	r2, [r3, #12]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2220      	movs	r2, #32
 8005f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2220      	movs	r2, #32
 8005f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3708      	adds	r7, #8
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b08a      	sub	sp, #40	@ 0x28
 8005f70:	af02      	add	r7, sp, #8
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	603b      	str	r3, [r7, #0]
 8005f78:	4613      	mov	r3, r2
 8005f7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b20      	cmp	r3, #32
 8005f8a:	d175      	bne.n	8006078 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d002      	beq.n	8005f98 <HAL_UART_Transmit+0x2c>
 8005f92:	88fb      	ldrh	r3, [r7, #6]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e06e      	b.n	800607a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2221      	movs	r2, #33	@ 0x21
 8005fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005faa:	f7fd fc85 	bl	80038b8 <HAL_GetTick>
 8005fae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	88fa      	ldrh	r2, [r7, #6]
 8005fb4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	88fa      	ldrh	r2, [r7, #6]
 8005fba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fc4:	d108      	bne.n	8005fd8 <HAL_UART_Transmit+0x6c>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d104      	bne.n	8005fd8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	61bb      	str	r3, [r7, #24]
 8005fd6:	e003      	b.n	8005fe0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005fe0:	e02e      	b.n	8006040 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	9300      	str	r3, [sp, #0]
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	2180      	movs	r1, #128	@ 0x80
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f000 f848 	bl	8006082 <UART_WaitOnFlagUntilTimeout>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d005      	beq.n	8006004 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e03a      	b.n	800607a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10b      	bne.n	8006022 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	881b      	ldrh	r3, [r3, #0]
 800600e:	461a      	mov	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006018:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	3302      	adds	r3, #2
 800601e:	61bb      	str	r3, [r7, #24]
 8006020:	e007      	b.n	8006032 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	781a      	ldrb	r2, [r3, #0]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	3301      	adds	r3, #1
 8006030:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006036:	b29b      	uxth	r3, r3
 8006038:	3b01      	subs	r3, #1
 800603a:	b29a      	uxth	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006044:	b29b      	uxth	r3, r3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1cb      	bne.n	8005fe2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	9300      	str	r3, [sp, #0]
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	2200      	movs	r2, #0
 8006052:	2140      	movs	r1, #64	@ 0x40
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f000 f814 	bl	8006082 <UART_WaitOnFlagUntilTimeout>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d005      	beq.n	800606c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2220      	movs	r2, #32
 8006064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e006      	b.n	800607a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2220      	movs	r2, #32
 8006070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006074:	2300      	movs	r3, #0
 8006076:	e000      	b.n	800607a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006078:	2302      	movs	r3, #2
  }
}
 800607a:	4618      	mov	r0, r3
 800607c:	3720      	adds	r7, #32
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b086      	sub	sp, #24
 8006086:	af00      	add	r7, sp, #0
 8006088:	60f8      	str	r0, [r7, #12]
 800608a:	60b9      	str	r1, [r7, #8]
 800608c:	603b      	str	r3, [r7, #0]
 800608e:	4613      	mov	r3, r2
 8006090:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006092:	e03b      	b.n	800610c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006094:	6a3b      	ldr	r3, [r7, #32]
 8006096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609a:	d037      	beq.n	800610c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800609c:	f7fd fc0c 	bl	80038b8 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	6a3a      	ldr	r2, [r7, #32]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d302      	bcc.n	80060b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80060ac:	6a3b      	ldr	r3, [r7, #32]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d101      	bne.n	80060b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e03a      	b.n	800612c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	f003 0304 	and.w	r3, r3, #4
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d023      	beq.n	800610c <UART_WaitOnFlagUntilTimeout+0x8a>
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2b80      	cmp	r3, #128	@ 0x80
 80060c8:	d020      	beq.n	800610c <UART_WaitOnFlagUntilTimeout+0x8a>
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	2b40      	cmp	r3, #64	@ 0x40
 80060ce:	d01d      	beq.n	800610c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0308 	and.w	r3, r3, #8
 80060da:	2b08      	cmp	r3, #8
 80060dc:	d116      	bne.n	800610c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80060de:	2300      	movs	r3, #0
 80060e0:	617b      	str	r3, [r7, #20]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	617b      	str	r3, [r7, #20]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	617b      	str	r3, [r7, #20]
 80060f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f000 f81d 	bl	8006134 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2208      	movs	r2, #8
 80060fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e00f      	b.n	800612c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	4013      	ands	r3, r2
 8006116:	68ba      	ldr	r2, [r7, #8]
 8006118:	429a      	cmp	r2, r3
 800611a:	bf0c      	ite	eq
 800611c:	2301      	moveq	r3, #1
 800611e:	2300      	movne	r3, #0
 8006120:	b2db      	uxtb	r3, r3
 8006122:	461a      	mov	r2, r3
 8006124:	79fb      	ldrb	r3, [r7, #7]
 8006126:	429a      	cmp	r2, r3
 8006128:	d0b4      	beq.n	8006094 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3718      	adds	r7, #24
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006134:	b480      	push	{r7}
 8006136:	b095      	sub	sp, #84	@ 0x54
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	330c      	adds	r3, #12
 8006142:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006146:	e853 3f00 	ldrex	r3, [r3]
 800614a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800614c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006152:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	330c      	adds	r3, #12
 800615a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800615c:	643a      	str	r2, [r7, #64]	@ 0x40
 800615e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006160:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006162:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006164:	e841 2300 	strex	r3, r2, [r1]
 8006168:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800616a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800616c:	2b00      	cmp	r3, #0
 800616e:	d1e5      	bne.n	800613c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	3314      	adds	r3, #20
 8006176:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006178:	6a3b      	ldr	r3, [r7, #32]
 800617a:	e853 3f00 	ldrex	r3, [r3]
 800617e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	f023 0301 	bic.w	r3, r3, #1
 8006186:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	3314      	adds	r3, #20
 800618e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006190:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006192:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006194:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006196:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006198:	e841 2300 	strex	r3, r2, [r1]
 800619c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800619e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d1e5      	bne.n	8006170 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d119      	bne.n	80061e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	330c      	adds	r3, #12
 80061b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	e853 3f00 	ldrex	r3, [r3]
 80061ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f023 0310 	bic.w	r3, r3, #16
 80061c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	330c      	adds	r3, #12
 80061ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061cc:	61ba      	str	r2, [r7, #24]
 80061ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d0:	6979      	ldr	r1, [r7, #20]
 80061d2:	69ba      	ldr	r2, [r7, #24]
 80061d4:	e841 2300 	strex	r3, r2, [r1]
 80061d8:	613b      	str	r3, [r7, #16]
   return(result);
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1e5      	bne.n	80061ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2220      	movs	r2, #32
 80061e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80061ee:	bf00      	nop
 80061f0:	3754      	adds	r7, #84	@ 0x54
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
	...

080061fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006200:	b0c0      	sub	sp, #256	@ 0x100
 8006202:	af00      	add	r7, sp, #0
 8006204:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006218:	68d9      	ldr	r1, [r3, #12]
 800621a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	ea40 0301 	orr.w	r3, r0, r1
 8006224:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	431a      	orrs	r2, r3
 8006234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006238:	695b      	ldr	r3, [r3, #20]
 800623a:	431a      	orrs	r2, r3
 800623c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006240:	69db      	ldr	r3, [r3, #28]
 8006242:	4313      	orrs	r3, r2
 8006244:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006254:	f021 010c 	bic.w	r1, r1, #12
 8006258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006262:	430b      	orrs	r3, r1
 8006264:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	695b      	ldr	r3, [r3, #20]
 800626e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006276:	6999      	ldr	r1, [r3, #24]
 8006278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	ea40 0301 	orr.w	r3, r0, r1
 8006282:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	4b8f      	ldr	r3, [pc, #572]	@ (80064c8 <UART_SetConfig+0x2cc>)
 800628c:	429a      	cmp	r2, r3
 800628e:	d005      	beq.n	800629c <UART_SetConfig+0xa0>
 8006290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	4b8d      	ldr	r3, [pc, #564]	@ (80064cc <UART_SetConfig+0x2d0>)
 8006298:	429a      	cmp	r2, r3
 800629a:	d104      	bne.n	80062a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800629c:	f7fe ff10 	bl	80050c0 <HAL_RCC_GetPCLK2Freq>
 80062a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80062a4:	e003      	b.n	80062ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80062a6:	f7fe fef7 	bl	8005098 <HAL_RCC_GetPCLK1Freq>
 80062aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062b2:	69db      	ldr	r3, [r3, #28]
 80062b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062b8:	f040 810c 	bne.w	80064d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062c0:	2200      	movs	r2, #0
 80062c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80062ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80062ce:	4622      	mov	r2, r4
 80062d0:	462b      	mov	r3, r5
 80062d2:	1891      	adds	r1, r2, r2
 80062d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80062d6:	415b      	adcs	r3, r3
 80062d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80062de:	4621      	mov	r1, r4
 80062e0:	eb12 0801 	adds.w	r8, r2, r1
 80062e4:	4629      	mov	r1, r5
 80062e6:	eb43 0901 	adc.w	r9, r3, r1
 80062ea:	f04f 0200 	mov.w	r2, #0
 80062ee:	f04f 0300 	mov.w	r3, #0
 80062f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062fe:	4690      	mov	r8, r2
 8006300:	4699      	mov	r9, r3
 8006302:	4623      	mov	r3, r4
 8006304:	eb18 0303 	adds.w	r3, r8, r3
 8006308:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800630c:	462b      	mov	r3, r5
 800630e:	eb49 0303 	adc.w	r3, r9, r3
 8006312:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006322:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006326:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800632a:	460b      	mov	r3, r1
 800632c:	18db      	adds	r3, r3, r3
 800632e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006330:	4613      	mov	r3, r2
 8006332:	eb42 0303 	adc.w	r3, r2, r3
 8006336:	657b      	str	r3, [r7, #84]	@ 0x54
 8006338:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800633c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006340:	f7f9 ffae 	bl	80002a0 <__aeabi_uldivmod>
 8006344:	4602      	mov	r2, r0
 8006346:	460b      	mov	r3, r1
 8006348:	4b61      	ldr	r3, [pc, #388]	@ (80064d0 <UART_SetConfig+0x2d4>)
 800634a:	fba3 2302 	umull	r2, r3, r3, r2
 800634e:	095b      	lsrs	r3, r3, #5
 8006350:	011c      	lsls	r4, r3, #4
 8006352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006356:	2200      	movs	r2, #0
 8006358:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800635c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006360:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006364:	4642      	mov	r2, r8
 8006366:	464b      	mov	r3, r9
 8006368:	1891      	adds	r1, r2, r2
 800636a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800636c:	415b      	adcs	r3, r3
 800636e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006370:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006374:	4641      	mov	r1, r8
 8006376:	eb12 0a01 	adds.w	sl, r2, r1
 800637a:	4649      	mov	r1, r9
 800637c:	eb43 0b01 	adc.w	fp, r3, r1
 8006380:	f04f 0200 	mov.w	r2, #0
 8006384:	f04f 0300 	mov.w	r3, #0
 8006388:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800638c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006390:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006394:	4692      	mov	sl, r2
 8006396:	469b      	mov	fp, r3
 8006398:	4643      	mov	r3, r8
 800639a:	eb1a 0303 	adds.w	r3, sl, r3
 800639e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063a2:	464b      	mov	r3, r9
 80063a4:	eb4b 0303 	adc.w	r3, fp, r3
 80063a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80063ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80063bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063c0:	460b      	mov	r3, r1
 80063c2:	18db      	adds	r3, r3, r3
 80063c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80063c6:	4613      	mov	r3, r2
 80063c8:	eb42 0303 	adc.w	r3, r2, r3
 80063cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80063ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80063d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80063d6:	f7f9 ff63 	bl	80002a0 <__aeabi_uldivmod>
 80063da:	4602      	mov	r2, r0
 80063dc:	460b      	mov	r3, r1
 80063de:	4611      	mov	r1, r2
 80063e0:	4b3b      	ldr	r3, [pc, #236]	@ (80064d0 <UART_SetConfig+0x2d4>)
 80063e2:	fba3 2301 	umull	r2, r3, r3, r1
 80063e6:	095b      	lsrs	r3, r3, #5
 80063e8:	2264      	movs	r2, #100	@ 0x64
 80063ea:	fb02 f303 	mul.w	r3, r2, r3
 80063ee:	1acb      	subs	r3, r1, r3
 80063f0:	00db      	lsls	r3, r3, #3
 80063f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80063f6:	4b36      	ldr	r3, [pc, #216]	@ (80064d0 <UART_SetConfig+0x2d4>)
 80063f8:	fba3 2302 	umull	r2, r3, r3, r2
 80063fc:	095b      	lsrs	r3, r3, #5
 80063fe:	005b      	lsls	r3, r3, #1
 8006400:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006404:	441c      	add	r4, r3
 8006406:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800640a:	2200      	movs	r2, #0
 800640c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006410:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006414:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006418:	4642      	mov	r2, r8
 800641a:	464b      	mov	r3, r9
 800641c:	1891      	adds	r1, r2, r2
 800641e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006420:	415b      	adcs	r3, r3
 8006422:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006424:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006428:	4641      	mov	r1, r8
 800642a:	1851      	adds	r1, r2, r1
 800642c:	6339      	str	r1, [r7, #48]	@ 0x30
 800642e:	4649      	mov	r1, r9
 8006430:	414b      	adcs	r3, r1
 8006432:	637b      	str	r3, [r7, #52]	@ 0x34
 8006434:	f04f 0200 	mov.w	r2, #0
 8006438:	f04f 0300 	mov.w	r3, #0
 800643c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006440:	4659      	mov	r1, fp
 8006442:	00cb      	lsls	r3, r1, #3
 8006444:	4651      	mov	r1, sl
 8006446:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800644a:	4651      	mov	r1, sl
 800644c:	00ca      	lsls	r2, r1, #3
 800644e:	4610      	mov	r0, r2
 8006450:	4619      	mov	r1, r3
 8006452:	4603      	mov	r3, r0
 8006454:	4642      	mov	r2, r8
 8006456:	189b      	adds	r3, r3, r2
 8006458:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800645c:	464b      	mov	r3, r9
 800645e:	460a      	mov	r2, r1
 8006460:	eb42 0303 	adc.w	r3, r2, r3
 8006464:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006474:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006478:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800647c:	460b      	mov	r3, r1
 800647e:	18db      	adds	r3, r3, r3
 8006480:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006482:	4613      	mov	r3, r2
 8006484:	eb42 0303 	adc.w	r3, r2, r3
 8006488:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800648a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800648e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006492:	f7f9 ff05 	bl	80002a0 <__aeabi_uldivmod>
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	4b0d      	ldr	r3, [pc, #52]	@ (80064d0 <UART_SetConfig+0x2d4>)
 800649c:	fba3 1302 	umull	r1, r3, r3, r2
 80064a0:	095b      	lsrs	r3, r3, #5
 80064a2:	2164      	movs	r1, #100	@ 0x64
 80064a4:	fb01 f303 	mul.w	r3, r1, r3
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	00db      	lsls	r3, r3, #3
 80064ac:	3332      	adds	r3, #50	@ 0x32
 80064ae:	4a08      	ldr	r2, [pc, #32]	@ (80064d0 <UART_SetConfig+0x2d4>)
 80064b0:	fba2 2303 	umull	r2, r3, r2, r3
 80064b4:	095b      	lsrs	r3, r3, #5
 80064b6:	f003 0207 	and.w	r2, r3, #7
 80064ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4422      	add	r2, r4
 80064c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80064c4:	e106      	b.n	80066d4 <UART_SetConfig+0x4d8>
 80064c6:	bf00      	nop
 80064c8:	40011000 	.word	0x40011000
 80064cc:	40011400 	.word	0x40011400
 80064d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064d8:	2200      	movs	r2, #0
 80064da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80064e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80064e6:	4642      	mov	r2, r8
 80064e8:	464b      	mov	r3, r9
 80064ea:	1891      	adds	r1, r2, r2
 80064ec:	6239      	str	r1, [r7, #32]
 80064ee:	415b      	adcs	r3, r3
 80064f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80064f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064f6:	4641      	mov	r1, r8
 80064f8:	1854      	adds	r4, r2, r1
 80064fa:	4649      	mov	r1, r9
 80064fc:	eb43 0501 	adc.w	r5, r3, r1
 8006500:	f04f 0200 	mov.w	r2, #0
 8006504:	f04f 0300 	mov.w	r3, #0
 8006508:	00eb      	lsls	r3, r5, #3
 800650a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800650e:	00e2      	lsls	r2, r4, #3
 8006510:	4614      	mov	r4, r2
 8006512:	461d      	mov	r5, r3
 8006514:	4643      	mov	r3, r8
 8006516:	18e3      	adds	r3, r4, r3
 8006518:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800651c:	464b      	mov	r3, r9
 800651e:	eb45 0303 	adc.w	r3, r5, r3
 8006522:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006532:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006536:	f04f 0200 	mov.w	r2, #0
 800653a:	f04f 0300 	mov.w	r3, #0
 800653e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006542:	4629      	mov	r1, r5
 8006544:	008b      	lsls	r3, r1, #2
 8006546:	4621      	mov	r1, r4
 8006548:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800654c:	4621      	mov	r1, r4
 800654e:	008a      	lsls	r2, r1, #2
 8006550:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006554:	f7f9 fea4 	bl	80002a0 <__aeabi_uldivmod>
 8006558:	4602      	mov	r2, r0
 800655a:	460b      	mov	r3, r1
 800655c:	4b60      	ldr	r3, [pc, #384]	@ (80066e0 <UART_SetConfig+0x4e4>)
 800655e:	fba3 2302 	umull	r2, r3, r3, r2
 8006562:	095b      	lsrs	r3, r3, #5
 8006564:	011c      	lsls	r4, r3, #4
 8006566:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800656a:	2200      	movs	r2, #0
 800656c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006570:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006574:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006578:	4642      	mov	r2, r8
 800657a:	464b      	mov	r3, r9
 800657c:	1891      	adds	r1, r2, r2
 800657e:	61b9      	str	r1, [r7, #24]
 8006580:	415b      	adcs	r3, r3
 8006582:	61fb      	str	r3, [r7, #28]
 8006584:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006588:	4641      	mov	r1, r8
 800658a:	1851      	adds	r1, r2, r1
 800658c:	6139      	str	r1, [r7, #16]
 800658e:	4649      	mov	r1, r9
 8006590:	414b      	adcs	r3, r1
 8006592:	617b      	str	r3, [r7, #20]
 8006594:	f04f 0200 	mov.w	r2, #0
 8006598:	f04f 0300 	mov.w	r3, #0
 800659c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065a0:	4659      	mov	r1, fp
 80065a2:	00cb      	lsls	r3, r1, #3
 80065a4:	4651      	mov	r1, sl
 80065a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065aa:	4651      	mov	r1, sl
 80065ac:	00ca      	lsls	r2, r1, #3
 80065ae:	4610      	mov	r0, r2
 80065b0:	4619      	mov	r1, r3
 80065b2:	4603      	mov	r3, r0
 80065b4:	4642      	mov	r2, r8
 80065b6:	189b      	adds	r3, r3, r2
 80065b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065bc:	464b      	mov	r3, r9
 80065be:	460a      	mov	r2, r1
 80065c0:	eb42 0303 	adc.w	r3, r2, r3
 80065c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80065e0:	4649      	mov	r1, r9
 80065e2:	008b      	lsls	r3, r1, #2
 80065e4:	4641      	mov	r1, r8
 80065e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065ea:	4641      	mov	r1, r8
 80065ec:	008a      	lsls	r2, r1, #2
 80065ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80065f2:	f7f9 fe55 	bl	80002a0 <__aeabi_uldivmod>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1
 80065fa:	4611      	mov	r1, r2
 80065fc:	4b38      	ldr	r3, [pc, #224]	@ (80066e0 <UART_SetConfig+0x4e4>)
 80065fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006602:	095b      	lsrs	r3, r3, #5
 8006604:	2264      	movs	r2, #100	@ 0x64
 8006606:	fb02 f303 	mul.w	r3, r2, r3
 800660a:	1acb      	subs	r3, r1, r3
 800660c:	011b      	lsls	r3, r3, #4
 800660e:	3332      	adds	r3, #50	@ 0x32
 8006610:	4a33      	ldr	r2, [pc, #204]	@ (80066e0 <UART_SetConfig+0x4e4>)
 8006612:	fba2 2303 	umull	r2, r3, r2, r3
 8006616:	095b      	lsrs	r3, r3, #5
 8006618:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800661c:	441c      	add	r4, r3
 800661e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006622:	2200      	movs	r2, #0
 8006624:	673b      	str	r3, [r7, #112]	@ 0x70
 8006626:	677a      	str	r2, [r7, #116]	@ 0x74
 8006628:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800662c:	4642      	mov	r2, r8
 800662e:	464b      	mov	r3, r9
 8006630:	1891      	adds	r1, r2, r2
 8006632:	60b9      	str	r1, [r7, #8]
 8006634:	415b      	adcs	r3, r3
 8006636:	60fb      	str	r3, [r7, #12]
 8006638:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800663c:	4641      	mov	r1, r8
 800663e:	1851      	adds	r1, r2, r1
 8006640:	6039      	str	r1, [r7, #0]
 8006642:	4649      	mov	r1, r9
 8006644:	414b      	adcs	r3, r1
 8006646:	607b      	str	r3, [r7, #4]
 8006648:	f04f 0200 	mov.w	r2, #0
 800664c:	f04f 0300 	mov.w	r3, #0
 8006650:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006654:	4659      	mov	r1, fp
 8006656:	00cb      	lsls	r3, r1, #3
 8006658:	4651      	mov	r1, sl
 800665a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800665e:	4651      	mov	r1, sl
 8006660:	00ca      	lsls	r2, r1, #3
 8006662:	4610      	mov	r0, r2
 8006664:	4619      	mov	r1, r3
 8006666:	4603      	mov	r3, r0
 8006668:	4642      	mov	r2, r8
 800666a:	189b      	adds	r3, r3, r2
 800666c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800666e:	464b      	mov	r3, r9
 8006670:	460a      	mov	r2, r1
 8006672:	eb42 0303 	adc.w	r3, r2, r3
 8006676:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	663b      	str	r3, [r7, #96]	@ 0x60
 8006682:	667a      	str	r2, [r7, #100]	@ 0x64
 8006684:	f04f 0200 	mov.w	r2, #0
 8006688:	f04f 0300 	mov.w	r3, #0
 800668c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006690:	4649      	mov	r1, r9
 8006692:	008b      	lsls	r3, r1, #2
 8006694:	4641      	mov	r1, r8
 8006696:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800669a:	4641      	mov	r1, r8
 800669c:	008a      	lsls	r2, r1, #2
 800669e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80066a2:	f7f9 fdfd 	bl	80002a0 <__aeabi_uldivmod>
 80066a6:	4602      	mov	r2, r0
 80066a8:	460b      	mov	r3, r1
 80066aa:	4b0d      	ldr	r3, [pc, #52]	@ (80066e0 <UART_SetConfig+0x4e4>)
 80066ac:	fba3 1302 	umull	r1, r3, r3, r2
 80066b0:	095b      	lsrs	r3, r3, #5
 80066b2:	2164      	movs	r1, #100	@ 0x64
 80066b4:	fb01 f303 	mul.w	r3, r1, r3
 80066b8:	1ad3      	subs	r3, r2, r3
 80066ba:	011b      	lsls	r3, r3, #4
 80066bc:	3332      	adds	r3, #50	@ 0x32
 80066be:	4a08      	ldr	r2, [pc, #32]	@ (80066e0 <UART_SetConfig+0x4e4>)
 80066c0:	fba2 2303 	umull	r2, r3, r2, r3
 80066c4:	095b      	lsrs	r3, r3, #5
 80066c6:	f003 020f 	and.w	r2, r3, #15
 80066ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4422      	add	r2, r4
 80066d2:	609a      	str	r2, [r3, #8]
}
 80066d4:	bf00      	nop
 80066d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80066da:	46bd      	mov	sp, r7
 80066dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066e0:	51eb851f 	.word	0x51eb851f

080066e4 <__NVIC_SetPriority>:
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	4603      	mov	r3, r0
 80066ec:	6039      	str	r1, [r7, #0]
 80066ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	db0a      	blt.n	800670e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	b2da      	uxtb	r2, r3
 80066fc:	490c      	ldr	r1, [pc, #48]	@ (8006730 <__NVIC_SetPriority+0x4c>)
 80066fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006702:	0112      	lsls	r2, r2, #4
 8006704:	b2d2      	uxtb	r2, r2
 8006706:	440b      	add	r3, r1
 8006708:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800670c:	e00a      	b.n	8006724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	b2da      	uxtb	r2, r3
 8006712:	4908      	ldr	r1, [pc, #32]	@ (8006734 <__NVIC_SetPriority+0x50>)
 8006714:	79fb      	ldrb	r3, [r7, #7]
 8006716:	f003 030f 	and.w	r3, r3, #15
 800671a:	3b04      	subs	r3, #4
 800671c:	0112      	lsls	r2, r2, #4
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	440b      	add	r3, r1
 8006722:	761a      	strb	r2, [r3, #24]
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr
 8006730:	e000e100 	.word	0xe000e100
 8006734:	e000ed00 	.word	0xe000ed00

08006738 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006738:	b580      	push	{r7, lr}
 800673a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800673c:	4b05      	ldr	r3, [pc, #20]	@ (8006754 <SysTick_Handler+0x1c>)
 800673e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006740:	f001 fe0e 	bl	8008360 <xTaskGetSchedulerState>
 8006744:	4603      	mov	r3, r0
 8006746:	2b01      	cmp	r3, #1
 8006748:	d001      	beq.n	800674e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800674a:	f002 fc05 	bl	8008f58 <xPortSysTickHandler>
  }
}
 800674e:	bf00      	nop
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	e000e010 	.word	0xe000e010

08006758 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006758:	b580      	push	{r7, lr}
 800675a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800675c:	2100      	movs	r1, #0
 800675e:	f06f 0004 	mvn.w	r0, #4
 8006762:	f7ff ffbf 	bl	80066e4 <__NVIC_SetPriority>
#endif
}
 8006766:	bf00      	nop
 8006768:	bd80      	pop	{r7, pc}
	...

0800676c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800676c:	b480      	push	{r7}
 800676e:	b083      	sub	sp, #12
 8006770:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006772:	f3ef 8305 	mrs	r3, IPSR
 8006776:	603b      	str	r3, [r7, #0]
  return(result);
 8006778:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800677a:	2b00      	cmp	r3, #0
 800677c:	d003      	beq.n	8006786 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800677e:	f06f 0305 	mvn.w	r3, #5
 8006782:	607b      	str	r3, [r7, #4]
 8006784:	e00c      	b.n	80067a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006786:	4b0a      	ldr	r3, [pc, #40]	@ (80067b0 <osKernelInitialize+0x44>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d105      	bne.n	800679a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800678e:	4b08      	ldr	r3, [pc, #32]	@ (80067b0 <osKernelInitialize+0x44>)
 8006790:	2201      	movs	r2, #1
 8006792:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006794:	2300      	movs	r3, #0
 8006796:	607b      	str	r3, [r7, #4]
 8006798:	e002      	b.n	80067a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800679a:	f04f 33ff 	mov.w	r3, #4294967295
 800679e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80067a0:	687b      	ldr	r3, [r7, #4]
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	20008258 	.word	0x20008258

080067b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b082      	sub	sp, #8
 80067b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067ba:	f3ef 8305 	mrs	r3, IPSR
 80067be:	603b      	str	r3, [r7, #0]
  return(result);
 80067c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80067c6:	f06f 0305 	mvn.w	r3, #5
 80067ca:	607b      	str	r3, [r7, #4]
 80067cc:	e010      	b.n	80067f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80067ce:	4b0b      	ldr	r3, [pc, #44]	@ (80067fc <osKernelStart+0x48>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d109      	bne.n	80067ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80067d6:	f7ff ffbf 	bl	8006758 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80067da:	4b08      	ldr	r3, [pc, #32]	@ (80067fc <osKernelStart+0x48>)
 80067dc:	2202      	movs	r2, #2
 80067de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80067e0:	f001 f95a 	bl	8007a98 <vTaskStartScheduler>
      stat = osOK;
 80067e4:	2300      	movs	r3, #0
 80067e6:	607b      	str	r3, [r7, #4]
 80067e8:	e002      	b.n	80067f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80067ea:	f04f 33ff 	mov.w	r3, #4294967295
 80067ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80067f0:	687b      	ldr	r3, [r7, #4]
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	20008258 	.word	0x20008258

08006800 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006800:	b580      	push	{r7, lr}
 8006802:	b08e      	sub	sp, #56	@ 0x38
 8006804:	af04      	add	r7, sp, #16
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800680c:	2300      	movs	r3, #0
 800680e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006810:	f3ef 8305 	mrs	r3, IPSR
 8006814:	617b      	str	r3, [r7, #20]
  return(result);
 8006816:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006818:	2b00      	cmp	r3, #0
 800681a:	d17e      	bne.n	800691a <osThreadNew+0x11a>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d07b      	beq.n	800691a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006822:	2380      	movs	r3, #128	@ 0x80
 8006824:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006826:	2318      	movs	r3, #24
 8006828:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800682a:	2300      	movs	r3, #0
 800682c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800682e:	f04f 33ff 	mov.w	r3, #4294967295
 8006832:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d045      	beq.n	80068c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d002      	beq.n	8006848 <osThreadNew+0x48>
        name = attr->name;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	699b      	ldr	r3, [r3, #24]
 8006854:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d008      	beq.n	800686e <osThreadNew+0x6e>
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	2b38      	cmp	r3, #56	@ 0x38
 8006860:	d805      	bhi.n	800686e <osThreadNew+0x6e>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f003 0301 	and.w	r3, r3, #1
 800686a:	2b00      	cmp	r3, #0
 800686c:	d001      	beq.n	8006872 <osThreadNew+0x72>
        return (NULL);
 800686e:	2300      	movs	r3, #0
 8006870:	e054      	b.n	800691c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	695b      	ldr	r3, [r3, #20]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	089b      	lsrs	r3, r3, #2
 8006880:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00e      	beq.n	80068a8 <osThreadNew+0xa8>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006890:	d90a      	bls.n	80068a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006896:	2b00      	cmp	r3, #0
 8006898:	d006      	beq.n	80068a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d002      	beq.n	80068a8 <osThreadNew+0xa8>
        mem = 1;
 80068a2:	2301      	movs	r3, #1
 80068a4:	61bb      	str	r3, [r7, #24]
 80068a6:	e010      	b.n	80068ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d10c      	bne.n	80068ca <osThreadNew+0xca>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d108      	bne.n	80068ca <osThreadNew+0xca>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d104      	bne.n	80068ca <osThreadNew+0xca>
          mem = 0;
 80068c0:	2300      	movs	r3, #0
 80068c2:	61bb      	str	r3, [r7, #24]
 80068c4:	e001      	b.n	80068ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80068c6:	2300      	movs	r3, #0
 80068c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d110      	bne.n	80068f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80068d8:	9202      	str	r2, [sp, #8]
 80068da:	9301      	str	r3, [sp, #4]
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	6a3a      	ldr	r2, [r7, #32]
 80068e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f000 fe44 	bl	8007574 <xTaskCreateStatic>
 80068ec:	4603      	mov	r3, r0
 80068ee:	613b      	str	r3, [r7, #16]
 80068f0:	e013      	b.n	800691a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80068f2:	69bb      	ldr	r3, [r7, #24]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d110      	bne.n	800691a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80068f8:	6a3b      	ldr	r3, [r7, #32]
 80068fa:	b29a      	uxth	r2, r3
 80068fc:	f107 0310 	add.w	r3, r7, #16
 8006900:	9301      	str	r3, [sp, #4]
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 fe92 	bl	8007634 <xTaskCreate>
 8006910:	4603      	mov	r3, r0
 8006912:	2b01      	cmp	r3, #1
 8006914:	d001      	beq.n	800691a <osThreadNew+0x11a>
            hTask = NULL;
 8006916:	2300      	movs	r3, #0
 8006918:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800691a:	693b      	ldr	r3, [r7, #16]
}
 800691c:	4618      	mov	r0, r3
 800691e:	3728      	adds	r7, #40	@ 0x28
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006932:	f3ef 8305 	mrs	r3, IPSR
 8006936:	60fb      	str	r3, [r7, #12]
  return(result);
 8006938:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <osThreadSetPriority+0x22>
    stat = osErrorISR;
 800693e:	f06f 0305 	mvn.w	r3, #5
 8006942:	617b      	str	r3, [r7, #20]
 8006944:	e013      	b.n	800696e <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d005      	beq.n	8006958 <osThreadSetPriority+0x34>
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	dd02      	ble.n	8006958 <osThreadSetPriority+0x34>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b38      	cmp	r3, #56	@ 0x38
 8006956:	dd03      	ble.n	8006960 <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 8006958:	f06f 0303 	mvn.w	r3, #3
 800695c:	617b      	str	r3, [r7, #20]
 800695e:	e006      	b.n	800696e <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 8006960:	2300      	movs	r3, #0
 8006962:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	4619      	mov	r1, r3
 8006968:	6938      	ldr	r0, [r7, #16]
 800696a:	f000 fff7 	bl	800795c <vTaskPrioritySet>
  }

  return (stat);
 800696e:	697b      	ldr	r3, [r7, #20]
}
 8006970:	4618      	mov	r0, r3
 8006972:	3718      	adds	r7, #24
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006980:	f3ef 8305 	mrs	r3, IPSR
 8006984:	60bb      	str	r3, [r7, #8]
  return(result);
 8006986:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006988:	2b00      	cmp	r3, #0
 800698a:	d003      	beq.n	8006994 <osDelay+0x1c>
    stat = osErrorISR;
 800698c:	f06f 0305 	mvn.w	r3, #5
 8006990:	60fb      	str	r3, [r7, #12]
 8006992:	e007      	b.n	80069a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006994:	2300      	movs	r3, #0
 8006996:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d002      	beq.n	80069a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 ffa6 	bl	80078f0 <vTaskDelay>
    }
  }

  return (stat);
 80069a4:	68fb      	ldr	r3, [r7, #12]
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
	...

080069b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	4a07      	ldr	r2, [pc, #28]	@ (80069dc <vApplicationGetIdleTaskMemory+0x2c>)
 80069c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	4a06      	ldr	r2, [pc, #24]	@ (80069e0 <vApplicationGetIdleTaskMemory+0x30>)
 80069c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2280      	movs	r2, #128	@ 0x80
 80069cc:	601a      	str	r2, [r3, #0]
}
 80069ce:	bf00      	nop
 80069d0:	3714      	adds	r7, #20
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	2000825c 	.word	0x2000825c
 80069e0:	20008304 	.word	0x20008304

080069e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4a07      	ldr	r2, [pc, #28]	@ (8006a10 <vApplicationGetTimerTaskMemory+0x2c>)
 80069f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	4a06      	ldr	r2, [pc, #24]	@ (8006a14 <vApplicationGetTimerTaskMemory+0x30>)
 80069fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a02:	601a      	str	r2, [r3, #0]
}
 8006a04:	bf00      	nop
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	20008504 	.word	0x20008504
 8006a14:	200085ac 	.word	0x200085ac

08006a18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f103 0208 	add.w	r2, r3, #8
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8006a30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f103 0208 	add.w	r2, r3, #8
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f103 0208 	add.w	r2, r3, #8
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006a66:	bf00      	nop
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr

08006a72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a72:	b480      	push	{r7}
 8006a74:	b085      	sub	sp, #20
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
 8006a7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	689a      	ldr	r2, [r3, #8]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	683a      	ldr	r2, [r7, #0]
 8006a96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	683a      	ldr	r2, [r7, #0]
 8006a9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	1c5a      	adds	r2, r3, #1
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	601a      	str	r2, [r3, #0]
}
 8006aae:	bf00      	nop
 8006ab0:	3714      	adds	r7, #20
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006aba:	b480      	push	{r7}
 8006abc:	b085      	sub	sp, #20
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
 8006ac2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ad0:	d103      	bne.n	8006ada <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	60fb      	str	r3, [r7, #12]
 8006ad8:	e00c      	b.n	8006af4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	3308      	adds	r3, #8
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	e002      	b.n	8006ae8 <vListInsert+0x2e>
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	60fb      	str	r3, [r7, #12]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68ba      	ldr	r2, [r7, #8]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d2f6      	bcs.n	8006ae2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	683a      	ldr	r2, [r7, #0]
 8006b02:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	68fa      	ldr	r2, [r7, #12]
 8006b08:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	683a      	ldr	r2, [r7, #0]
 8006b0e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	1c5a      	adds	r2, r3, #1
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	601a      	str	r2, [r3, #0]
}
 8006b20:	bf00      	nop
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b085      	sub	sp, #20
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	6892      	ldr	r2, [r2, #8]
 8006b42:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	6852      	ldr	r2, [r2, #4]
 8006b4c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d103      	bne.n	8006b60 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689a      	ldr	r2, [r3, #8]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	1e5a      	subs	r2, r3, #1
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3714      	adds	r7, #20
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10b      	bne.n	8006bac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006ba6:	bf00      	nop
 8006ba8:	bf00      	nop
 8006baa:	e7fd      	b.n	8006ba8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006bac:	f002 f944 	bl	8008e38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bb8:	68f9      	ldr	r1, [r7, #12]
 8006bba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006bbc:	fb01 f303 	mul.w	r3, r1, r3
 8006bc0:	441a      	add	r2, r3
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	68f9      	ldr	r1, [r7, #12]
 8006be0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006be2:	fb01 f303 	mul.w	r3, r1, r3
 8006be6:	441a      	add	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	22ff      	movs	r2, #255	@ 0xff
 8006bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	22ff      	movs	r2, #255	@ 0xff
 8006bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d114      	bne.n	8006c2c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	691b      	ldr	r3, [r3, #16]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d01a      	beq.n	8006c40 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	3310      	adds	r3, #16
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 f9e0 	bl	8007fd4 <xTaskRemoveFromEventList>
 8006c14:	4603      	mov	r3, r0
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d012      	beq.n	8006c40 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c50 <xQueueGenericReset+0xd0>)
 8006c1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c20:	601a      	str	r2, [r3, #0]
 8006c22:	f3bf 8f4f 	dsb	sy
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	e009      	b.n	8006c40 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	3310      	adds	r3, #16
 8006c30:	4618      	mov	r0, r3
 8006c32:	f7ff fef1 	bl	8006a18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	3324      	adds	r3, #36	@ 0x24
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7ff feec 	bl	8006a18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006c40:	f002 f92c 	bl	8008e9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006c44:	2301      	movs	r3, #1
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3710      	adds	r7, #16
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	e000ed04 	.word	0xe000ed04

08006c54 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b08e      	sub	sp, #56	@ 0x38
 8006c58:	af02      	add	r7, sp, #8
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
 8006c60:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d10b      	bne.n	8006c80 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6c:	f383 8811 	msr	BASEPRI, r3
 8006c70:	f3bf 8f6f 	isb	sy
 8006c74:	f3bf 8f4f 	dsb	sy
 8006c78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006c7a:	bf00      	nop
 8006c7c:	bf00      	nop
 8006c7e:	e7fd      	b.n	8006c7c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10b      	bne.n	8006c9e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8a:	f383 8811 	msr	BASEPRI, r3
 8006c8e:	f3bf 8f6f 	isb	sy
 8006c92:	f3bf 8f4f 	dsb	sy
 8006c96:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006c98:	bf00      	nop
 8006c9a:	bf00      	nop
 8006c9c:	e7fd      	b.n	8006c9a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d002      	beq.n	8006caa <xQueueGenericCreateStatic+0x56>
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <xQueueGenericCreateStatic+0x5a>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e000      	b.n	8006cb0 <xQueueGenericCreateStatic+0x5c>
 8006cae:	2300      	movs	r3, #0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10b      	bne.n	8006ccc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb8:	f383 8811 	msr	BASEPRI, r3
 8006cbc:	f3bf 8f6f 	isb	sy
 8006cc0:	f3bf 8f4f 	dsb	sy
 8006cc4:	623b      	str	r3, [r7, #32]
}
 8006cc6:	bf00      	nop
 8006cc8:	bf00      	nop
 8006cca:	e7fd      	b.n	8006cc8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d102      	bne.n	8006cd8 <xQueueGenericCreateStatic+0x84>
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d101      	bne.n	8006cdc <xQueueGenericCreateStatic+0x88>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e000      	b.n	8006cde <xQueueGenericCreateStatic+0x8a>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d10b      	bne.n	8006cfa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce6:	f383 8811 	msr	BASEPRI, r3
 8006cea:	f3bf 8f6f 	isb	sy
 8006cee:	f3bf 8f4f 	dsb	sy
 8006cf2:	61fb      	str	r3, [r7, #28]
}
 8006cf4:	bf00      	nop
 8006cf6:	bf00      	nop
 8006cf8:	e7fd      	b.n	8006cf6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006cfa:	2350      	movs	r3, #80	@ 0x50
 8006cfc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	2b50      	cmp	r3, #80	@ 0x50
 8006d02:	d00b      	beq.n	8006d1c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d08:	f383 8811 	msr	BASEPRI, r3
 8006d0c:	f3bf 8f6f 	isb	sy
 8006d10:	f3bf 8f4f 	dsb	sy
 8006d14:	61bb      	str	r3, [r7, #24]
}
 8006d16:	bf00      	nop
 8006d18:	bf00      	nop
 8006d1a:	e7fd      	b.n	8006d18 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d1c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00d      	beq.n	8006d44 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d30:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d36:	9300      	str	r3, [sp, #0]
 8006d38:	4613      	mov	r3, r2
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	68b9      	ldr	r1, [r7, #8]
 8006d3e:	68f8      	ldr	r0, [r7, #12]
 8006d40:	f000 f805 	bl	8006d4e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3730      	adds	r7, #48	@ 0x30
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b084      	sub	sp, #16
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	60f8      	str	r0, [r7, #12]
 8006d56:	60b9      	str	r1, [r7, #8]
 8006d58:	607a      	str	r2, [r7, #4]
 8006d5a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d103      	bne.n	8006d6a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	69ba      	ldr	r2, [r7, #24]
 8006d66:	601a      	str	r2, [r3, #0]
 8006d68:	e002      	b.n	8006d70 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	68ba      	ldr	r2, [r7, #8]
 8006d7a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006d7c:	2101      	movs	r1, #1
 8006d7e:	69b8      	ldr	r0, [r7, #24]
 8006d80:	f7ff fefe 	bl	8006b80 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	78fa      	ldrb	r2, [r7, #3]
 8006d88:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006d8c:	bf00      	nop
 8006d8e:	3710      	adds	r7, #16
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b08e      	sub	sp, #56	@ 0x38
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	607a      	str	r2, [r7, #4]
 8006da0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006da2:	2300      	movs	r3, #0
 8006da4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10b      	bne.n	8006dc8 <xQueueGenericSend+0x34>
	__asm volatile
 8006db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db4:	f383 8811 	msr	BASEPRI, r3
 8006db8:	f3bf 8f6f 	isb	sy
 8006dbc:	f3bf 8f4f 	dsb	sy
 8006dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006dc2:	bf00      	nop
 8006dc4:	bf00      	nop
 8006dc6:	e7fd      	b.n	8006dc4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d103      	bne.n	8006dd6 <xQueueGenericSend+0x42>
 8006dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <xQueueGenericSend+0x46>
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e000      	b.n	8006ddc <xQueueGenericSend+0x48>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d10b      	bne.n	8006df8 <xQueueGenericSend+0x64>
	__asm volatile
 8006de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de4:	f383 8811 	msr	BASEPRI, r3
 8006de8:	f3bf 8f6f 	isb	sy
 8006dec:	f3bf 8f4f 	dsb	sy
 8006df0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006df2:	bf00      	nop
 8006df4:	bf00      	nop
 8006df6:	e7fd      	b.n	8006df4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d103      	bne.n	8006e06 <xQueueGenericSend+0x72>
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d101      	bne.n	8006e0a <xQueueGenericSend+0x76>
 8006e06:	2301      	movs	r3, #1
 8006e08:	e000      	b.n	8006e0c <xQueueGenericSend+0x78>
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10b      	bne.n	8006e28 <xQueueGenericSend+0x94>
	__asm volatile
 8006e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e14:	f383 8811 	msr	BASEPRI, r3
 8006e18:	f3bf 8f6f 	isb	sy
 8006e1c:	f3bf 8f4f 	dsb	sy
 8006e20:	623b      	str	r3, [r7, #32]
}
 8006e22:	bf00      	nop
 8006e24:	bf00      	nop
 8006e26:	e7fd      	b.n	8006e24 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e28:	f001 fa9a 	bl	8008360 <xTaskGetSchedulerState>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d102      	bne.n	8006e38 <xQueueGenericSend+0xa4>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <xQueueGenericSend+0xa8>
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e000      	b.n	8006e3e <xQueueGenericSend+0xaa>
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d10b      	bne.n	8006e5a <xQueueGenericSend+0xc6>
	__asm volatile
 8006e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e46:	f383 8811 	msr	BASEPRI, r3
 8006e4a:	f3bf 8f6f 	isb	sy
 8006e4e:	f3bf 8f4f 	dsb	sy
 8006e52:	61fb      	str	r3, [r7, #28]
}
 8006e54:	bf00      	nop
 8006e56:	bf00      	nop
 8006e58:	e7fd      	b.n	8006e56 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e5a:	f001 ffed 	bl	8008e38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d302      	bcc.n	8006e70 <xQueueGenericSend+0xdc>
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d129      	bne.n	8006ec4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006e70:	683a      	ldr	r2, [r7, #0]
 8006e72:	68b9      	ldr	r1, [r7, #8]
 8006e74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e76:	f000 fa0f 	bl	8007298 <prvCopyDataToQueue>
 8006e7a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d010      	beq.n	8006ea6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e86:	3324      	adds	r3, #36	@ 0x24
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f001 f8a3 	bl	8007fd4 <xTaskRemoveFromEventList>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d013      	beq.n	8006ebc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006e94:	4b3f      	ldr	r3, [pc, #252]	@ (8006f94 <xQueueGenericSend+0x200>)
 8006e96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e9a:	601a      	str	r2, [r3, #0]
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	f3bf 8f6f 	isb	sy
 8006ea4:	e00a      	b.n	8006ebc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d007      	beq.n	8006ebc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006eac:	4b39      	ldr	r3, [pc, #228]	@ (8006f94 <xQueueGenericSend+0x200>)
 8006eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eb2:	601a      	str	r2, [r3, #0]
 8006eb4:	f3bf 8f4f 	dsb	sy
 8006eb8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006ebc:	f001 ffee 	bl	8008e9c <vPortExitCritical>
				return pdPASS;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e063      	b.n	8006f8c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d103      	bne.n	8006ed2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006eca:	f001 ffe7 	bl	8008e9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	e05c      	b.n	8006f8c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d106      	bne.n	8006ee6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ed8:	f107 0314 	add.w	r3, r7, #20
 8006edc:	4618      	mov	r0, r3
 8006ede:	f001 f8dd 	bl	800809c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ee6:	f001 ffd9 	bl	8008e9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006eea:	f000 fe45 	bl	8007b78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006eee:	f001 ffa3 	bl	8008e38 <vPortEnterCritical>
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ef8:	b25b      	sxtb	r3, r3
 8006efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006efe:	d103      	bne.n	8006f08 <xQueueGenericSend+0x174>
 8006f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f0e:	b25b      	sxtb	r3, r3
 8006f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f14:	d103      	bne.n	8006f1e <xQueueGenericSend+0x18a>
 8006f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f1e:	f001 ffbd 	bl	8008e9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f22:	1d3a      	adds	r2, r7, #4
 8006f24:	f107 0314 	add.w	r3, r7, #20
 8006f28:	4611      	mov	r1, r2
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f001 f8cc 	bl	80080c8 <xTaskCheckForTimeOut>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d124      	bne.n	8006f80 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006f36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f38:	f000 faa6 	bl	8007488 <prvIsQueueFull>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d018      	beq.n	8006f74 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f44:	3310      	adds	r3, #16
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	4611      	mov	r1, r2
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f000 fff0 	bl	8007f30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006f50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f52:	f000 fa31 	bl	80073b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006f56:	f000 fe1d 	bl	8007b94 <xTaskResumeAll>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f47f af7c 	bne.w	8006e5a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006f62:	4b0c      	ldr	r3, [pc, #48]	@ (8006f94 <xQueueGenericSend+0x200>)
 8006f64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f68:	601a      	str	r2, [r3, #0]
 8006f6a:	f3bf 8f4f 	dsb	sy
 8006f6e:	f3bf 8f6f 	isb	sy
 8006f72:	e772      	b.n	8006e5a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006f74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f76:	f000 fa1f 	bl	80073b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f7a:	f000 fe0b 	bl	8007b94 <xTaskResumeAll>
 8006f7e:	e76c      	b.n	8006e5a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006f80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f82:	f000 fa19 	bl	80073b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f86:	f000 fe05 	bl	8007b94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006f8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3738      	adds	r7, #56	@ 0x38
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	e000ed04 	.word	0xe000ed04

08006f98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b090      	sub	sp, #64	@ 0x40
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
 8006fa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10b      	bne.n	8006fc8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb4:	f383 8811 	msr	BASEPRI, r3
 8006fb8:	f3bf 8f6f 	isb	sy
 8006fbc:	f3bf 8f4f 	dsb	sy
 8006fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006fc2:	bf00      	nop
 8006fc4:	bf00      	nop
 8006fc6:	e7fd      	b.n	8006fc4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d103      	bne.n	8006fd6 <xQueueGenericSendFromISR+0x3e>
 8006fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d101      	bne.n	8006fda <xQueueGenericSendFromISR+0x42>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e000      	b.n	8006fdc <xQueueGenericSendFromISR+0x44>
 8006fda:	2300      	movs	r3, #0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10b      	bne.n	8006ff8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe4:	f383 8811 	msr	BASEPRI, r3
 8006fe8:	f3bf 8f6f 	isb	sy
 8006fec:	f3bf 8f4f 	dsb	sy
 8006ff0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ff2:	bf00      	nop
 8006ff4:	bf00      	nop
 8006ff6:	e7fd      	b.n	8006ff4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d103      	bne.n	8007006 <xQueueGenericSendFromISR+0x6e>
 8006ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007002:	2b01      	cmp	r3, #1
 8007004:	d101      	bne.n	800700a <xQueueGenericSendFromISR+0x72>
 8007006:	2301      	movs	r3, #1
 8007008:	e000      	b.n	800700c <xQueueGenericSendFromISR+0x74>
 800700a:	2300      	movs	r3, #0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d10b      	bne.n	8007028 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	623b      	str	r3, [r7, #32]
}
 8007022:	bf00      	nop
 8007024:	bf00      	nop
 8007026:	e7fd      	b.n	8007024 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007028:	f001 ffe6 	bl	8008ff8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800702c:	f3ef 8211 	mrs	r2, BASEPRI
 8007030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007034:	f383 8811 	msr	BASEPRI, r3
 8007038:	f3bf 8f6f 	isb	sy
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	61fa      	str	r2, [r7, #28]
 8007042:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007044:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007046:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800704c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007050:	429a      	cmp	r2, r3
 8007052:	d302      	bcc.n	800705a <xQueueGenericSendFromISR+0xc2>
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2b02      	cmp	r3, #2
 8007058:	d12f      	bne.n	80070ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800705a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800705c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007060:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007068:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800706a:	683a      	ldr	r2, [r7, #0]
 800706c:	68b9      	ldr	r1, [r7, #8]
 800706e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007070:	f000 f912 	bl	8007298 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007074:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800707c:	d112      	bne.n	80070a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800707e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007082:	2b00      	cmp	r3, #0
 8007084:	d016      	beq.n	80070b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007088:	3324      	adds	r3, #36	@ 0x24
 800708a:	4618      	mov	r0, r3
 800708c:	f000 ffa2 	bl	8007fd4 <xTaskRemoveFromEventList>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00e      	beq.n	80070b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d00b      	beq.n	80070b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	601a      	str	r2, [r3, #0]
 80070a2:	e007      	b.n	80070b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80070a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80070a8:	3301      	adds	r3, #1
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	b25a      	sxtb	r2, r3
 80070ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80070b4:	2301      	movs	r3, #1
 80070b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80070b8:	e001      	b.n	80070be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80070ba:	2300      	movs	r3, #0
 80070bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070c0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80070c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80070ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3740      	adds	r7, #64	@ 0x40
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b08c      	sub	sp, #48	@ 0x30
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80070e0:	2300      	movs	r3, #0
 80070e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80070e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d10b      	bne.n	8007106 <xQueueReceive+0x32>
	__asm volatile
 80070ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f2:	f383 8811 	msr	BASEPRI, r3
 80070f6:	f3bf 8f6f 	isb	sy
 80070fa:	f3bf 8f4f 	dsb	sy
 80070fe:	623b      	str	r3, [r7, #32]
}
 8007100:	bf00      	nop
 8007102:	bf00      	nop
 8007104:	e7fd      	b.n	8007102 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d103      	bne.n	8007114 <xQueueReceive+0x40>
 800710c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800710e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007110:	2b00      	cmp	r3, #0
 8007112:	d101      	bne.n	8007118 <xQueueReceive+0x44>
 8007114:	2301      	movs	r3, #1
 8007116:	e000      	b.n	800711a <xQueueReceive+0x46>
 8007118:	2300      	movs	r3, #0
 800711a:	2b00      	cmp	r3, #0
 800711c:	d10b      	bne.n	8007136 <xQueueReceive+0x62>
	__asm volatile
 800711e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007122:	f383 8811 	msr	BASEPRI, r3
 8007126:	f3bf 8f6f 	isb	sy
 800712a:	f3bf 8f4f 	dsb	sy
 800712e:	61fb      	str	r3, [r7, #28]
}
 8007130:	bf00      	nop
 8007132:	bf00      	nop
 8007134:	e7fd      	b.n	8007132 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007136:	f001 f913 	bl	8008360 <xTaskGetSchedulerState>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d102      	bne.n	8007146 <xQueueReceive+0x72>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d101      	bne.n	800714a <xQueueReceive+0x76>
 8007146:	2301      	movs	r3, #1
 8007148:	e000      	b.n	800714c <xQueueReceive+0x78>
 800714a:	2300      	movs	r3, #0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d10b      	bne.n	8007168 <xQueueReceive+0x94>
	__asm volatile
 8007150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007154:	f383 8811 	msr	BASEPRI, r3
 8007158:	f3bf 8f6f 	isb	sy
 800715c:	f3bf 8f4f 	dsb	sy
 8007160:	61bb      	str	r3, [r7, #24]
}
 8007162:	bf00      	nop
 8007164:	bf00      	nop
 8007166:	e7fd      	b.n	8007164 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007168:	f001 fe66 	bl	8008e38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800716c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007170:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007174:	2b00      	cmp	r3, #0
 8007176:	d01f      	beq.n	80071b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007178:	68b9      	ldr	r1, [r7, #8]
 800717a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800717c:	f000 f8f6 	bl	800736c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007182:	1e5a      	subs	r2, r3, #1
 8007184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007186:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d00f      	beq.n	80071b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007192:	3310      	adds	r3, #16
 8007194:	4618      	mov	r0, r3
 8007196:	f000 ff1d 	bl	8007fd4 <xTaskRemoveFromEventList>
 800719a:	4603      	mov	r3, r0
 800719c:	2b00      	cmp	r3, #0
 800719e:	d007      	beq.n	80071b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80071a0:	4b3c      	ldr	r3, [pc, #240]	@ (8007294 <xQueueReceive+0x1c0>)
 80071a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071a6:	601a      	str	r2, [r3, #0]
 80071a8:	f3bf 8f4f 	dsb	sy
 80071ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80071b0:	f001 fe74 	bl	8008e9c <vPortExitCritical>
				return pdPASS;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e069      	b.n	800728c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d103      	bne.n	80071c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80071be:	f001 fe6d 	bl	8008e9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80071c2:	2300      	movs	r3, #0
 80071c4:	e062      	b.n	800728c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80071c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d106      	bne.n	80071da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071cc:	f107 0310 	add.w	r3, r7, #16
 80071d0:	4618      	mov	r0, r3
 80071d2:	f000 ff63 	bl	800809c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071d6:	2301      	movs	r3, #1
 80071d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071da:	f001 fe5f 	bl	8008e9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071de:	f000 fccb 	bl	8007b78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071e2:	f001 fe29 	bl	8008e38 <vPortEnterCritical>
 80071e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071ec:	b25b      	sxtb	r3, r3
 80071ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f2:	d103      	bne.n	80071fc <xQueueReceive+0x128>
 80071f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007202:	b25b      	sxtb	r3, r3
 8007204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007208:	d103      	bne.n	8007212 <xQueueReceive+0x13e>
 800720a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800720c:	2200      	movs	r2, #0
 800720e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007212:	f001 fe43 	bl	8008e9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007216:	1d3a      	adds	r2, r7, #4
 8007218:	f107 0310 	add.w	r3, r7, #16
 800721c:	4611      	mov	r1, r2
 800721e:	4618      	mov	r0, r3
 8007220:	f000 ff52 	bl	80080c8 <xTaskCheckForTimeOut>
 8007224:	4603      	mov	r3, r0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d123      	bne.n	8007272 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800722a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800722c:	f000 f916 	bl	800745c <prvIsQueueEmpty>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d017      	beq.n	8007266 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007238:	3324      	adds	r3, #36	@ 0x24
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	4611      	mov	r1, r2
 800723e:	4618      	mov	r0, r3
 8007240:	f000 fe76 	bl	8007f30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007244:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007246:	f000 f8b7 	bl	80073b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800724a:	f000 fca3 	bl	8007b94 <xTaskResumeAll>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d189      	bne.n	8007168 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007254:	4b0f      	ldr	r3, [pc, #60]	@ (8007294 <xQueueReceive+0x1c0>)
 8007256:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800725a:	601a      	str	r2, [r3, #0]
 800725c:	f3bf 8f4f 	dsb	sy
 8007260:	f3bf 8f6f 	isb	sy
 8007264:	e780      	b.n	8007168 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007266:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007268:	f000 f8a6 	bl	80073b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800726c:	f000 fc92 	bl	8007b94 <xTaskResumeAll>
 8007270:	e77a      	b.n	8007168 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007274:	f000 f8a0 	bl	80073b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007278:	f000 fc8c 	bl	8007b94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800727c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800727e:	f000 f8ed 	bl	800745c <prvIsQueueEmpty>
 8007282:	4603      	mov	r3, r0
 8007284:	2b00      	cmp	r3, #0
 8007286:	f43f af6f 	beq.w	8007168 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800728a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800728c:	4618      	mov	r0, r3
 800728e:	3730      	adds	r7, #48	@ 0x30
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}
 8007294:	e000ed04 	.word	0xe000ed04

08007298 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b086      	sub	sp, #24
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80072a4:	2300      	movs	r3, #0
 80072a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10d      	bne.n	80072d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d14d      	bne.n	800735a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	4618      	mov	r0, r3
 80072c4:	f001 f86a 	bl	800839c <xTaskPriorityDisinherit>
 80072c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	609a      	str	r2, [r3, #8]
 80072d0:	e043      	b.n	800735a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d119      	bne.n	800730c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6858      	ldr	r0, [r3, #4]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e0:	461a      	mov	r2, r3
 80072e2:	68b9      	ldr	r1, [r7, #8]
 80072e4:	f002 fafb 	bl	80098de <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072f0:	441a      	add	r2, r3
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	685a      	ldr	r2, [r3, #4]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d32b      	bcc.n	800735a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	605a      	str	r2, [r3, #4]
 800730a:	e026      	b.n	800735a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	68d8      	ldr	r0, [r3, #12]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007314:	461a      	mov	r2, r3
 8007316:	68b9      	ldr	r1, [r7, #8]
 8007318:	f002 fae1 	bl	80098de <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	68da      	ldr	r2, [r3, #12]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007324:	425b      	negs	r3, r3
 8007326:	441a      	add	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	68da      	ldr	r2, [r3, #12]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	429a      	cmp	r2, r3
 8007336:	d207      	bcs.n	8007348 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	689a      	ldr	r2, [r3, #8]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007340:	425b      	negs	r3, r3
 8007342:	441a      	add	r2, r3
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2b02      	cmp	r3, #2
 800734c:	d105      	bne.n	800735a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d002      	beq.n	800735a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	3b01      	subs	r3, #1
 8007358:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	1c5a      	adds	r2, r3, #1
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007362:	697b      	ldr	r3, [r7, #20]
}
 8007364:	4618      	mov	r0, r3
 8007366:	3718      	adds	r7, #24
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b082      	sub	sp, #8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800737a:	2b00      	cmp	r3, #0
 800737c:	d018      	beq.n	80073b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68da      	ldr	r2, [r3, #12]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007386:	441a      	add	r2, r3
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	68da      	ldr	r2, [r3, #12]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	429a      	cmp	r2, r3
 8007396:	d303      	bcc.n	80073a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	68d9      	ldr	r1, [r3, #12]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a8:	461a      	mov	r2, r3
 80073aa:	6838      	ldr	r0, [r7, #0]
 80073ac:	f002 fa97 	bl	80098de <memcpy>
	}
}
 80073b0:	bf00      	nop
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80073c0:	f001 fd3a 	bl	8008e38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80073cc:	e011      	b.n	80073f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d012      	beq.n	80073fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	3324      	adds	r3, #36	@ 0x24
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 fdfa 	bl	8007fd4 <xTaskRemoveFromEventList>
 80073e0:	4603      	mov	r3, r0
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d001      	beq.n	80073ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80073e6:	f000 fed3 	bl	8008190 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80073ea:	7bfb      	ldrb	r3, [r7, #15]
 80073ec:	3b01      	subs	r3, #1
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80073f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	dce9      	bgt.n	80073ce <prvUnlockQueue+0x16>
 80073fa:	e000      	b.n	80073fe <prvUnlockQueue+0x46>
					break;
 80073fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	22ff      	movs	r2, #255	@ 0xff
 8007402:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007406:	f001 fd49 	bl	8008e9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800740a:	f001 fd15 	bl	8008e38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007414:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007416:	e011      	b.n	800743c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d012      	beq.n	8007446 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	3310      	adds	r3, #16
 8007424:	4618      	mov	r0, r3
 8007426:	f000 fdd5 	bl	8007fd4 <xTaskRemoveFromEventList>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d001      	beq.n	8007434 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007430:	f000 feae 	bl	8008190 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007434:	7bbb      	ldrb	r3, [r7, #14]
 8007436:	3b01      	subs	r3, #1
 8007438:	b2db      	uxtb	r3, r3
 800743a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800743c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007440:	2b00      	cmp	r3, #0
 8007442:	dce9      	bgt.n	8007418 <prvUnlockQueue+0x60>
 8007444:	e000      	b.n	8007448 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007446:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	22ff      	movs	r2, #255	@ 0xff
 800744c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007450:	f001 fd24 	bl	8008e9c <vPortExitCritical>
}
 8007454:	bf00      	nop
 8007456:	3710      	adds	r7, #16
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007464:	f001 fce8 	bl	8008e38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800746c:	2b00      	cmp	r3, #0
 800746e:	d102      	bne.n	8007476 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007470:	2301      	movs	r3, #1
 8007472:	60fb      	str	r3, [r7, #12]
 8007474:	e001      	b.n	800747a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007476:	2300      	movs	r3, #0
 8007478:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800747a:	f001 fd0f 	bl	8008e9c <vPortExitCritical>

	return xReturn;
 800747e:	68fb      	ldr	r3, [r7, #12]
}
 8007480:	4618      	mov	r0, r3
 8007482:	3710      	adds	r7, #16
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007490:	f001 fcd2 	bl	8008e38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800749c:	429a      	cmp	r2, r3
 800749e:	d102      	bne.n	80074a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80074a0:	2301      	movs	r3, #1
 80074a2:	60fb      	str	r3, [r7, #12]
 80074a4:	e001      	b.n	80074aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80074a6:	2300      	movs	r3, #0
 80074a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80074aa:	f001 fcf7 	bl	8008e9c <vPortExitCritical>

	return xReturn;
 80074ae:	68fb      	ldr	r3, [r7, #12]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80074c2:	2300      	movs	r3, #0
 80074c4:	60fb      	str	r3, [r7, #12]
 80074c6:	e014      	b.n	80074f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80074c8:	4a0f      	ldr	r2, [pc, #60]	@ (8007508 <vQueueAddToRegistry+0x50>)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10b      	bne.n	80074ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80074d4:	490c      	ldr	r1, [pc, #48]	@ (8007508 <vQueueAddToRegistry+0x50>)
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	683a      	ldr	r2, [r7, #0]
 80074da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80074de:	4a0a      	ldr	r2, [pc, #40]	@ (8007508 <vQueueAddToRegistry+0x50>)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	00db      	lsls	r3, r3, #3
 80074e4:	4413      	add	r3, r2
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80074ea:	e006      	b.n	80074fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	3301      	adds	r3, #1
 80074f0:	60fb      	str	r3, [r7, #12]
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2b07      	cmp	r3, #7
 80074f6:	d9e7      	bls.n	80074c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80074f8:	bf00      	nop
 80074fa:	bf00      	nop
 80074fc:	3714      	adds	r7, #20
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	200089ac 	.word	0x200089ac

0800750c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800750c:	b580      	push	{r7, lr}
 800750e:	b086      	sub	sp, #24
 8007510:	af00      	add	r7, sp, #0
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800751c:	f001 fc8c 	bl	8008e38 <vPortEnterCritical>
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007526:	b25b      	sxtb	r3, r3
 8007528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800752c:	d103      	bne.n	8007536 <vQueueWaitForMessageRestricted+0x2a>
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	2200      	movs	r2, #0
 8007532:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800753c:	b25b      	sxtb	r3, r3
 800753e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007542:	d103      	bne.n	800754c <vQueueWaitForMessageRestricted+0x40>
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800754c:	f001 fca6 	bl	8008e9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007554:	2b00      	cmp	r3, #0
 8007556:	d106      	bne.n	8007566 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	3324      	adds	r3, #36	@ 0x24
 800755c:	687a      	ldr	r2, [r7, #4]
 800755e:	68b9      	ldr	r1, [r7, #8]
 8007560:	4618      	mov	r0, r3
 8007562:	f000 fd0b 	bl	8007f7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007566:	6978      	ldr	r0, [r7, #20]
 8007568:	f7ff ff26 	bl	80073b8 <prvUnlockQueue>
	}
 800756c:	bf00      	nop
 800756e:	3718      	adds	r7, #24
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007574:	b580      	push	{r7, lr}
 8007576:	b08e      	sub	sp, #56	@ 0x38
 8007578:	af04      	add	r7, sp, #16
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	607a      	str	r2, [r7, #4]
 8007580:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10b      	bne.n	80075a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758c:	f383 8811 	msr	BASEPRI, r3
 8007590:	f3bf 8f6f 	isb	sy
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	623b      	str	r3, [r7, #32]
}
 800759a:	bf00      	nop
 800759c:	bf00      	nop
 800759e:	e7fd      	b.n	800759c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80075a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10b      	bne.n	80075be <xTaskCreateStatic+0x4a>
	__asm volatile
 80075a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075aa:	f383 8811 	msr	BASEPRI, r3
 80075ae:	f3bf 8f6f 	isb	sy
 80075b2:	f3bf 8f4f 	dsb	sy
 80075b6:	61fb      	str	r3, [r7, #28]
}
 80075b8:	bf00      	nop
 80075ba:	bf00      	nop
 80075bc:	e7fd      	b.n	80075ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80075be:	23a8      	movs	r3, #168	@ 0xa8
 80075c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	2ba8      	cmp	r3, #168	@ 0xa8
 80075c6:	d00b      	beq.n	80075e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80075c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075cc:	f383 8811 	msr	BASEPRI, r3
 80075d0:	f3bf 8f6f 	isb	sy
 80075d4:	f3bf 8f4f 	dsb	sy
 80075d8:	61bb      	str	r3, [r7, #24]
}
 80075da:	bf00      	nop
 80075dc:	bf00      	nop
 80075de:	e7fd      	b.n	80075dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80075e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80075e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d01e      	beq.n	8007626 <xTaskCreateStatic+0xb2>
 80075e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d01b      	beq.n	8007626 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80075ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80075f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80075f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fa:	2202      	movs	r2, #2
 80075fc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007600:	2300      	movs	r3, #0
 8007602:	9303      	str	r3, [sp, #12]
 8007604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007606:	9302      	str	r3, [sp, #8]
 8007608:	f107 0314 	add.w	r3, r7, #20
 800760c:	9301      	str	r3, [sp, #4]
 800760e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	68b9      	ldr	r1, [r7, #8]
 8007618:	68f8      	ldr	r0, [r7, #12]
 800761a:	f000 f851 	bl	80076c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800761e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007620:	f000 f8f6 	bl	8007810 <prvAddNewTaskToReadyList>
 8007624:	e001      	b.n	800762a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007626:	2300      	movs	r3, #0
 8007628:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800762a:	697b      	ldr	r3, [r7, #20]
	}
 800762c:	4618      	mov	r0, r3
 800762e:	3728      	adds	r7, #40	@ 0x28
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007634:	b580      	push	{r7, lr}
 8007636:	b08c      	sub	sp, #48	@ 0x30
 8007638:	af04      	add	r7, sp, #16
 800763a:	60f8      	str	r0, [r7, #12]
 800763c:	60b9      	str	r1, [r7, #8]
 800763e:	603b      	str	r3, [r7, #0]
 8007640:	4613      	mov	r3, r2
 8007642:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007644:	88fb      	ldrh	r3, [r7, #6]
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	4618      	mov	r0, r3
 800764a:	f001 fd17 	bl	800907c <pvPortMalloc>
 800764e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d00e      	beq.n	8007674 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007656:	20a8      	movs	r0, #168	@ 0xa8
 8007658:	f001 fd10 	bl	800907c <pvPortMalloc>
 800765c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d003      	beq.n	800766c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	631a      	str	r2, [r3, #48]	@ 0x30
 800766a:	e005      	b.n	8007678 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800766c:	6978      	ldr	r0, [r7, #20]
 800766e:	f001 fdd3 	bl	8009218 <vPortFree>
 8007672:	e001      	b.n	8007678 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007674:	2300      	movs	r3, #0
 8007676:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d017      	beq.n	80076ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007686:	88fa      	ldrh	r2, [r7, #6]
 8007688:	2300      	movs	r3, #0
 800768a:	9303      	str	r3, [sp, #12]
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	9302      	str	r3, [sp, #8]
 8007690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007692:	9301      	str	r3, [sp, #4]
 8007694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007696:	9300      	str	r3, [sp, #0]
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	68b9      	ldr	r1, [r7, #8]
 800769c:	68f8      	ldr	r0, [r7, #12]
 800769e:	f000 f80f 	bl	80076c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076a2:	69f8      	ldr	r0, [r7, #28]
 80076a4:	f000 f8b4 	bl	8007810 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80076a8:	2301      	movs	r3, #1
 80076aa:	61bb      	str	r3, [r7, #24]
 80076ac:	e002      	b.n	80076b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80076ae:	f04f 33ff 	mov.w	r3, #4294967295
 80076b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80076b4:	69bb      	ldr	r3, [r7, #24]
	}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3720      	adds	r7, #32
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
	...

080076c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b088      	sub	sp, #32
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	607a      	str	r2, [r7, #4]
 80076cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80076ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	461a      	mov	r2, r3
 80076d8:	21a5      	movs	r1, #165	@ 0xa5
 80076da:	f002 f826 	bl	800972a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80076de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80076e8:	3b01      	subs	r3, #1
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	4413      	add	r3, r2
 80076ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	f023 0307 	bic.w	r3, r3, #7
 80076f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	f003 0307 	and.w	r3, r3, #7
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00b      	beq.n	800771a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	617b      	str	r3, [r7, #20]
}
 8007714:	bf00      	nop
 8007716:	bf00      	nop
 8007718:	e7fd      	b.n	8007716 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d01f      	beq.n	8007760 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007720:	2300      	movs	r3, #0
 8007722:	61fb      	str	r3, [r7, #28]
 8007724:	e012      	b.n	800774c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	69fb      	ldr	r3, [r7, #28]
 800772a:	4413      	add	r3, r2
 800772c:	7819      	ldrb	r1, [r3, #0]
 800772e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	4413      	add	r3, r2
 8007734:	3334      	adds	r3, #52	@ 0x34
 8007736:	460a      	mov	r2, r1
 8007738:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800773a:	68ba      	ldr	r2, [r7, #8]
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	4413      	add	r3, r2
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d006      	beq.n	8007754 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	3301      	adds	r3, #1
 800774a:	61fb      	str	r3, [r7, #28]
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	2b0f      	cmp	r3, #15
 8007750:	d9e9      	bls.n	8007726 <prvInitialiseNewTask+0x66>
 8007752:	e000      	b.n	8007756 <prvInitialiseNewTask+0x96>
			{
				break;
 8007754:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007758:	2200      	movs	r2, #0
 800775a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800775e:	e003      	b.n	8007768 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007762:	2200      	movs	r2, #0
 8007764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776a:	2b37      	cmp	r3, #55	@ 0x37
 800776c:	d901      	bls.n	8007772 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800776e:	2337      	movs	r3, #55	@ 0x37
 8007770:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007774:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007776:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800777c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800777e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007780:	2200      	movs	r2, #0
 8007782:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007786:	3304      	adds	r3, #4
 8007788:	4618      	mov	r0, r3
 800778a:	f7ff f965 	bl	8006a58 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800778e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007790:	3318      	adds	r3, #24
 8007792:	4618      	mov	r0, r3
 8007794:	f7ff f960 	bl	8006a58 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800779c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800779e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80077a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80077a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80077ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b0:	2200      	movs	r2, #0
 80077b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80077b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80077be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c0:	3354      	adds	r3, #84	@ 0x54
 80077c2:	224c      	movs	r2, #76	@ 0x4c
 80077c4:	2100      	movs	r1, #0
 80077c6:	4618      	mov	r0, r3
 80077c8:	f001 ffaf 	bl	800972a <memset>
 80077cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ce:	4a0d      	ldr	r2, [pc, #52]	@ (8007804 <prvInitialiseNewTask+0x144>)
 80077d0:	659a      	str	r2, [r3, #88]	@ 0x58
 80077d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d4:	4a0c      	ldr	r2, [pc, #48]	@ (8007808 <prvInitialiseNewTask+0x148>)
 80077d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80077d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077da:	4a0c      	ldr	r2, [pc, #48]	@ (800780c <prvInitialiseNewTask+0x14c>)
 80077dc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80077de:	683a      	ldr	r2, [r7, #0]
 80077e0:	68f9      	ldr	r1, [r7, #12]
 80077e2:	69b8      	ldr	r0, [r7, #24]
 80077e4:	f001 f9f8 	bl	8008bd8 <pxPortInitialiseStack>
 80077e8:	4602      	mov	r2, r0
 80077ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80077ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d002      	beq.n	80077fa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80077f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077fa:	bf00      	nop
 80077fc:	3720      	adds	r7, #32
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
 8007802:	bf00      	nop
 8007804:	2000cc40 	.word	0x2000cc40
 8007808:	2000cca8 	.word	0x2000cca8
 800780c:	2000cd10 	.word	0x2000cd10

08007810 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007818:	f001 fb0e 	bl	8008e38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800781c:	4b2d      	ldr	r3, [pc, #180]	@ (80078d4 <prvAddNewTaskToReadyList+0xc4>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	3301      	adds	r3, #1
 8007822:	4a2c      	ldr	r2, [pc, #176]	@ (80078d4 <prvAddNewTaskToReadyList+0xc4>)
 8007824:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007826:	4b2c      	ldr	r3, [pc, #176]	@ (80078d8 <prvAddNewTaskToReadyList+0xc8>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d109      	bne.n	8007842 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800782e:	4a2a      	ldr	r2, [pc, #168]	@ (80078d8 <prvAddNewTaskToReadyList+0xc8>)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007834:	4b27      	ldr	r3, [pc, #156]	@ (80078d4 <prvAddNewTaskToReadyList+0xc4>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2b01      	cmp	r3, #1
 800783a:	d110      	bne.n	800785e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800783c:	f000 fccc 	bl	80081d8 <prvInitialiseTaskLists>
 8007840:	e00d      	b.n	800785e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007842:	4b26      	ldr	r3, [pc, #152]	@ (80078dc <prvAddNewTaskToReadyList+0xcc>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d109      	bne.n	800785e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800784a:	4b23      	ldr	r3, [pc, #140]	@ (80078d8 <prvAddNewTaskToReadyList+0xc8>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007854:	429a      	cmp	r2, r3
 8007856:	d802      	bhi.n	800785e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007858:	4a1f      	ldr	r2, [pc, #124]	@ (80078d8 <prvAddNewTaskToReadyList+0xc8>)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800785e:	4b20      	ldr	r3, [pc, #128]	@ (80078e0 <prvAddNewTaskToReadyList+0xd0>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3301      	adds	r3, #1
 8007864:	4a1e      	ldr	r2, [pc, #120]	@ (80078e0 <prvAddNewTaskToReadyList+0xd0>)
 8007866:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007868:	4b1d      	ldr	r3, [pc, #116]	@ (80078e0 <prvAddNewTaskToReadyList+0xd0>)
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007874:	4b1b      	ldr	r3, [pc, #108]	@ (80078e4 <prvAddNewTaskToReadyList+0xd4>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d903      	bls.n	8007884 <prvAddNewTaskToReadyList+0x74>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007880:	4a18      	ldr	r2, [pc, #96]	@ (80078e4 <prvAddNewTaskToReadyList+0xd4>)
 8007882:	6013      	str	r3, [r2, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007888:	4613      	mov	r3, r2
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	4413      	add	r3, r2
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	4a15      	ldr	r2, [pc, #84]	@ (80078e8 <prvAddNewTaskToReadyList+0xd8>)
 8007892:	441a      	add	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	3304      	adds	r3, #4
 8007898:	4619      	mov	r1, r3
 800789a:	4610      	mov	r0, r2
 800789c:	f7ff f8e9 	bl	8006a72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80078a0:	f001 fafc 	bl	8008e9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80078a4:	4b0d      	ldr	r3, [pc, #52]	@ (80078dc <prvAddNewTaskToReadyList+0xcc>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00e      	beq.n	80078ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80078ac:	4b0a      	ldr	r3, [pc, #40]	@ (80078d8 <prvAddNewTaskToReadyList+0xc8>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d207      	bcs.n	80078ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80078ba:	4b0c      	ldr	r3, [pc, #48]	@ (80078ec <prvAddNewTaskToReadyList+0xdc>)
 80078bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078c0:	601a      	str	r2, [r3, #0]
 80078c2:	f3bf 8f4f 	dsb	sy
 80078c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078ca:	bf00      	nop
 80078cc:	3708      	adds	r7, #8
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	20008ec0 	.word	0x20008ec0
 80078d8:	200089ec 	.word	0x200089ec
 80078dc:	20008ecc 	.word	0x20008ecc
 80078e0:	20008edc 	.word	0x20008edc
 80078e4:	20008ec8 	.word	0x20008ec8
 80078e8:	200089f0 	.word	0x200089f0
 80078ec:	e000ed04 	.word	0xe000ed04

080078f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b084      	sub	sp, #16
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80078f8:	2300      	movs	r3, #0
 80078fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d018      	beq.n	8007934 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007902:	4b14      	ldr	r3, [pc, #80]	@ (8007954 <vTaskDelay+0x64>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00b      	beq.n	8007922 <vTaskDelay+0x32>
	__asm volatile
 800790a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800790e:	f383 8811 	msr	BASEPRI, r3
 8007912:	f3bf 8f6f 	isb	sy
 8007916:	f3bf 8f4f 	dsb	sy
 800791a:	60bb      	str	r3, [r7, #8]
}
 800791c:	bf00      	nop
 800791e:	bf00      	nop
 8007920:	e7fd      	b.n	800791e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007922:	f000 f929 	bl	8007b78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007926:	2100      	movs	r1, #0
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 fda7 	bl	800847c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800792e:	f000 f931 	bl	8007b94 <xTaskResumeAll>
 8007932:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d107      	bne.n	800794a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800793a:	4b07      	ldr	r3, [pc, #28]	@ (8007958 <vTaskDelay+0x68>)
 800793c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	f3bf 8f4f 	dsb	sy
 8007946:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800794a:	bf00      	nop
 800794c:	3710      	adds	r7, #16
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	20008ee8 	.word	0x20008ee8
 8007958:	e000ed04 	.word	0xe000ed04

0800795c <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 800795c:	b580      	push	{r7, lr}
 800795e:	b088      	sub	sp, #32
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8007966:	2300      	movs	r3, #0
 8007968:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	2b37      	cmp	r3, #55	@ 0x37
 800796e:	d90b      	bls.n	8007988 <vTaskPrioritySet+0x2c>
	__asm volatile
 8007970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007974:	f383 8811 	msr	BASEPRI, r3
 8007978:	f3bf 8f6f 	isb	sy
 800797c:	f3bf 8f4f 	dsb	sy
 8007980:	60fb      	str	r3, [r7, #12]
}
 8007982:	bf00      	nop
 8007984:	bf00      	nop
 8007986:	e7fd      	b.n	8007984 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	2b37      	cmp	r3, #55	@ 0x37
 800798c:	d901      	bls.n	8007992 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800798e:	2337      	movs	r3, #55	@ 0x37
 8007990:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8007992:	f001 fa51 	bl	8008e38 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d102      	bne.n	80079a2 <vTaskPrioritySet+0x46>
 800799c:	4b3a      	ldr	r3, [pc, #232]	@ (8007a88 <vTaskPrioritySet+0x12c>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	e000      	b.n	80079a4 <vTaskPrioritySet+0x48>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079aa:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 80079ac:	697a      	ldr	r2, [r7, #20]
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d063      	beq.n	8007a7c <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 80079b4:	683a      	ldr	r2, [r7, #0]
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d90d      	bls.n	80079d8 <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 80079bc:	4b32      	ldr	r3, [pc, #200]	@ (8007a88 <vTaskPrioritySet+0x12c>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d00f      	beq.n	80079e6 <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 80079c6:	4b30      	ldr	r3, [pc, #192]	@ (8007a88 <vTaskPrioritySet+0x12c>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079cc:	683a      	ldr	r2, [r7, #0]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d309      	bcc.n	80079e6 <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 80079d2:	2301      	movs	r3, #1
 80079d4:	61fb      	str	r3, [r7, #28]
 80079d6:	e006      	b.n	80079e6 <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 80079d8:	4b2b      	ldr	r3, [pc, #172]	@ (8007a88 <vTaskPrioritySet+0x12c>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	69ba      	ldr	r2, [r7, #24]
 80079de:	429a      	cmp	r2, r3
 80079e0:	d101      	bne.n	80079e6 <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 80079e2:	2301      	movs	r3, #1
 80079e4:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80079e6:	69bb      	ldr	r3, [r7, #24]
 80079e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ea:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80079ec:	69bb      	ldr	r3, [r7, #24]
 80079ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d102      	bne.n	80079fe <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	683a      	ldr	r2, [r7, #0]
 80079fc:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	683a      	ldr	r2, [r7, #0]
 8007a02:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	db04      	blt.n	8007a16 <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007a12:	69bb      	ldr	r3, [r7, #24]
 8007a14:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007a16:	69bb      	ldr	r3, [r7, #24]
 8007a18:	6959      	ldr	r1, [r3, #20]
 8007a1a:	693a      	ldr	r2, [r7, #16]
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	4413      	add	r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	4a19      	ldr	r2, [pc, #100]	@ (8007a8c <vTaskPrioritySet+0x130>)
 8007a26:	4413      	add	r3, r2
 8007a28:	4299      	cmp	r1, r3
 8007a2a:	d11c      	bne.n	8007a66 <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	3304      	adds	r3, #4
 8007a30:	4618      	mov	r0, r3
 8007a32:	f7ff f87b 	bl	8006b2c <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a3a:	4b15      	ldr	r3, [pc, #84]	@ (8007a90 <vTaskPrioritySet+0x134>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d903      	bls.n	8007a4a <vTaskPrioritySet+0xee>
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a46:	4a12      	ldr	r2, [pc, #72]	@ (8007a90 <vTaskPrioritySet+0x134>)
 8007a48:	6013      	str	r3, [r2, #0]
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a4e:	4613      	mov	r3, r2
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	4413      	add	r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	4a0d      	ldr	r2, [pc, #52]	@ (8007a8c <vTaskPrioritySet+0x130>)
 8007a58:	441a      	add	r2, r3
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	3304      	adds	r3, #4
 8007a5e:	4619      	mov	r1, r3
 8007a60:	4610      	mov	r0, r2
 8007a62:	f7ff f806 	bl	8006a72 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d007      	beq.n	8007a7c <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8007a6c:	4b09      	ldr	r3, [pc, #36]	@ (8007a94 <vTaskPrioritySet+0x138>)
 8007a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a72:	601a      	str	r2, [r3, #0]
 8007a74:	f3bf 8f4f 	dsb	sy
 8007a78:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8007a7c:	f001 fa0e 	bl	8008e9c <vPortExitCritical>
	}
 8007a80:	bf00      	nop
 8007a82:	3720      	adds	r7, #32
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	200089ec 	.word	0x200089ec
 8007a8c:	200089f0 	.word	0x200089f0
 8007a90:	20008ec8 	.word	0x20008ec8
 8007a94:	e000ed04 	.word	0xe000ed04

08007a98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b08a      	sub	sp, #40	@ 0x28
 8007a9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007aa6:	463a      	mov	r2, r7
 8007aa8:	1d39      	adds	r1, r7, #4
 8007aaa:	f107 0308 	add.w	r3, r7, #8
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f7fe ff7e 	bl	80069b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ab4:	6839      	ldr	r1, [r7, #0]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	9202      	str	r2, [sp, #8]
 8007abc:	9301      	str	r3, [sp, #4]
 8007abe:	2300      	movs	r3, #0
 8007ac0:	9300      	str	r3, [sp, #0]
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	460a      	mov	r2, r1
 8007ac6:	4924      	ldr	r1, [pc, #144]	@ (8007b58 <vTaskStartScheduler+0xc0>)
 8007ac8:	4824      	ldr	r0, [pc, #144]	@ (8007b5c <vTaskStartScheduler+0xc4>)
 8007aca:	f7ff fd53 	bl	8007574 <xTaskCreateStatic>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	4a23      	ldr	r2, [pc, #140]	@ (8007b60 <vTaskStartScheduler+0xc8>)
 8007ad2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ad4:	4b22      	ldr	r3, [pc, #136]	@ (8007b60 <vTaskStartScheduler+0xc8>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d002      	beq.n	8007ae2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007adc:	2301      	movs	r3, #1
 8007ade:	617b      	str	r3, [r7, #20]
 8007ae0:	e001      	b.n	8007ae6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d102      	bne.n	8007af2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007aec:	f000 fd1a 	bl	8008524 <xTimerCreateTimerTask>
 8007af0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d11b      	bne.n	8007b30 <vTaskStartScheduler+0x98>
	__asm volatile
 8007af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afc:	f383 8811 	msr	BASEPRI, r3
 8007b00:	f3bf 8f6f 	isb	sy
 8007b04:	f3bf 8f4f 	dsb	sy
 8007b08:	613b      	str	r3, [r7, #16]
}
 8007b0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007b0c:	4b15      	ldr	r3, [pc, #84]	@ (8007b64 <vTaskStartScheduler+0xcc>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	3354      	adds	r3, #84	@ 0x54
 8007b12:	4a15      	ldr	r2, [pc, #84]	@ (8007b68 <vTaskStartScheduler+0xd0>)
 8007b14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b16:	4b15      	ldr	r3, [pc, #84]	@ (8007b6c <vTaskStartScheduler+0xd4>)
 8007b18:	f04f 32ff 	mov.w	r2, #4294967295
 8007b1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b1e:	4b14      	ldr	r3, [pc, #80]	@ (8007b70 <vTaskStartScheduler+0xd8>)
 8007b20:	2201      	movs	r2, #1
 8007b22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b24:	4b13      	ldr	r3, [pc, #76]	@ (8007b74 <vTaskStartScheduler+0xdc>)
 8007b26:	2200      	movs	r2, #0
 8007b28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b2a:	f001 f8e1 	bl	8008cf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b2e:	e00f      	b.n	8007b50 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b36:	d10b      	bne.n	8007b50 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3c:	f383 8811 	msr	BASEPRI, r3
 8007b40:	f3bf 8f6f 	isb	sy
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	60fb      	str	r3, [r7, #12]
}
 8007b4a:	bf00      	nop
 8007b4c:	bf00      	nop
 8007b4e:	e7fd      	b.n	8007b4c <vTaskStartScheduler+0xb4>
}
 8007b50:	bf00      	nop
 8007b52:	3718      	adds	r7, #24
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	0800aa6c 	.word	0x0800aa6c
 8007b5c:	080081a9 	.word	0x080081a9
 8007b60:	20008ee4 	.word	0x20008ee4
 8007b64:	200089ec 	.word	0x200089ec
 8007b68:	20000028 	.word	0x20000028
 8007b6c:	20008ee0 	.word	0x20008ee0
 8007b70:	20008ecc 	.word	0x20008ecc
 8007b74:	20008ec4 	.word	0x20008ec4

08007b78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b78:	b480      	push	{r7}
 8007b7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007b7c:	4b04      	ldr	r3, [pc, #16]	@ (8007b90 <vTaskSuspendAll+0x18>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	3301      	adds	r3, #1
 8007b82:	4a03      	ldr	r2, [pc, #12]	@ (8007b90 <vTaskSuspendAll+0x18>)
 8007b84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007b86:	bf00      	nop
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr
 8007b90:	20008ee8 	.word	0x20008ee8

08007b94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ba2:	4b42      	ldr	r3, [pc, #264]	@ (8007cac <xTaskResumeAll+0x118>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d10b      	bne.n	8007bc2 <xTaskResumeAll+0x2e>
	__asm volatile
 8007baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bae:	f383 8811 	msr	BASEPRI, r3
 8007bb2:	f3bf 8f6f 	isb	sy
 8007bb6:	f3bf 8f4f 	dsb	sy
 8007bba:	603b      	str	r3, [r7, #0]
}
 8007bbc:	bf00      	nop
 8007bbe:	bf00      	nop
 8007bc0:	e7fd      	b.n	8007bbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007bc2:	f001 f939 	bl	8008e38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007bc6:	4b39      	ldr	r3, [pc, #228]	@ (8007cac <xTaskResumeAll+0x118>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	4a37      	ldr	r2, [pc, #220]	@ (8007cac <xTaskResumeAll+0x118>)
 8007bce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bd0:	4b36      	ldr	r3, [pc, #216]	@ (8007cac <xTaskResumeAll+0x118>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d162      	bne.n	8007c9e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bd8:	4b35      	ldr	r3, [pc, #212]	@ (8007cb0 <xTaskResumeAll+0x11c>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d05e      	beq.n	8007c9e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007be0:	e02f      	b.n	8007c42 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007be2:	4b34      	ldr	r3, [pc, #208]	@ (8007cb4 <xTaskResumeAll+0x120>)
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3318      	adds	r3, #24
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7fe ff9c 	bl	8006b2c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	3304      	adds	r3, #4
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f7fe ff97 	bl	8006b2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c02:	4b2d      	ldr	r3, [pc, #180]	@ (8007cb8 <xTaskResumeAll+0x124>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d903      	bls.n	8007c12 <xTaskResumeAll+0x7e>
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c0e:	4a2a      	ldr	r2, [pc, #168]	@ (8007cb8 <xTaskResumeAll+0x124>)
 8007c10:	6013      	str	r3, [r2, #0]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c16:	4613      	mov	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	4413      	add	r3, r2
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	4a27      	ldr	r2, [pc, #156]	@ (8007cbc <xTaskResumeAll+0x128>)
 8007c20:	441a      	add	r2, r3
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	3304      	adds	r3, #4
 8007c26:	4619      	mov	r1, r3
 8007c28:	4610      	mov	r0, r2
 8007c2a:	f7fe ff22 	bl	8006a72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c32:	4b23      	ldr	r3, [pc, #140]	@ (8007cc0 <xTaskResumeAll+0x12c>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d302      	bcc.n	8007c42 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007c3c:	4b21      	ldr	r3, [pc, #132]	@ (8007cc4 <xTaskResumeAll+0x130>)
 8007c3e:	2201      	movs	r2, #1
 8007c40:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c42:	4b1c      	ldr	r3, [pc, #112]	@ (8007cb4 <xTaskResumeAll+0x120>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1cb      	bne.n	8007be2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d001      	beq.n	8007c54 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c50:	f000 fb66 	bl	8008320 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007c54:	4b1c      	ldr	r3, [pc, #112]	@ (8007cc8 <xTaskResumeAll+0x134>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d010      	beq.n	8007c82 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c60:	f000 f846 	bl	8007cf0 <xTaskIncrementTick>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d002      	beq.n	8007c70 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007c6a:	4b16      	ldr	r3, [pc, #88]	@ (8007cc4 <xTaskResumeAll+0x130>)
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	3b01      	subs	r3, #1
 8007c74:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d1f1      	bne.n	8007c60 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007c7c:	4b12      	ldr	r3, [pc, #72]	@ (8007cc8 <xTaskResumeAll+0x134>)
 8007c7e:	2200      	movs	r2, #0
 8007c80:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c82:	4b10      	ldr	r3, [pc, #64]	@ (8007cc4 <xTaskResumeAll+0x130>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d009      	beq.n	8007c9e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8007ccc <xTaskResumeAll+0x138>)
 8007c90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c94:	601a      	str	r2, [r3, #0]
 8007c96:	f3bf 8f4f 	dsb	sy
 8007c9a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c9e:	f001 f8fd 	bl	8008e9c <vPortExitCritical>

	return xAlreadyYielded;
 8007ca2:	68bb      	ldr	r3, [r7, #8]
}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	3710      	adds	r7, #16
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	20008ee8 	.word	0x20008ee8
 8007cb0:	20008ec0 	.word	0x20008ec0
 8007cb4:	20008e80 	.word	0x20008e80
 8007cb8:	20008ec8 	.word	0x20008ec8
 8007cbc:	200089f0 	.word	0x200089f0
 8007cc0:	200089ec 	.word	0x200089ec
 8007cc4:	20008ed4 	.word	0x20008ed4
 8007cc8:	20008ed0 	.word	0x20008ed0
 8007ccc:	e000ed04 	.word	0xe000ed04

08007cd0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cd6:	4b05      	ldr	r3, [pc, #20]	@ (8007cec <xTaskGetTickCount+0x1c>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007cdc:	687b      	ldr	r3, [r7, #4]
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	370c      	adds	r7, #12
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	20008ec4 	.word	0x20008ec4

08007cf0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b086      	sub	sp, #24
 8007cf4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cfa:	4b4f      	ldr	r3, [pc, #316]	@ (8007e38 <xTaskIncrementTick+0x148>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	f040 8090 	bne.w	8007e24 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d04:	4b4d      	ldr	r3, [pc, #308]	@ (8007e3c <xTaskIncrementTick+0x14c>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	3301      	adds	r3, #1
 8007d0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007d0c:	4a4b      	ldr	r2, [pc, #300]	@ (8007e3c <xTaskIncrementTick+0x14c>)
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d121      	bne.n	8007d5c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007d18:	4b49      	ldr	r3, [pc, #292]	@ (8007e40 <xTaskIncrementTick+0x150>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d00b      	beq.n	8007d3a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d26:	f383 8811 	msr	BASEPRI, r3
 8007d2a:	f3bf 8f6f 	isb	sy
 8007d2e:	f3bf 8f4f 	dsb	sy
 8007d32:	603b      	str	r3, [r7, #0]
}
 8007d34:	bf00      	nop
 8007d36:	bf00      	nop
 8007d38:	e7fd      	b.n	8007d36 <xTaskIncrementTick+0x46>
 8007d3a:	4b41      	ldr	r3, [pc, #260]	@ (8007e40 <xTaskIncrementTick+0x150>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	60fb      	str	r3, [r7, #12]
 8007d40:	4b40      	ldr	r3, [pc, #256]	@ (8007e44 <xTaskIncrementTick+0x154>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a3e      	ldr	r2, [pc, #248]	@ (8007e40 <xTaskIncrementTick+0x150>)
 8007d46:	6013      	str	r3, [r2, #0]
 8007d48:	4a3e      	ldr	r2, [pc, #248]	@ (8007e44 <xTaskIncrementTick+0x154>)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6013      	str	r3, [r2, #0]
 8007d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8007e48 <xTaskIncrementTick+0x158>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	3301      	adds	r3, #1
 8007d54:	4a3c      	ldr	r2, [pc, #240]	@ (8007e48 <xTaskIncrementTick+0x158>)
 8007d56:	6013      	str	r3, [r2, #0]
 8007d58:	f000 fae2 	bl	8008320 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8007e4c <xTaskIncrementTick+0x15c>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	693a      	ldr	r2, [r7, #16]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d349      	bcc.n	8007dfa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d66:	4b36      	ldr	r3, [pc, #216]	@ (8007e40 <xTaskIncrementTick+0x150>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d104      	bne.n	8007d7a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d70:	4b36      	ldr	r3, [pc, #216]	@ (8007e4c <xTaskIncrementTick+0x15c>)
 8007d72:	f04f 32ff 	mov.w	r2, #4294967295
 8007d76:	601a      	str	r2, [r3, #0]
					break;
 8007d78:	e03f      	b.n	8007dfa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d7a:	4b31      	ldr	r3, [pc, #196]	@ (8007e40 <xTaskIncrementTick+0x150>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d8a:	693a      	ldr	r2, [r7, #16]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d203      	bcs.n	8007d9a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d92:	4a2e      	ldr	r2, [pc, #184]	@ (8007e4c <xTaskIncrementTick+0x15c>)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007d98:	e02f      	b.n	8007dfa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	3304      	adds	r3, #4
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f7fe fec4 	bl	8006b2c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d004      	beq.n	8007db6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	3318      	adds	r3, #24
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fe febb 	bl	8006b2c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dba:	4b25      	ldr	r3, [pc, #148]	@ (8007e50 <xTaskIncrementTick+0x160>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d903      	bls.n	8007dca <xTaskIncrementTick+0xda>
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc6:	4a22      	ldr	r2, [pc, #136]	@ (8007e50 <xTaskIncrementTick+0x160>)
 8007dc8:	6013      	str	r3, [r2, #0]
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dce:	4613      	mov	r3, r2
 8007dd0:	009b      	lsls	r3, r3, #2
 8007dd2:	4413      	add	r3, r2
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8007e54 <xTaskIncrementTick+0x164>)
 8007dd8:	441a      	add	r2, r3
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	3304      	adds	r3, #4
 8007dde:	4619      	mov	r1, r3
 8007de0:	4610      	mov	r0, r2
 8007de2:	f7fe fe46 	bl	8006a72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dea:	4b1b      	ldr	r3, [pc, #108]	@ (8007e58 <xTaskIncrementTick+0x168>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d3b8      	bcc.n	8007d66 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007df4:	2301      	movs	r3, #1
 8007df6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007df8:	e7b5      	b.n	8007d66 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007dfa:	4b17      	ldr	r3, [pc, #92]	@ (8007e58 <xTaskIncrementTick+0x168>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e00:	4914      	ldr	r1, [pc, #80]	@ (8007e54 <xTaskIncrementTick+0x164>)
 8007e02:	4613      	mov	r3, r2
 8007e04:	009b      	lsls	r3, r3, #2
 8007e06:	4413      	add	r3, r2
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	440b      	add	r3, r1
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d901      	bls.n	8007e16 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007e12:	2301      	movs	r3, #1
 8007e14:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007e16:	4b11      	ldr	r3, [pc, #68]	@ (8007e5c <xTaskIncrementTick+0x16c>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d007      	beq.n	8007e2e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	617b      	str	r3, [r7, #20]
 8007e22:	e004      	b.n	8007e2e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007e24:	4b0e      	ldr	r3, [pc, #56]	@ (8007e60 <xTaskIncrementTick+0x170>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	3301      	adds	r3, #1
 8007e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8007e60 <xTaskIncrementTick+0x170>)
 8007e2c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007e2e:	697b      	ldr	r3, [r7, #20]
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3718      	adds	r7, #24
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	20008ee8 	.word	0x20008ee8
 8007e3c:	20008ec4 	.word	0x20008ec4
 8007e40:	20008e78 	.word	0x20008e78
 8007e44:	20008e7c 	.word	0x20008e7c
 8007e48:	20008ed8 	.word	0x20008ed8
 8007e4c:	20008ee0 	.word	0x20008ee0
 8007e50:	20008ec8 	.word	0x20008ec8
 8007e54:	200089f0 	.word	0x200089f0
 8007e58:	200089ec 	.word	0x200089ec
 8007e5c:	20008ed4 	.word	0x20008ed4
 8007e60:	20008ed0 	.word	0x20008ed0

08007e64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e6a:	4b2b      	ldr	r3, [pc, #172]	@ (8007f18 <vTaskSwitchContext+0xb4>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d003      	beq.n	8007e7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e72:	4b2a      	ldr	r3, [pc, #168]	@ (8007f1c <vTaskSwitchContext+0xb8>)
 8007e74:	2201      	movs	r2, #1
 8007e76:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e78:	e047      	b.n	8007f0a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007e7a:	4b28      	ldr	r3, [pc, #160]	@ (8007f1c <vTaskSwitchContext+0xb8>)
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e80:	4b27      	ldr	r3, [pc, #156]	@ (8007f20 <vTaskSwitchContext+0xbc>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	60fb      	str	r3, [r7, #12]
 8007e86:	e011      	b.n	8007eac <vTaskSwitchContext+0x48>
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d10b      	bne.n	8007ea6 <vTaskSwitchContext+0x42>
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	607b      	str	r3, [r7, #4]
}
 8007ea0:	bf00      	nop
 8007ea2:	bf00      	nop
 8007ea4:	e7fd      	b.n	8007ea2 <vTaskSwitchContext+0x3e>
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	60fb      	str	r3, [r7, #12]
 8007eac:	491d      	ldr	r1, [pc, #116]	@ (8007f24 <vTaskSwitchContext+0xc0>)
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	4413      	add	r3, r2
 8007eb6:	009b      	lsls	r3, r3, #2
 8007eb8:	440b      	add	r3, r1
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d0e3      	beq.n	8007e88 <vTaskSwitchContext+0x24>
 8007ec0:	68fa      	ldr	r2, [r7, #12]
 8007ec2:	4613      	mov	r3, r2
 8007ec4:	009b      	lsls	r3, r3, #2
 8007ec6:	4413      	add	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	4a16      	ldr	r2, [pc, #88]	@ (8007f24 <vTaskSwitchContext+0xc0>)
 8007ecc:	4413      	add	r3, r2
 8007ece:	60bb      	str	r3, [r7, #8]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	685a      	ldr	r2, [r3, #4]
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	605a      	str	r2, [r3, #4]
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	685a      	ldr	r2, [r3, #4]
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	3308      	adds	r3, #8
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d104      	bne.n	8007ef0 <vTaskSwitchContext+0x8c>
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	685a      	ldr	r2, [r3, #4]
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	605a      	str	r2, [r3, #4]
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	4a0c      	ldr	r2, [pc, #48]	@ (8007f28 <vTaskSwitchContext+0xc4>)
 8007ef8:	6013      	str	r3, [r2, #0]
 8007efa:	4a09      	ldr	r2, [pc, #36]	@ (8007f20 <vTaskSwitchContext+0xbc>)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f00:	4b09      	ldr	r3, [pc, #36]	@ (8007f28 <vTaskSwitchContext+0xc4>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	3354      	adds	r3, #84	@ 0x54
 8007f06:	4a09      	ldr	r2, [pc, #36]	@ (8007f2c <vTaskSwitchContext+0xc8>)
 8007f08:	6013      	str	r3, [r2, #0]
}
 8007f0a:	bf00      	nop
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
 8007f16:	bf00      	nop
 8007f18:	20008ee8 	.word	0x20008ee8
 8007f1c:	20008ed4 	.word	0x20008ed4
 8007f20:	20008ec8 	.word	0x20008ec8
 8007f24:	200089f0 	.word	0x200089f0
 8007f28:	200089ec 	.word	0x200089ec
 8007f2c:	20000028 	.word	0x20000028

08007f30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d10b      	bne.n	8007f58 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f44:	f383 8811 	msr	BASEPRI, r3
 8007f48:	f3bf 8f6f 	isb	sy
 8007f4c:	f3bf 8f4f 	dsb	sy
 8007f50:	60fb      	str	r3, [r7, #12]
}
 8007f52:	bf00      	nop
 8007f54:	bf00      	nop
 8007f56:	e7fd      	b.n	8007f54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f58:	4b07      	ldr	r3, [pc, #28]	@ (8007f78 <vTaskPlaceOnEventList+0x48>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3318      	adds	r3, #24
 8007f5e:	4619      	mov	r1, r3
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f7fe fdaa 	bl	8006aba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f66:	2101      	movs	r1, #1
 8007f68:	6838      	ldr	r0, [r7, #0]
 8007f6a:	f000 fa87 	bl	800847c <prvAddCurrentTaskToDelayedList>
}
 8007f6e:	bf00      	nop
 8007f70:	3710      	adds	r7, #16
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	200089ec 	.word	0x200089ec

08007f7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b086      	sub	sp, #24
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	60b9      	str	r1, [r7, #8]
 8007f86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d10b      	bne.n	8007fa6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f92:	f383 8811 	msr	BASEPRI, r3
 8007f96:	f3bf 8f6f 	isb	sy
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	617b      	str	r3, [r7, #20]
}
 8007fa0:	bf00      	nop
 8007fa2:	bf00      	nop
 8007fa4:	e7fd      	b.n	8007fa2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8007fd0 <vTaskPlaceOnEventListRestricted+0x54>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	3318      	adds	r3, #24
 8007fac:	4619      	mov	r1, r3
 8007fae:	68f8      	ldr	r0, [r7, #12]
 8007fb0:	f7fe fd5f 	bl	8006a72 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d002      	beq.n	8007fc0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007fba:	f04f 33ff 	mov.w	r3, #4294967295
 8007fbe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007fc0:	6879      	ldr	r1, [r7, #4]
 8007fc2:	68b8      	ldr	r0, [r7, #8]
 8007fc4:	f000 fa5a 	bl	800847c <prvAddCurrentTaskToDelayedList>
	}
 8007fc8:	bf00      	nop
 8007fca:	3718      	adds	r7, #24
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	200089ec 	.word	0x200089ec

08007fd4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b086      	sub	sp, #24
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	68db      	ldr	r3, [r3, #12]
 8007fe2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10b      	bne.n	8008002 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	60fb      	str	r3, [r7, #12]
}
 8007ffc:	bf00      	nop
 8007ffe:	bf00      	nop
 8008000:	e7fd      	b.n	8007ffe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	3318      	adds	r3, #24
 8008006:	4618      	mov	r0, r3
 8008008:	f7fe fd90 	bl	8006b2c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800800c:	4b1d      	ldr	r3, [pc, #116]	@ (8008084 <xTaskRemoveFromEventList+0xb0>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d11d      	bne.n	8008050 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	3304      	adds	r3, #4
 8008018:	4618      	mov	r0, r3
 800801a:	f7fe fd87 	bl	8006b2c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008022:	4b19      	ldr	r3, [pc, #100]	@ (8008088 <xTaskRemoveFromEventList+0xb4>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	429a      	cmp	r2, r3
 8008028:	d903      	bls.n	8008032 <xTaskRemoveFromEventList+0x5e>
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800802e:	4a16      	ldr	r2, [pc, #88]	@ (8008088 <xTaskRemoveFromEventList+0xb4>)
 8008030:	6013      	str	r3, [r2, #0]
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008036:	4613      	mov	r3, r2
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	4413      	add	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4a13      	ldr	r2, [pc, #76]	@ (800808c <xTaskRemoveFromEventList+0xb8>)
 8008040:	441a      	add	r2, r3
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	3304      	adds	r3, #4
 8008046:	4619      	mov	r1, r3
 8008048:	4610      	mov	r0, r2
 800804a:	f7fe fd12 	bl	8006a72 <vListInsertEnd>
 800804e:	e005      	b.n	800805c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	3318      	adds	r3, #24
 8008054:	4619      	mov	r1, r3
 8008056:	480e      	ldr	r0, [pc, #56]	@ (8008090 <xTaskRemoveFromEventList+0xbc>)
 8008058:	f7fe fd0b 	bl	8006a72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008060:	4b0c      	ldr	r3, [pc, #48]	@ (8008094 <xTaskRemoveFromEventList+0xc0>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008066:	429a      	cmp	r2, r3
 8008068:	d905      	bls.n	8008076 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800806a:	2301      	movs	r3, #1
 800806c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800806e:	4b0a      	ldr	r3, [pc, #40]	@ (8008098 <xTaskRemoveFromEventList+0xc4>)
 8008070:	2201      	movs	r2, #1
 8008072:	601a      	str	r2, [r3, #0]
 8008074:	e001      	b.n	800807a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008076:	2300      	movs	r3, #0
 8008078:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800807a:	697b      	ldr	r3, [r7, #20]
}
 800807c:	4618      	mov	r0, r3
 800807e:	3718      	adds	r7, #24
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	20008ee8 	.word	0x20008ee8
 8008088:	20008ec8 	.word	0x20008ec8
 800808c:	200089f0 	.word	0x200089f0
 8008090:	20008e80 	.word	0x20008e80
 8008094:	200089ec 	.word	0x200089ec
 8008098:	20008ed4 	.word	0x20008ed4

0800809c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80080a4:	4b06      	ldr	r3, [pc, #24]	@ (80080c0 <vTaskInternalSetTimeOutState+0x24>)
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80080ac:	4b05      	ldr	r3, [pc, #20]	@ (80080c4 <vTaskInternalSetTimeOutState+0x28>)
 80080ae:	681a      	ldr	r2, [r3, #0]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	605a      	str	r2, [r3, #4]
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr
 80080c0:	20008ed8 	.word	0x20008ed8
 80080c4:	20008ec4 	.word	0x20008ec4

080080c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b088      	sub	sp, #32
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d10b      	bne.n	80080f0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80080d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080dc:	f383 8811 	msr	BASEPRI, r3
 80080e0:	f3bf 8f6f 	isb	sy
 80080e4:	f3bf 8f4f 	dsb	sy
 80080e8:	613b      	str	r3, [r7, #16]
}
 80080ea:	bf00      	nop
 80080ec:	bf00      	nop
 80080ee:	e7fd      	b.n	80080ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d10b      	bne.n	800810e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80080f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fa:	f383 8811 	msr	BASEPRI, r3
 80080fe:	f3bf 8f6f 	isb	sy
 8008102:	f3bf 8f4f 	dsb	sy
 8008106:	60fb      	str	r3, [r7, #12]
}
 8008108:	bf00      	nop
 800810a:	bf00      	nop
 800810c:	e7fd      	b.n	800810a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800810e:	f000 fe93 	bl	8008e38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008112:	4b1d      	ldr	r3, [pc, #116]	@ (8008188 <xTaskCheckForTimeOut+0xc0>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	69ba      	ldr	r2, [r7, #24]
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800812a:	d102      	bne.n	8008132 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800812c:	2300      	movs	r3, #0
 800812e:	61fb      	str	r3, [r7, #28]
 8008130:	e023      	b.n	800817a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681a      	ldr	r2, [r3, #0]
 8008136:	4b15      	ldr	r3, [pc, #84]	@ (800818c <xTaskCheckForTimeOut+0xc4>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	429a      	cmp	r2, r3
 800813c:	d007      	beq.n	800814e <xTaskCheckForTimeOut+0x86>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	69ba      	ldr	r2, [r7, #24]
 8008144:	429a      	cmp	r2, r3
 8008146:	d302      	bcc.n	800814e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008148:	2301      	movs	r3, #1
 800814a:	61fb      	str	r3, [r7, #28]
 800814c:	e015      	b.n	800817a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	697a      	ldr	r2, [r7, #20]
 8008154:	429a      	cmp	r2, r3
 8008156:	d20b      	bcs.n	8008170 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	1ad2      	subs	r2, r2, r3
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f7ff ff99 	bl	800809c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800816a:	2300      	movs	r3, #0
 800816c:	61fb      	str	r3, [r7, #28]
 800816e:	e004      	b.n	800817a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	2200      	movs	r2, #0
 8008174:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008176:	2301      	movs	r3, #1
 8008178:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800817a:	f000 fe8f 	bl	8008e9c <vPortExitCritical>

	return xReturn;
 800817e:	69fb      	ldr	r3, [r7, #28]
}
 8008180:	4618      	mov	r0, r3
 8008182:	3720      	adds	r7, #32
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}
 8008188:	20008ec4 	.word	0x20008ec4
 800818c:	20008ed8 	.word	0x20008ed8

08008190 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008190:	b480      	push	{r7}
 8008192:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008194:	4b03      	ldr	r3, [pc, #12]	@ (80081a4 <vTaskMissedYield+0x14>)
 8008196:	2201      	movs	r2, #1
 8008198:	601a      	str	r2, [r3, #0]
}
 800819a:	bf00      	nop
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	20008ed4 	.word	0x20008ed4

080081a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80081b0:	f000 f852 	bl	8008258 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80081b4:	4b06      	ldr	r3, [pc, #24]	@ (80081d0 <prvIdleTask+0x28>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d9f9      	bls.n	80081b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80081bc:	4b05      	ldr	r3, [pc, #20]	@ (80081d4 <prvIdleTask+0x2c>)
 80081be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	f3bf 8f4f 	dsb	sy
 80081c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80081cc:	e7f0      	b.n	80081b0 <prvIdleTask+0x8>
 80081ce:	bf00      	nop
 80081d0:	200089f0 	.word	0x200089f0
 80081d4:	e000ed04 	.word	0xe000ed04

080081d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081de:	2300      	movs	r3, #0
 80081e0:	607b      	str	r3, [r7, #4]
 80081e2:	e00c      	b.n	80081fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	4613      	mov	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	4a12      	ldr	r2, [pc, #72]	@ (8008238 <prvInitialiseTaskLists+0x60>)
 80081f0:	4413      	add	r3, r2
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fe fc10 	bl	8006a18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	3301      	adds	r3, #1
 80081fc:	607b      	str	r3, [r7, #4]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2b37      	cmp	r3, #55	@ 0x37
 8008202:	d9ef      	bls.n	80081e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008204:	480d      	ldr	r0, [pc, #52]	@ (800823c <prvInitialiseTaskLists+0x64>)
 8008206:	f7fe fc07 	bl	8006a18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800820a:	480d      	ldr	r0, [pc, #52]	@ (8008240 <prvInitialiseTaskLists+0x68>)
 800820c:	f7fe fc04 	bl	8006a18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008210:	480c      	ldr	r0, [pc, #48]	@ (8008244 <prvInitialiseTaskLists+0x6c>)
 8008212:	f7fe fc01 	bl	8006a18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008216:	480c      	ldr	r0, [pc, #48]	@ (8008248 <prvInitialiseTaskLists+0x70>)
 8008218:	f7fe fbfe 	bl	8006a18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800821c:	480b      	ldr	r0, [pc, #44]	@ (800824c <prvInitialiseTaskLists+0x74>)
 800821e:	f7fe fbfb 	bl	8006a18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008222:	4b0b      	ldr	r3, [pc, #44]	@ (8008250 <prvInitialiseTaskLists+0x78>)
 8008224:	4a05      	ldr	r2, [pc, #20]	@ (800823c <prvInitialiseTaskLists+0x64>)
 8008226:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008228:	4b0a      	ldr	r3, [pc, #40]	@ (8008254 <prvInitialiseTaskLists+0x7c>)
 800822a:	4a05      	ldr	r2, [pc, #20]	@ (8008240 <prvInitialiseTaskLists+0x68>)
 800822c:	601a      	str	r2, [r3, #0]
}
 800822e:	bf00      	nop
 8008230:	3708      	adds	r7, #8
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	200089f0 	.word	0x200089f0
 800823c:	20008e50 	.word	0x20008e50
 8008240:	20008e64 	.word	0x20008e64
 8008244:	20008e80 	.word	0x20008e80
 8008248:	20008e94 	.word	0x20008e94
 800824c:	20008eac 	.word	0x20008eac
 8008250:	20008e78 	.word	0x20008e78
 8008254:	20008e7c 	.word	0x20008e7c

08008258 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800825e:	e019      	b.n	8008294 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008260:	f000 fdea 	bl	8008e38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008264:	4b10      	ldr	r3, [pc, #64]	@ (80082a8 <prvCheckTasksWaitingTermination+0x50>)
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	3304      	adds	r3, #4
 8008270:	4618      	mov	r0, r3
 8008272:	f7fe fc5b 	bl	8006b2c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008276:	4b0d      	ldr	r3, [pc, #52]	@ (80082ac <prvCheckTasksWaitingTermination+0x54>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	3b01      	subs	r3, #1
 800827c:	4a0b      	ldr	r2, [pc, #44]	@ (80082ac <prvCheckTasksWaitingTermination+0x54>)
 800827e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008280:	4b0b      	ldr	r3, [pc, #44]	@ (80082b0 <prvCheckTasksWaitingTermination+0x58>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	3b01      	subs	r3, #1
 8008286:	4a0a      	ldr	r2, [pc, #40]	@ (80082b0 <prvCheckTasksWaitingTermination+0x58>)
 8008288:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800828a:	f000 fe07 	bl	8008e9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f810 	bl	80082b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008294:	4b06      	ldr	r3, [pc, #24]	@ (80082b0 <prvCheckTasksWaitingTermination+0x58>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1e1      	bne.n	8008260 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800829c:	bf00      	nop
 800829e:	bf00      	nop
 80082a0:	3708      	adds	r7, #8
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	20008e94 	.word	0x20008e94
 80082ac:	20008ec0 	.word	0x20008ec0
 80082b0:	20008ea8 	.word	0x20008ea8

080082b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	3354      	adds	r3, #84	@ 0x54
 80082c0:	4618      	mov	r0, r3
 80082c2:	f001 fa4b 	bl	800975c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d108      	bne.n	80082e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082d4:	4618      	mov	r0, r3
 80082d6:	f000 ff9f 	bl	8009218 <vPortFree>
				vPortFree( pxTCB );
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 ff9c 	bl	8009218 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80082e0:	e019      	b.n	8008316 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d103      	bne.n	80082f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f000 ff93 	bl	8009218 <vPortFree>
	}
 80082f2:	e010      	b.n	8008316 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d00b      	beq.n	8008316 <prvDeleteTCB+0x62>
	__asm volatile
 80082fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008302:	f383 8811 	msr	BASEPRI, r3
 8008306:	f3bf 8f6f 	isb	sy
 800830a:	f3bf 8f4f 	dsb	sy
 800830e:	60fb      	str	r3, [r7, #12]
}
 8008310:	bf00      	nop
 8008312:	bf00      	nop
 8008314:	e7fd      	b.n	8008312 <prvDeleteTCB+0x5e>
	}
 8008316:	bf00      	nop
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
	...

08008320 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008326:	4b0c      	ldr	r3, [pc, #48]	@ (8008358 <prvResetNextTaskUnblockTime+0x38>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d104      	bne.n	800833a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008330:	4b0a      	ldr	r3, [pc, #40]	@ (800835c <prvResetNextTaskUnblockTime+0x3c>)
 8008332:	f04f 32ff 	mov.w	r2, #4294967295
 8008336:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008338:	e008      	b.n	800834c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800833a:	4b07      	ldr	r3, [pc, #28]	@ (8008358 <prvResetNextTaskUnblockTime+0x38>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	68db      	ldr	r3, [r3, #12]
 8008342:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	4a04      	ldr	r2, [pc, #16]	@ (800835c <prvResetNextTaskUnblockTime+0x3c>)
 800834a:	6013      	str	r3, [r2, #0]
}
 800834c:	bf00      	nop
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr
 8008358:	20008e78 	.word	0x20008e78
 800835c:	20008ee0 	.word	0x20008ee0

08008360 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008366:	4b0b      	ldr	r3, [pc, #44]	@ (8008394 <xTaskGetSchedulerState+0x34>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d102      	bne.n	8008374 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800836e:	2301      	movs	r3, #1
 8008370:	607b      	str	r3, [r7, #4]
 8008372:	e008      	b.n	8008386 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008374:	4b08      	ldr	r3, [pc, #32]	@ (8008398 <xTaskGetSchedulerState+0x38>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d102      	bne.n	8008382 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800837c:	2302      	movs	r3, #2
 800837e:	607b      	str	r3, [r7, #4]
 8008380:	e001      	b.n	8008386 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008382:	2300      	movs	r3, #0
 8008384:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008386:	687b      	ldr	r3, [r7, #4]
	}
 8008388:	4618      	mov	r0, r3
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr
 8008394:	20008ecc 	.word	0x20008ecc
 8008398:	20008ee8 	.word	0x20008ee8

0800839c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80083a8:	2300      	movs	r3, #0
 80083aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d058      	beq.n	8008464 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80083b2:	4b2f      	ldr	r3, [pc, #188]	@ (8008470 <xTaskPriorityDisinherit+0xd4>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d00b      	beq.n	80083d4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80083bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c0:	f383 8811 	msr	BASEPRI, r3
 80083c4:	f3bf 8f6f 	isb	sy
 80083c8:	f3bf 8f4f 	dsb	sy
 80083cc:	60fb      	str	r3, [r7, #12]
}
 80083ce:	bf00      	nop
 80083d0:	bf00      	nop
 80083d2:	e7fd      	b.n	80083d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10b      	bne.n	80083f4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80083dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e0:	f383 8811 	msr	BASEPRI, r3
 80083e4:	f3bf 8f6f 	isb	sy
 80083e8:	f3bf 8f4f 	dsb	sy
 80083ec:	60bb      	str	r3, [r7, #8]
}
 80083ee:	bf00      	nop
 80083f0:	bf00      	nop
 80083f2:	e7fd      	b.n	80083f0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083f8:	1e5a      	subs	r2, r3, #1
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008406:	429a      	cmp	r2, r3
 8008408:	d02c      	beq.n	8008464 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800840e:	2b00      	cmp	r3, #0
 8008410:	d128      	bne.n	8008464 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	3304      	adds	r3, #4
 8008416:	4618      	mov	r0, r3
 8008418:	f7fe fb88 	bl	8006b2c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008428:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008434:	4b0f      	ldr	r3, [pc, #60]	@ (8008474 <xTaskPriorityDisinherit+0xd8>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	429a      	cmp	r2, r3
 800843a:	d903      	bls.n	8008444 <xTaskPriorityDisinherit+0xa8>
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008440:	4a0c      	ldr	r2, [pc, #48]	@ (8008474 <xTaskPriorityDisinherit+0xd8>)
 8008442:	6013      	str	r3, [r2, #0]
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008448:	4613      	mov	r3, r2
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	4a09      	ldr	r2, [pc, #36]	@ (8008478 <xTaskPriorityDisinherit+0xdc>)
 8008452:	441a      	add	r2, r3
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	3304      	adds	r3, #4
 8008458:	4619      	mov	r1, r3
 800845a:	4610      	mov	r0, r2
 800845c:	f7fe fb09 	bl	8006a72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008460:	2301      	movs	r3, #1
 8008462:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008464:	697b      	ldr	r3, [r7, #20]
	}
 8008466:	4618      	mov	r0, r3
 8008468:	3718      	adds	r7, #24
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop
 8008470:	200089ec 	.word	0x200089ec
 8008474:	20008ec8 	.word	0x20008ec8
 8008478:	200089f0 	.word	0x200089f0

0800847c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008486:	4b21      	ldr	r3, [pc, #132]	@ (800850c <prvAddCurrentTaskToDelayedList+0x90>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800848c:	4b20      	ldr	r3, [pc, #128]	@ (8008510 <prvAddCurrentTaskToDelayedList+0x94>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	3304      	adds	r3, #4
 8008492:	4618      	mov	r0, r3
 8008494:	f7fe fb4a 	bl	8006b2c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800849e:	d10a      	bne.n	80084b6 <prvAddCurrentTaskToDelayedList+0x3a>
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d007      	beq.n	80084b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084a6:	4b1a      	ldr	r3, [pc, #104]	@ (8008510 <prvAddCurrentTaskToDelayedList+0x94>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	3304      	adds	r3, #4
 80084ac:	4619      	mov	r1, r3
 80084ae:	4819      	ldr	r0, [pc, #100]	@ (8008514 <prvAddCurrentTaskToDelayedList+0x98>)
 80084b0:	f7fe fadf 	bl	8006a72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80084b4:	e026      	b.n	8008504 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	4413      	add	r3, r2
 80084bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80084be:	4b14      	ldr	r3, [pc, #80]	@ (8008510 <prvAddCurrentTaskToDelayedList+0x94>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68ba      	ldr	r2, [r7, #8]
 80084c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80084c6:	68ba      	ldr	r2, [r7, #8]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d209      	bcs.n	80084e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084ce:	4b12      	ldr	r3, [pc, #72]	@ (8008518 <prvAddCurrentTaskToDelayedList+0x9c>)
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	4b0f      	ldr	r3, [pc, #60]	@ (8008510 <prvAddCurrentTaskToDelayedList+0x94>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	3304      	adds	r3, #4
 80084d8:	4619      	mov	r1, r3
 80084da:	4610      	mov	r0, r2
 80084dc:	f7fe faed 	bl	8006aba <vListInsert>
}
 80084e0:	e010      	b.n	8008504 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084e2:	4b0e      	ldr	r3, [pc, #56]	@ (800851c <prvAddCurrentTaskToDelayedList+0xa0>)
 80084e4:	681a      	ldr	r2, [r3, #0]
 80084e6:	4b0a      	ldr	r3, [pc, #40]	@ (8008510 <prvAddCurrentTaskToDelayedList+0x94>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3304      	adds	r3, #4
 80084ec:	4619      	mov	r1, r3
 80084ee:	4610      	mov	r0, r2
 80084f0:	f7fe fae3 	bl	8006aba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80084f4:	4b0a      	ldr	r3, [pc, #40]	@ (8008520 <prvAddCurrentTaskToDelayedList+0xa4>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68ba      	ldr	r2, [r7, #8]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d202      	bcs.n	8008504 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80084fe:	4a08      	ldr	r2, [pc, #32]	@ (8008520 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	6013      	str	r3, [r2, #0]
}
 8008504:	bf00      	nop
 8008506:	3710      	adds	r7, #16
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}
 800850c:	20008ec4 	.word	0x20008ec4
 8008510:	200089ec 	.word	0x200089ec
 8008514:	20008eac 	.word	0x20008eac
 8008518:	20008e7c 	.word	0x20008e7c
 800851c:	20008e78 	.word	0x20008e78
 8008520:	20008ee0 	.word	0x20008ee0

08008524 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b08a      	sub	sp, #40	@ 0x28
 8008528:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800852a:	2300      	movs	r3, #0
 800852c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800852e:	f000 fb13 	bl	8008b58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008532:	4b1d      	ldr	r3, [pc, #116]	@ (80085a8 <xTimerCreateTimerTask+0x84>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d021      	beq.n	800857e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800853a:	2300      	movs	r3, #0
 800853c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800853e:	2300      	movs	r3, #0
 8008540:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008542:	1d3a      	adds	r2, r7, #4
 8008544:	f107 0108 	add.w	r1, r7, #8
 8008548:	f107 030c 	add.w	r3, r7, #12
 800854c:	4618      	mov	r0, r3
 800854e:	f7fe fa49 	bl	80069e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008552:	6879      	ldr	r1, [r7, #4]
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	9202      	str	r2, [sp, #8]
 800855a:	9301      	str	r3, [sp, #4]
 800855c:	2302      	movs	r3, #2
 800855e:	9300      	str	r3, [sp, #0]
 8008560:	2300      	movs	r3, #0
 8008562:	460a      	mov	r2, r1
 8008564:	4911      	ldr	r1, [pc, #68]	@ (80085ac <xTimerCreateTimerTask+0x88>)
 8008566:	4812      	ldr	r0, [pc, #72]	@ (80085b0 <xTimerCreateTimerTask+0x8c>)
 8008568:	f7ff f804 	bl	8007574 <xTaskCreateStatic>
 800856c:	4603      	mov	r3, r0
 800856e:	4a11      	ldr	r2, [pc, #68]	@ (80085b4 <xTimerCreateTimerTask+0x90>)
 8008570:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008572:	4b10      	ldr	r3, [pc, #64]	@ (80085b4 <xTimerCreateTimerTask+0x90>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d001      	beq.n	800857e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800857a:	2301      	movs	r3, #1
 800857c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d10b      	bne.n	800859c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008588:	f383 8811 	msr	BASEPRI, r3
 800858c:	f3bf 8f6f 	isb	sy
 8008590:	f3bf 8f4f 	dsb	sy
 8008594:	613b      	str	r3, [r7, #16]
}
 8008596:	bf00      	nop
 8008598:	bf00      	nop
 800859a:	e7fd      	b.n	8008598 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800859c:	697b      	ldr	r3, [r7, #20]
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3718      	adds	r7, #24
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	bf00      	nop
 80085a8:	20008f1c 	.word	0x20008f1c
 80085ac:	0800aa74 	.word	0x0800aa74
 80085b0:	080086f1 	.word	0x080086f1
 80085b4:	20008f20 	.word	0x20008f20

080085b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b08a      	sub	sp, #40	@ 0x28
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	607a      	str	r2, [r7, #4]
 80085c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80085c6:	2300      	movs	r3, #0
 80085c8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d10b      	bne.n	80085e8 <xTimerGenericCommand+0x30>
	__asm volatile
 80085d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	623b      	str	r3, [r7, #32]
}
 80085e2:	bf00      	nop
 80085e4:	bf00      	nop
 80085e6:	e7fd      	b.n	80085e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80085e8:	4b19      	ldr	r3, [pc, #100]	@ (8008650 <xTimerGenericCommand+0x98>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d02a      	beq.n	8008646 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	2b05      	cmp	r3, #5
 8008600:	dc18      	bgt.n	8008634 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008602:	f7ff fead 	bl	8008360 <xTaskGetSchedulerState>
 8008606:	4603      	mov	r3, r0
 8008608:	2b02      	cmp	r3, #2
 800860a:	d109      	bne.n	8008620 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800860c:	4b10      	ldr	r3, [pc, #64]	@ (8008650 <xTimerGenericCommand+0x98>)
 800860e:	6818      	ldr	r0, [r3, #0]
 8008610:	f107 0110 	add.w	r1, r7, #16
 8008614:	2300      	movs	r3, #0
 8008616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008618:	f7fe fbbc 	bl	8006d94 <xQueueGenericSend>
 800861c:	6278      	str	r0, [r7, #36]	@ 0x24
 800861e:	e012      	b.n	8008646 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008620:	4b0b      	ldr	r3, [pc, #44]	@ (8008650 <xTimerGenericCommand+0x98>)
 8008622:	6818      	ldr	r0, [r3, #0]
 8008624:	f107 0110 	add.w	r1, r7, #16
 8008628:	2300      	movs	r3, #0
 800862a:	2200      	movs	r2, #0
 800862c:	f7fe fbb2 	bl	8006d94 <xQueueGenericSend>
 8008630:	6278      	str	r0, [r7, #36]	@ 0x24
 8008632:	e008      	b.n	8008646 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008634:	4b06      	ldr	r3, [pc, #24]	@ (8008650 <xTimerGenericCommand+0x98>)
 8008636:	6818      	ldr	r0, [r3, #0]
 8008638:	f107 0110 	add.w	r1, r7, #16
 800863c:	2300      	movs	r3, #0
 800863e:	683a      	ldr	r2, [r7, #0]
 8008640:	f7fe fcaa 	bl	8006f98 <xQueueGenericSendFromISR>
 8008644:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008648:	4618      	mov	r0, r3
 800864a:	3728      	adds	r7, #40	@ 0x28
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}
 8008650:	20008f1c 	.word	0x20008f1c

08008654 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b088      	sub	sp, #32
 8008658:	af02      	add	r7, sp, #8
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800865e:	4b23      	ldr	r3, [pc, #140]	@ (80086ec <prvProcessExpiredTimer+0x98>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	3304      	adds	r3, #4
 800866c:	4618      	mov	r0, r3
 800866e:	f7fe fa5d 	bl	8006b2c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008678:	f003 0304 	and.w	r3, r3, #4
 800867c:	2b00      	cmp	r3, #0
 800867e:	d023      	beq.n	80086c8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	699a      	ldr	r2, [r3, #24]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	18d1      	adds	r1, r2, r3
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	683a      	ldr	r2, [r7, #0]
 800868c:	6978      	ldr	r0, [r7, #20]
 800868e:	f000 f8d5 	bl	800883c <prvInsertTimerInActiveList>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d020      	beq.n	80086da <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008698:	2300      	movs	r3, #0
 800869a:	9300      	str	r3, [sp, #0]
 800869c:	2300      	movs	r3, #0
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	2100      	movs	r1, #0
 80086a2:	6978      	ldr	r0, [r7, #20]
 80086a4:	f7ff ff88 	bl	80085b8 <xTimerGenericCommand>
 80086a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d114      	bne.n	80086da <prvProcessExpiredTimer+0x86>
	__asm volatile
 80086b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b4:	f383 8811 	msr	BASEPRI, r3
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	f3bf 8f4f 	dsb	sy
 80086c0:	60fb      	str	r3, [r7, #12]
}
 80086c2:	bf00      	nop
 80086c4:	bf00      	nop
 80086c6:	e7fd      	b.n	80086c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086ce:	f023 0301 	bic.w	r3, r3, #1
 80086d2:	b2da      	uxtb	r2, r3
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	6a1b      	ldr	r3, [r3, #32]
 80086de:	6978      	ldr	r0, [r7, #20]
 80086e0:	4798      	blx	r3
}
 80086e2:	bf00      	nop
 80086e4:	3718      	adds	r7, #24
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	20008f14 	.word	0x20008f14

080086f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80086f8:	f107 0308 	add.w	r3, r7, #8
 80086fc:	4618      	mov	r0, r3
 80086fe:	f000 f859 	bl	80087b4 <prvGetNextExpireTime>
 8008702:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	4619      	mov	r1, r3
 8008708:	68f8      	ldr	r0, [r7, #12]
 800870a:	f000 f805 	bl	8008718 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800870e:	f000 f8d7 	bl	80088c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008712:	bf00      	nop
 8008714:	e7f0      	b.n	80086f8 <prvTimerTask+0x8>
	...

08008718 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b084      	sub	sp, #16
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008722:	f7ff fa29 	bl	8007b78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008726:	f107 0308 	add.w	r3, r7, #8
 800872a:	4618      	mov	r0, r3
 800872c:	f000 f866 	bl	80087fc <prvSampleTimeNow>
 8008730:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d130      	bne.n	800879a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d10a      	bne.n	8008754 <prvProcessTimerOrBlockTask+0x3c>
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	429a      	cmp	r2, r3
 8008744:	d806      	bhi.n	8008754 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008746:	f7ff fa25 	bl	8007b94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800874a:	68f9      	ldr	r1, [r7, #12]
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f7ff ff81 	bl	8008654 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008752:	e024      	b.n	800879e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d008      	beq.n	800876c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800875a:	4b13      	ldr	r3, [pc, #76]	@ (80087a8 <prvProcessTimerOrBlockTask+0x90>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d101      	bne.n	8008768 <prvProcessTimerOrBlockTask+0x50>
 8008764:	2301      	movs	r3, #1
 8008766:	e000      	b.n	800876a <prvProcessTimerOrBlockTask+0x52>
 8008768:	2300      	movs	r3, #0
 800876a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800876c:	4b0f      	ldr	r3, [pc, #60]	@ (80087ac <prvProcessTimerOrBlockTask+0x94>)
 800876e:	6818      	ldr	r0, [r3, #0]
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	1ad3      	subs	r3, r2, r3
 8008776:	683a      	ldr	r2, [r7, #0]
 8008778:	4619      	mov	r1, r3
 800877a:	f7fe fec7 	bl	800750c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800877e:	f7ff fa09 	bl	8007b94 <xTaskResumeAll>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d10a      	bne.n	800879e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008788:	4b09      	ldr	r3, [pc, #36]	@ (80087b0 <prvProcessTimerOrBlockTask+0x98>)
 800878a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	f3bf 8f4f 	dsb	sy
 8008794:	f3bf 8f6f 	isb	sy
}
 8008798:	e001      	b.n	800879e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800879a:	f7ff f9fb 	bl	8007b94 <xTaskResumeAll>
}
 800879e:	bf00      	nop
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	20008f18 	.word	0x20008f18
 80087ac:	20008f1c 	.word	0x20008f1c
 80087b0:	e000ed04 	.word	0xe000ed04

080087b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80087b4:	b480      	push	{r7}
 80087b6:	b085      	sub	sp, #20
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80087bc:	4b0e      	ldr	r3, [pc, #56]	@ (80087f8 <prvGetNextExpireTime+0x44>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d101      	bne.n	80087ca <prvGetNextExpireTime+0x16>
 80087c6:	2201      	movs	r2, #1
 80087c8:	e000      	b.n	80087cc <prvGetNextExpireTime+0x18>
 80087ca:	2200      	movs	r2, #0
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d105      	bne.n	80087e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087d8:	4b07      	ldr	r3, [pc, #28]	@ (80087f8 <prvGetNextExpireTime+0x44>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	68db      	ldr	r3, [r3, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	60fb      	str	r3, [r7, #12]
 80087e2:	e001      	b.n	80087e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80087e4:	2300      	movs	r3, #0
 80087e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80087e8:	68fb      	ldr	r3, [r7, #12]
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3714      	adds	r7, #20
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr
 80087f6:	bf00      	nop
 80087f8:	20008f14 	.word	0x20008f14

080087fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008804:	f7ff fa64 	bl	8007cd0 <xTaskGetTickCount>
 8008808:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800880a:	4b0b      	ldr	r3, [pc, #44]	@ (8008838 <prvSampleTimeNow+0x3c>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	429a      	cmp	r2, r3
 8008812:	d205      	bcs.n	8008820 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008814:	f000 f93a 	bl	8008a8c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	601a      	str	r2, [r3, #0]
 800881e:	e002      	b.n	8008826 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008826:	4a04      	ldr	r2, [pc, #16]	@ (8008838 <prvSampleTimeNow+0x3c>)
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800882c:	68fb      	ldr	r3, [r7, #12]
}
 800882e:	4618      	mov	r0, r3
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	20008f24 	.word	0x20008f24

0800883c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b086      	sub	sp, #24
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	607a      	str	r2, [r7, #4]
 8008848:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800884a:	2300      	movs	r3, #0
 800884c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	68ba      	ldr	r2, [r7, #8]
 8008852:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	68fa      	ldr	r2, [r7, #12]
 8008858:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800885a:	68ba      	ldr	r2, [r7, #8]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	429a      	cmp	r2, r3
 8008860:	d812      	bhi.n	8008888 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	1ad2      	subs	r2, r2, r3
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	429a      	cmp	r2, r3
 800886e:	d302      	bcc.n	8008876 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008870:	2301      	movs	r3, #1
 8008872:	617b      	str	r3, [r7, #20]
 8008874:	e01b      	b.n	80088ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008876:	4b10      	ldr	r3, [pc, #64]	@ (80088b8 <prvInsertTimerInActiveList+0x7c>)
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	3304      	adds	r3, #4
 800887e:	4619      	mov	r1, r3
 8008880:	4610      	mov	r0, r2
 8008882:	f7fe f91a 	bl	8006aba <vListInsert>
 8008886:	e012      	b.n	80088ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	429a      	cmp	r2, r3
 800888e:	d206      	bcs.n	800889e <prvInsertTimerInActiveList+0x62>
 8008890:	68ba      	ldr	r2, [r7, #8]
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	429a      	cmp	r2, r3
 8008896:	d302      	bcc.n	800889e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008898:	2301      	movs	r3, #1
 800889a:	617b      	str	r3, [r7, #20]
 800889c:	e007      	b.n	80088ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800889e:	4b07      	ldr	r3, [pc, #28]	@ (80088bc <prvInsertTimerInActiveList+0x80>)
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	3304      	adds	r3, #4
 80088a6:	4619      	mov	r1, r3
 80088a8:	4610      	mov	r0, r2
 80088aa:	f7fe f906 	bl	8006aba <vListInsert>
		}
	}

	return xProcessTimerNow;
 80088ae:	697b      	ldr	r3, [r7, #20]
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3718      	adds	r7, #24
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	20008f18 	.word	0x20008f18
 80088bc:	20008f14 	.word	0x20008f14

080088c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b08e      	sub	sp, #56	@ 0x38
 80088c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80088c6:	e0ce      	b.n	8008a66 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	da19      	bge.n	8008902 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80088ce:	1d3b      	adds	r3, r7, #4
 80088d0:	3304      	adds	r3, #4
 80088d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80088d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d10b      	bne.n	80088f2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80088da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088de:	f383 8811 	msr	BASEPRI, r3
 80088e2:	f3bf 8f6f 	isb	sy
 80088e6:	f3bf 8f4f 	dsb	sy
 80088ea:	61fb      	str	r3, [r7, #28]
}
 80088ec:	bf00      	nop
 80088ee:	bf00      	nop
 80088f0:	e7fd      	b.n	80088ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80088f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088f8:	6850      	ldr	r0, [r2, #4]
 80088fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088fc:	6892      	ldr	r2, [r2, #8]
 80088fe:	4611      	mov	r1, r2
 8008900:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2b00      	cmp	r3, #0
 8008906:	f2c0 80ae 	blt.w	8008a66 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800890e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008910:	695b      	ldr	r3, [r3, #20]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d004      	beq.n	8008920 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008918:	3304      	adds	r3, #4
 800891a:	4618      	mov	r0, r3
 800891c:	f7fe f906 	bl	8006b2c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008920:	463b      	mov	r3, r7
 8008922:	4618      	mov	r0, r3
 8008924:	f7ff ff6a 	bl	80087fc <prvSampleTimeNow>
 8008928:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2b09      	cmp	r3, #9
 800892e:	f200 8097 	bhi.w	8008a60 <prvProcessReceivedCommands+0x1a0>
 8008932:	a201      	add	r2, pc, #4	@ (adr r2, 8008938 <prvProcessReceivedCommands+0x78>)
 8008934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008938:	08008961 	.word	0x08008961
 800893c:	08008961 	.word	0x08008961
 8008940:	08008961 	.word	0x08008961
 8008944:	080089d7 	.word	0x080089d7
 8008948:	080089eb 	.word	0x080089eb
 800894c:	08008a37 	.word	0x08008a37
 8008950:	08008961 	.word	0x08008961
 8008954:	08008961 	.word	0x08008961
 8008958:	080089d7 	.word	0x080089d7
 800895c:	080089eb 	.word	0x080089eb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008962:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008966:	f043 0301 	orr.w	r3, r3, #1
 800896a:	b2da      	uxtb	r2, r3
 800896c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800896e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008976:	699b      	ldr	r3, [r3, #24]
 8008978:	18d1      	adds	r1, r2, r3
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800897e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008980:	f7ff ff5c 	bl	800883c <prvInsertTimerInActiveList>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d06c      	beq.n	8008a64 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800898a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800898c:	6a1b      	ldr	r3, [r3, #32]
 800898e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008990:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008994:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008998:	f003 0304 	and.w	r3, r3, #4
 800899c:	2b00      	cmp	r3, #0
 800899e:	d061      	beq.n	8008a64 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80089a0:	68ba      	ldr	r2, [r7, #8]
 80089a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a4:	699b      	ldr	r3, [r3, #24]
 80089a6:	441a      	add	r2, r3
 80089a8:	2300      	movs	r3, #0
 80089aa:	9300      	str	r3, [sp, #0]
 80089ac:	2300      	movs	r3, #0
 80089ae:	2100      	movs	r1, #0
 80089b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089b2:	f7ff fe01 	bl	80085b8 <xTimerGenericCommand>
 80089b6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80089b8:	6a3b      	ldr	r3, [r7, #32]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d152      	bne.n	8008a64 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80089be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c2:	f383 8811 	msr	BASEPRI, r3
 80089c6:	f3bf 8f6f 	isb	sy
 80089ca:	f3bf 8f4f 	dsb	sy
 80089ce:	61bb      	str	r3, [r7, #24]
}
 80089d0:	bf00      	nop
 80089d2:	bf00      	nop
 80089d4:	e7fd      	b.n	80089d2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80089d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089dc:	f023 0301 	bic.w	r3, r3, #1
 80089e0:	b2da      	uxtb	r2, r3
 80089e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80089e8:	e03d      	b.n	8008a66 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80089ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089f0:	f043 0301 	orr.w	r3, r3, #1
 80089f4:	b2da      	uxtb	r2, r3
 80089f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80089fc:	68ba      	ldr	r2, [r7, #8]
 80089fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a00:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a04:	699b      	ldr	r3, [r3, #24]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d10b      	bne.n	8008a22 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a0e:	f383 8811 	msr	BASEPRI, r3
 8008a12:	f3bf 8f6f 	isb	sy
 8008a16:	f3bf 8f4f 	dsb	sy
 8008a1a:	617b      	str	r3, [r7, #20]
}
 8008a1c:	bf00      	nop
 8008a1e:	bf00      	nop
 8008a20:	e7fd      	b.n	8008a1e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a24:	699a      	ldr	r2, [r3, #24]
 8008a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a28:	18d1      	adds	r1, r2, r3
 8008a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a30:	f7ff ff04 	bl	800883c <prvInsertTimerInActiveList>
					break;
 8008a34:	e017      	b.n	8008a66 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a3c:	f003 0302 	and.w	r3, r3, #2
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d103      	bne.n	8008a4c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008a44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a46:	f000 fbe7 	bl	8009218 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008a4a:	e00c      	b.n	8008a66 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a52:	f023 0301 	bic.w	r3, r3, #1
 8008a56:	b2da      	uxtb	r2, r3
 8008a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a5a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008a5e:	e002      	b.n	8008a66 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008a60:	bf00      	nop
 8008a62:	e000      	b.n	8008a66 <prvProcessReceivedCommands+0x1a6>
					break;
 8008a64:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a66:	4b08      	ldr	r3, [pc, #32]	@ (8008a88 <prvProcessReceivedCommands+0x1c8>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	1d39      	adds	r1, r7, #4
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7fe fb30 	bl	80070d4 <xQueueReceive>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	f47f af26 	bne.w	80088c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008a7c:	bf00      	nop
 8008a7e:	bf00      	nop
 8008a80:	3730      	adds	r7, #48	@ 0x30
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	20008f1c 	.word	0x20008f1c

08008a8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b088      	sub	sp, #32
 8008a90:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a92:	e049      	b.n	8008b28 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a94:	4b2e      	ldr	r3, [pc, #184]	@ (8008b50 <prvSwitchTimerLists+0xc4>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a9e:	4b2c      	ldr	r3, [pc, #176]	@ (8008b50 <prvSwitchTimerLists+0xc4>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	68db      	ldr	r3, [r3, #12]
 8008aa4:	68db      	ldr	r3, [r3, #12]
 8008aa6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	3304      	adds	r3, #4
 8008aac:	4618      	mov	r0, r3
 8008aae:	f7fe f83d 	bl	8006b2c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	6a1b      	ldr	r3, [r3, #32]
 8008ab6:	68f8      	ldr	r0, [r7, #12]
 8008ab8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ac0:	f003 0304 	and.w	r3, r3, #4
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d02f      	beq.n	8008b28 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	699b      	ldr	r3, [r3, #24]
 8008acc:	693a      	ldr	r2, [r7, #16]
 8008ace:	4413      	add	r3, r2
 8008ad0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008ad2:	68ba      	ldr	r2, [r7, #8]
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d90e      	bls.n	8008af8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	68ba      	ldr	r2, [r7, #8]
 8008ade:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8008b50 <prvSwitchTimerLists+0xc4>)
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	3304      	adds	r3, #4
 8008aee:	4619      	mov	r1, r3
 8008af0:	4610      	mov	r0, r2
 8008af2:	f7fd ffe2 	bl	8006aba <vListInsert>
 8008af6:	e017      	b.n	8008b28 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008af8:	2300      	movs	r3, #0
 8008afa:	9300      	str	r3, [sp, #0]
 8008afc:	2300      	movs	r3, #0
 8008afe:	693a      	ldr	r2, [r7, #16]
 8008b00:	2100      	movs	r1, #0
 8008b02:	68f8      	ldr	r0, [r7, #12]
 8008b04:	f7ff fd58 	bl	80085b8 <xTimerGenericCommand>
 8008b08:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10b      	bne.n	8008b28 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b14:	f383 8811 	msr	BASEPRI, r3
 8008b18:	f3bf 8f6f 	isb	sy
 8008b1c:	f3bf 8f4f 	dsb	sy
 8008b20:	603b      	str	r3, [r7, #0]
}
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	e7fd      	b.n	8008b24 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b28:	4b09      	ldr	r3, [pc, #36]	@ (8008b50 <prvSwitchTimerLists+0xc4>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d1b0      	bne.n	8008a94 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008b32:	4b07      	ldr	r3, [pc, #28]	@ (8008b50 <prvSwitchTimerLists+0xc4>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008b38:	4b06      	ldr	r3, [pc, #24]	@ (8008b54 <prvSwitchTimerLists+0xc8>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a04      	ldr	r2, [pc, #16]	@ (8008b50 <prvSwitchTimerLists+0xc4>)
 8008b3e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008b40:	4a04      	ldr	r2, [pc, #16]	@ (8008b54 <prvSwitchTimerLists+0xc8>)
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	6013      	str	r3, [r2, #0]
}
 8008b46:	bf00      	nop
 8008b48:	3718      	adds	r7, #24
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}
 8008b4e:	bf00      	nop
 8008b50:	20008f14 	.word	0x20008f14
 8008b54:	20008f18 	.word	0x20008f18

08008b58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b082      	sub	sp, #8
 8008b5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008b5e:	f000 f96b 	bl	8008e38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008b62:	4b15      	ldr	r3, [pc, #84]	@ (8008bb8 <prvCheckForValidListAndQueue+0x60>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d120      	bne.n	8008bac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008b6a:	4814      	ldr	r0, [pc, #80]	@ (8008bbc <prvCheckForValidListAndQueue+0x64>)
 8008b6c:	f7fd ff54 	bl	8006a18 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008b70:	4813      	ldr	r0, [pc, #76]	@ (8008bc0 <prvCheckForValidListAndQueue+0x68>)
 8008b72:	f7fd ff51 	bl	8006a18 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008b76:	4b13      	ldr	r3, [pc, #76]	@ (8008bc4 <prvCheckForValidListAndQueue+0x6c>)
 8008b78:	4a10      	ldr	r2, [pc, #64]	@ (8008bbc <prvCheckForValidListAndQueue+0x64>)
 8008b7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008b7c:	4b12      	ldr	r3, [pc, #72]	@ (8008bc8 <prvCheckForValidListAndQueue+0x70>)
 8008b7e:	4a10      	ldr	r2, [pc, #64]	@ (8008bc0 <prvCheckForValidListAndQueue+0x68>)
 8008b80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008b82:	2300      	movs	r3, #0
 8008b84:	9300      	str	r3, [sp, #0]
 8008b86:	4b11      	ldr	r3, [pc, #68]	@ (8008bcc <prvCheckForValidListAndQueue+0x74>)
 8008b88:	4a11      	ldr	r2, [pc, #68]	@ (8008bd0 <prvCheckForValidListAndQueue+0x78>)
 8008b8a:	2110      	movs	r1, #16
 8008b8c:	200a      	movs	r0, #10
 8008b8e:	f7fe f861 	bl	8006c54 <xQueueGenericCreateStatic>
 8008b92:	4603      	mov	r3, r0
 8008b94:	4a08      	ldr	r2, [pc, #32]	@ (8008bb8 <prvCheckForValidListAndQueue+0x60>)
 8008b96:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008b98:	4b07      	ldr	r3, [pc, #28]	@ (8008bb8 <prvCheckForValidListAndQueue+0x60>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d005      	beq.n	8008bac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008ba0:	4b05      	ldr	r3, [pc, #20]	@ (8008bb8 <prvCheckForValidListAndQueue+0x60>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	490b      	ldr	r1, [pc, #44]	@ (8008bd4 <prvCheckForValidListAndQueue+0x7c>)
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f7fe fc86 	bl	80074b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008bac:	f000 f976 	bl	8008e9c <vPortExitCritical>
}
 8008bb0:	bf00      	nop
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
 8008bb6:	bf00      	nop
 8008bb8:	20008f1c 	.word	0x20008f1c
 8008bbc:	20008eec 	.word	0x20008eec
 8008bc0:	20008f00 	.word	0x20008f00
 8008bc4:	20008f14 	.word	0x20008f14
 8008bc8:	20008f18 	.word	0x20008f18
 8008bcc:	20008fc8 	.word	0x20008fc8
 8008bd0:	20008f28 	.word	0x20008f28
 8008bd4:	0800aa7c 	.word	0x0800aa7c

08008bd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b085      	sub	sp, #20
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	60f8      	str	r0, [r7, #12]
 8008be0:	60b9      	str	r1, [r7, #8]
 8008be2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	3b04      	subs	r3, #4
 8008be8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008bf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	3b04      	subs	r3, #4
 8008bf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	f023 0201 	bic.w	r2, r3, #1
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	3b04      	subs	r3, #4
 8008c06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c08:	4a0c      	ldr	r2, [pc, #48]	@ (8008c3c <pxPortInitialiseStack+0x64>)
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	3b14      	subs	r3, #20
 8008c12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	3b04      	subs	r3, #4
 8008c1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f06f 0202 	mvn.w	r2, #2
 8008c26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	3b20      	subs	r3, #32
 8008c2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3714      	adds	r7, #20
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr
 8008c3c:	08008c41 	.word	0x08008c41

08008c40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008c46:	2300      	movs	r3, #0
 8008c48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008c4a:	4b13      	ldr	r3, [pc, #76]	@ (8008c98 <prvTaskExitError+0x58>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c52:	d00b      	beq.n	8008c6c <prvTaskExitError+0x2c>
	__asm volatile
 8008c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c58:	f383 8811 	msr	BASEPRI, r3
 8008c5c:	f3bf 8f6f 	isb	sy
 8008c60:	f3bf 8f4f 	dsb	sy
 8008c64:	60fb      	str	r3, [r7, #12]
}
 8008c66:	bf00      	nop
 8008c68:	bf00      	nop
 8008c6a:	e7fd      	b.n	8008c68 <prvTaskExitError+0x28>
	__asm volatile
 8008c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c70:	f383 8811 	msr	BASEPRI, r3
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	f3bf 8f4f 	dsb	sy
 8008c7c:	60bb      	str	r3, [r7, #8]
}
 8008c7e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008c80:	bf00      	nop
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d0fc      	beq.n	8008c82 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008c88:	bf00      	nop
 8008c8a:	bf00      	nop
 8008c8c:	3714      	adds	r7, #20
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	20000018 	.word	0x20000018
 8008c9c:	00000000 	.word	0x00000000

08008ca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ca0:	4b07      	ldr	r3, [pc, #28]	@ (8008cc0 <pxCurrentTCBConst2>)
 8008ca2:	6819      	ldr	r1, [r3, #0]
 8008ca4:	6808      	ldr	r0, [r1, #0]
 8008ca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008caa:	f380 8809 	msr	PSP, r0
 8008cae:	f3bf 8f6f 	isb	sy
 8008cb2:	f04f 0000 	mov.w	r0, #0
 8008cb6:	f380 8811 	msr	BASEPRI, r0
 8008cba:	4770      	bx	lr
 8008cbc:	f3af 8000 	nop.w

08008cc0 <pxCurrentTCBConst2>:
 8008cc0:	200089ec 	.word	0x200089ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008cc4:	bf00      	nop
 8008cc6:	bf00      	nop

08008cc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008cc8:	4808      	ldr	r0, [pc, #32]	@ (8008cec <prvPortStartFirstTask+0x24>)
 8008cca:	6800      	ldr	r0, [r0, #0]
 8008ccc:	6800      	ldr	r0, [r0, #0]
 8008cce:	f380 8808 	msr	MSP, r0
 8008cd2:	f04f 0000 	mov.w	r0, #0
 8008cd6:	f380 8814 	msr	CONTROL, r0
 8008cda:	b662      	cpsie	i
 8008cdc:	b661      	cpsie	f
 8008cde:	f3bf 8f4f 	dsb	sy
 8008ce2:	f3bf 8f6f 	isb	sy
 8008ce6:	df00      	svc	0
 8008ce8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008cea:	bf00      	nop
 8008cec:	e000ed08 	.word	0xe000ed08

08008cf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b086      	sub	sp, #24
 8008cf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008cf6:	4b47      	ldr	r3, [pc, #284]	@ (8008e14 <xPortStartScheduler+0x124>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a47      	ldr	r2, [pc, #284]	@ (8008e18 <xPortStartScheduler+0x128>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d10b      	bne.n	8008d18 <xPortStartScheduler+0x28>
	__asm volatile
 8008d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d04:	f383 8811 	msr	BASEPRI, r3
 8008d08:	f3bf 8f6f 	isb	sy
 8008d0c:	f3bf 8f4f 	dsb	sy
 8008d10:	60fb      	str	r3, [r7, #12]
}
 8008d12:	bf00      	nop
 8008d14:	bf00      	nop
 8008d16:	e7fd      	b.n	8008d14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008d18:	4b3e      	ldr	r3, [pc, #248]	@ (8008e14 <xPortStartScheduler+0x124>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a3f      	ldr	r2, [pc, #252]	@ (8008e1c <xPortStartScheduler+0x12c>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d10b      	bne.n	8008d3a <xPortStartScheduler+0x4a>
	__asm volatile
 8008d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d26:	f383 8811 	msr	BASEPRI, r3
 8008d2a:	f3bf 8f6f 	isb	sy
 8008d2e:	f3bf 8f4f 	dsb	sy
 8008d32:	613b      	str	r3, [r7, #16]
}
 8008d34:	bf00      	nop
 8008d36:	bf00      	nop
 8008d38:	e7fd      	b.n	8008d36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008d3a:	4b39      	ldr	r3, [pc, #228]	@ (8008e20 <xPortStartScheduler+0x130>)
 8008d3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	22ff      	movs	r2, #255	@ 0xff
 8008d4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008d54:	78fb      	ldrb	r3, [r7, #3]
 8008d56:	b2db      	uxtb	r3, r3
 8008d58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008d5c:	b2da      	uxtb	r2, r3
 8008d5e:	4b31      	ldr	r3, [pc, #196]	@ (8008e24 <xPortStartScheduler+0x134>)
 8008d60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008d62:	4b31      	ldr	r3, [pc, #196]	@ (8008e28 <xPortStartScheduler+0x138>)
 8008d64:	2207      	movs	r2, #7
 8008d66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d68:	e009      	b.n	8008d7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8008e28 <xPortStartScheduler+0x138>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	4a2d      	ldr	r2, [pc, #180]	@ (8008e28 <xPortStartScheduler+0x138>)
 8008d72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008d74:	78fb      	ldrb	r3, [r7, #3]
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	005b      	lsls	r3, r3, #1
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d7e:	78fb      	ldrb	r3, [r7, #3]
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d86:	2b80      	cmp	r3, #128	@ 0x80
 8008d88:	d0ef      	beq.n	8008d6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008d8a:	4b27      	ldr	r3, [pc, #156]	@ (8008e28 <xPortStartScheduler+0x138>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f1c3 0307 	rsb	r3, r3, #7
 8008d92:	2b04      	cmp	r3, #4
 8008d94:	d00b      	beq.n	8008dae <xPortStartScheduler+0xbe>
	__asm volatile
 8008d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d9a:	f383 8811 	msr	BASEPRI, r3
 8008d9e:	f3bf 8f6f 	isb	sy
 8008da2:	f3bf 8f4f 	dsb	sy
 8008da6:	60bb      	str	r3, [r7, #8]
}
 8008da8:	bf00      	nop
 8008daa:	bf00      	nop
 8008dac:	e7fd      	b.n	8008daa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008dae:	4b1e      	ldr	r3, [pc, #120]	@ (8008e28 <xPortStartScheduler+0x138>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	021b      	lsls	r3, r3, #8
 8008db4:	4a1c      	ldr	r2, [pc, #112]	@ (8008e28 <xPortStartScheduler+0x138>)
 8008db6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008db8:	4b1b      	ldr	r3, [pc, #108]	@ (8008e28 <xPortStartScheduler+0x138>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008dc0:	4a19      	ldr	r2, [pc, #100]	@ (8008e28 <xPortStartScheduler+0x138>)
 8008dc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	b2da      	uxtb	r2, r3
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008dcc:	4b17      	ldr	r3, [pc, #92]	@ (8008e2c <xPortStartScheduler+0x13c>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a16      	ldr	r2, [pc, #88]	@ (8008e2c <xPortStartScheduler+0x13c>)
 8008dd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008dd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008dd8:	4b14      	ldr	r3, [pc, #80]	@ (8008e2c <xPortStartScheduler+0x13c>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a13      	ldr	r2, [pc, #76]	@ (8008e2c <xPortStartScheduler+0x13c>)
 8008dde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008de2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008de4:	f000 f8da 	bl	8008f9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008de8:	4b11      	ldr	r3, [pc, #68]	@ (8008e30 <xPortStartScheduler+0x140>)
 8008dea:	2200      	movs	r2, #0
 8008dec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008dee:	f000 f8f9 	bl	8008fe4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008df2:	4b10      	ldr	r3, [pc, #64]	@ (8008e34 <xPortStartScheduler+0x144>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a0f      	ldr	r2, [pc, #60]	@ (8008e34 <xPortStartScheduler+0x144>)
 8008df8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008dfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008dfe:	f7ff ff63 	bl	8008cc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e02:	f7ff f82f 	bl	8007e64 <vTaskSwitchContext>
	prvTaskExitError();
 8008e06:	f7ff ff1b 	bl	8008c40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e0a:	2300      	movs	r3, #0
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3718      	adds	r7, #24
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	e000ed00 	.word	0xe000ed00
 8008e18:	410fc271 	.word	0x410fc271
 8008e1c:	410fc270 	.word	0x410fc270
 8008e20:	e000e400 	.word	0xe000e400
 8008e24:	20009018 	.word	0x20009018
 8008e28:	2000901c 	.word	0x2000901c
 8008e2c:	e000ed20 	.word	0xe000ed20
 8008e30:	20000018 	.word	0x20000018
 8008e34:	e000ef34 	.word	0xe000ef34

08008e38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	607b      	str	r3, [r7, #4]
}
 8008e50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008e52:	4b10      	ldr	r3, [pc, #64]	@ (8008e94 <vPortEnterCritical+0x5c>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	3301      	adds	r3, #1
 8008e58:	4a0e      	ldr	r2, [pc, #56]	@ (8008e94 <vPortEnterCritical+0x5c>)
 8008e5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8008e94 <vPortEnterCritical+0x5c>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d110      	bne.n	8008e86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008e64:	4b0c      	ldr	r3, [pc, #48]	@ (8008e98 <vPortEnterCritical+0x60>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d00b      	beq.n	8008e86 <vPortEnterCritical+0x4e>
	__asm volatile
 8008e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e72:	f383 8811 	msr	BASEPRI, r3
 8008e76:	f3bf 8f6f 	isb	sy
 8008e7a:	f3bf 8f4f 	dsb	sy
 8008e7e:	603b      	str	r3, [r7, #0]
}
 8008e80:	bf00      	nop
 8008e82:	bf00      	nop
 8008e84:	e7fd      	b.n	8008e82 <vPortEnterCritical+0x4a>
	}
}
 8008e86:	bf00      	nop
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
 8008e92:	bf00      	nop
 8008e94:	20000018 	.word	0x20000018
 8008e98:	e000ed04 	.word	0xe000ed04

08008e9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008ea2:	4b12      	ldr	r3, [pc, #72]	@ (8008eec <vPortExitCritical+0x50>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d10b      	bne.n	8008ec2 <vPortExitCritical+0x26>
	__asm volatile
 8008eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	607b      	str	r3, [r7, #4]
}
 8008ebc:	bf00      	nop
 8008ebe:	bf00      	nop
 8008ec0:	e7fd      	b.n	8008ebe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8008eec <vPortExitCritical+0x50>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	3b01      	subs	r3, #1
 8008ec8:	4a08      	ldr	r2, [pc, #32]	@ (8008eec <vPortExitCritical+0x50>)
 8008eca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008ecc:	4b07      	ldr	r3, [pc, #28]	@ (8008eec <vPortExitCritical+0x50>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d105      	bne.n	8008ee0 <vPortExitCritical+0x44>
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	f383 8811 	msr	BASEPRI, r3
}
 8008ede:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008ee0:	bf00      	nop
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr
 8008eec:	20000018 	.word	0x20000018

08008ef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008ef0:	f3ef 8009 	mrs	r0, PSP
 8008ef4:	f3bf 8f6f 	isb	sy
 8008ef8:	4b15      	ldr	r3, [pc, #84]	@ (8008f50 <pxCurrentTCBConst>)
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	f01e 0f10 	tst.w	lr, #16
 8008f00:	bf08      	it	eq
 8008f02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f0a:	6010      	str	r0, [r2, #0]
 8008f0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008f10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008f14:	f380 8811 	msr	BASEPRI, r0
 8008f18:	f3bf 8f4f 	dsb	sy
 8008f1c:	f3bf 8f6f 	isb	sy
 8008f20:	f7fe ffa0 	bl	8007e64 <vTaskSwitchContext>
 8008f24:	f04f 0000 	mov.w	r0, #0
 8008f28:	f380 8811 	msr	BASEPRI, r0
 8008f2c:	bc09      	pop	{r0, r3}
 8008f2e:	6819      	ldr	r1, [r3, #0]
 8008f30:	6808      	ldr	r0, [r1, #0]
 8008f32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f36:	f01e 0f10 	tst.w	lr, #16
 8008f3a:	bf08      	it	eq
 8008f3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008f40:	f380 8809 	msr	PSP, r0
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	f3af 8000 	nop.w

08008f50 <pxCurrentTCBConst>:
 8008f50:	200089ec 	.word	0x200089ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008f54:	bf00      	nop
 8008f56:	bf00      	nop

08008f58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b082      	sub	sp, #8
 8008f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	607b      	str	r3, [r7, #4]
}
 8008f70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008f72:	f7fe febd 	bl	8007cf0 <xTaskIncrementTick>
 8008f76:	4603      	mov	r3, r0
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d003      	beq.n	8008f84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008f7c:	4b06      	ldr	r3, [pc, #24]	@ (8008f98 <xPortSysTickHandler+0x40>)
 8008f7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f82:	601a      	str	r2, [r3, #0]
 8008f84:	2300      	movs	r3, #0
 8008f86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	f383 8811 	msr	BASEPRI, r3
}
 8008f8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008f90:	bf00      	nop
 8008f92:	3708      	adds	r7, #8
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	e000ed04 	.word	0xe000ed04

08008f9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8008fd0 <vPortSetupTimerInterrupt+0x34>)
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8008fd4 <vPortSetupTimerInterrupt+0x38>)
 8008fa8:	2200      	movs	r2, #0
 8008faa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008fac:	4b0a      	ldr	r3, [pc, #40]	@ (8008fd8 <vPortSetupTimerInterrupt+0x3c>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8008fdc <vPortSetupTimerInterrupt+0x40>)
 8008fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb6:	099b      	lsrs	r3, r3, #6
 8008fb8:	4a09      	ldr	r2, [pc, #36]	@ (8008fe0 <vPortSetupTimerInterrupt+0x44>)
 8008fba:	3b01      	subs	r3, #1
 8008fbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008fbe:	4b04      	ldr	r3, [pc, #16]	@ (8008fd0 <vPortSetupTimerInterrupt+0x34>)
 8008fc0:	2207      	movs	r2, #7
 8008fc2:	601a      	str	r2, [r3, #0]
}
 8008fc4:	bf00      	nop
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop
 8008fd0:	e000e010 	.word	0xe000e010
 8008fd4:	e000e018 	.word	0xe000e018
 8008fd8:	2000000c 	.word	0x2000000c
 8008fdc:	10624dd3 	.word	0x10624dd3
 8008fe0:	e000e014 	.word	0xe000e014

08008fe4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008fe4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008ff4 <vPortEnableVFP+0x10>
 8008fe8:	6801      	ldr	r1, [r0, #0]
 8008fea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008fee:	6001      	str	r1, [r0, #0]
 8008ff0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ff2:	bf00      	nop
 8008ff4:	e000ed88 	.word	0xe000ed88

08008ff8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b085      	sub	sp, #20
 8008ffc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008ffe:	f3ef 8305 	mrs	r3, IPSR
 8009002:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2b0f      	cmp	r3, #15
 8009008:	d915      	bls.n	8009036 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800900a:	4a18      	ldr	r2, [pc, #96]	@ (800906c <vPortValidateInterruptPriority+0x74>)
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	4413      	add	r3, r2
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009014:	4b16      	ldr	r3, [pc, #88]	@ (8009070 <vPortValidateInterruptPriority+0x78>)
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	7afa      	ldrb	r2, [r7, #11]
 800901a:	429a      	cmp	r2, r3
 800901c:	d20b      	bcs.n	8009036 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800901e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009022:	f383 8811 	msr	BASEPRI, r3
 8009026:	f3bf 8f6f 	isb	sy
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	607b      	str	r3, [r7, #4]
}
 8009030:	bf00      	nop
 8009032:	bf00      	nop
 8009034:	e7fd      	b.n	8009032 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009036:	4b0f      	ldr	r3, [pc, #60]	@ (8009074 <vPortValidateInterruptPriority+0x7c>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800903e:	4b0e      	ldr	r3, [pc, #56]	@ (8009078 <vPortValidateInterruptPriority+0x80>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	429a      	cmp	r2, r3
 8009044:	d90b      	bls.n	800905e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800904a:	f383 8811 	msr	BASEPRI, r3
 800904e:	f3bf 8f6f 	isb	sy
 8009052:	f3bf 8f4f 	dsb	sy
 8009056:	603b      	str	r3, [r7, #0]
}
 8009058:	bf00      	nop
 800905a:	bf00      	nop
 800905c:	e7fd      	b.n	800905a <vPortValidateInterruptPriority+0x62>
	}
 800905e:	bf00      	nop
 8009060:	3714      	adds	r7, #20
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr
 800906a:	bf00      	nop
 800906c:	e000e3f0 	.word	0xe000e3f0
 8009070:	20009018 	.word	0x20009018
 8009074:	e000ed0c 	.word	0xe000ed0c
 8009078:	2000901c 	.word	0x2000901c

0800907c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b08a      	sub	sp, #40	@ 0x28
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009084:	2300      	movs	r3, #0
 8009086:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009088:	f7fe fd76 	bl	8007b78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800908c:	4b5c      	ldr	r3, [pc, #368]	@ (8009200 <pvPortMalloc+0x184>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d101      	bne.n	8009098 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009094:	f000 f924 	bl	80092e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009098:	4b5a      	ldr	r3, [pc, #360]	@ (8009204 <pvPortMalloc+0x188>)
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4013      	ands	r3, r2
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	f040 8095 	bne.w	80091d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d01e      	beq.n	80090ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80090ac:	2208      	movs	r2, #8
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4413      	add	r3, r2
 80090b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f003 0307 	and.w	r3, r3, #7
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d015      	beq.n	80090ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f023 0307 	bic.w	r3, r3, #7
 80090c4:	3308      	adds	r3, #8
 80090c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f003 0307 	and.w	r3, r3, #7
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d00b      	beq.n	80090ea <pvPortMalloc+0x6e>
	__asm volatile
 80090d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090d6:	f383 8811 	msr	BASEPRI, r3
 80090da:	f3bf 8f6f 	isb	sy
 80090de:	f3bf 8f4f 	dsb	sy
 80090e2:	617b      	str	r3, [r7, #20]
}
 80090e4:	bf00      	nop
 80090e6:	bf00      	nop
 80090e8:	e7fd      	b.n	80090e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d06f      	beq.n	80091d0 <pvPortMalloc+0x154>
 80090f0:	4b45      	ldr	r3, [pc, #276]	@ (8009208 <pvPortMalloc+0x18c>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d86a      	bhi.n	80091d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80090fa:	4b44      	ldr	r3, [pc, #272]	@ (800920c <pvPortMalloc+0x190>)
 80090fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80090fe:	4b43      	ldr	r3, [pc, #268]	@ (800920c <pvPortMalloc+0x190>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009104:	e004      	b.n	8009110 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009108:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800910a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009112:	685b      	ldr	r3, [r3, #4]
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	429a      	cmp	r2, r3
 8009118:	d903      	bls.n	8009122 <pvPortMalloc+0xa6>
 800911a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d1f1      	bne.n	8009106 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009122:	4b37      	ldr	r3, [pc, #220]	@ (8009200 <pvPortMalloc+0x184>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009128:	429a      	cmp	r2, r3
 800912a:	d051      	beq.n	80091d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800912c:	6a3b      	ldr	r3, [r7, #32]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	2208      	movs	r2, #8
 8009132:	4413      	add	r3, r2
 8009134:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	6a3b      	ldr	r3, [r7, #32]
 800913c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800913e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009140:	685a      	ldr	r2, [r3, #4]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	1ad2      	subs	r2, r2, r3
 8009146:	2308      	movs	r3, #8
 8009148:	005b      	lsls	r3, r3, #1
 800914a:	429a      	cmp	r2, r3
 800914c:	d920      	bls.n	8009190 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800914e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4413      	add	r3, r2
 8009154:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009156:	69bb      	ldr	r3, [r7, #24]
 8009158:	f003 0307 	and.w	r3, r3, #7
 800915c:	2b00      	cmp	r3, #0
 800915e:	d00b      	beq.n	8009178 <pvPortMalloc+0xfc>
	__asm volatile
 8009160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009164:	f383 8811 	msr	BASEPRI, r3
 8009168:	f3bf 8f6f 	isb	sy
 800916c:	f3bf 8f4f 	dsb	sy
 8009170:	613b      	str	r3, [r7, #16]
}
 8009172:	bf00      	nop
 8009174:	bf00      	nop
 8009176:	e7fd      	b.n	8009174 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917a:	685a      	ldr	r2, [r3, #4]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	1ad2      	subs	r2, r2, r3
 8009180:	69bb      	ldr	r3, [r7, #24]
 8009182:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800918a:	69b8      	ldr	r0, [r7, #24]
 800918c:	f000 f90a 	bl	80093a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009190:	4b1d      	ldr	r3, [pc, #116]	@ (8009208 <pvPortMalloc+0x18c>)
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	4a1b      	ldr	r2, [pc, #108]	@ (8009208 <pvPortMalloc+0x18c>)
 800919c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800919e:	4b1a      	ldr	r3, [pc, #104]	@ (8009208 <pvPortMalloc+0x18c>)
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	4b1b      	ldr	r3, [pc, #108]	@ (8009210 <pvPortMalloc+0x194>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d203      	bcs.n	80091b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80091aa:	4b17      	ldr	r3, [pc, #92]	@ (8009208 <pvPortMalloc+0x18c>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4a18      	ldr	r2, [pc, #96]	@ (8009210 <pvPortMalloc+0x194>)
 80091b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80091b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	4b13      	ldr	r3, [pc, #76]	@ (8009204 <pvPortMalloc+0x188>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	431a      	orrs	r2, r3
 80091bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80091c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c2:	2200      	movs	r2, #0
 80091c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80091c6:	4b13      	ldr	r3, [pc, #76]	@ (8009214 <pvPortMalloc+0x198>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	3301      	adds	r3, #1
 80091cc:	4a11      	ldr	r2, [pc, #68]	@ (8009214 <pvPortMalloc+0x198>)
 80091ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80091d0:	f7fe fce0 	bl	8007b94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80091d4:	69fb      	ldr	r3, [r7, #28]
 80091d6:	f003 0307 	and.w	r3, r3, #7
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d00b      	beq.n	80091f6 <pvPortMalloc+0x17a>
	__asm volatile
 80091de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e2:	f383 8811 	msr	BASEPRI, r3
 80091e6:	f3bf 8f6f 	isb	sy
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	60fb      	str	r3, [r7, #12]
}
 80091f0:	bf00      	nop
 80091f2:	bf00      	nop
 80091f4:	e7fd      	b.n	80091f2 <pvPortMalloc+0x176>
	return pvReturn;
 80091f6:	69fb      	ldr	r3, [r7, #28]
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	3728      	adds	r7, #40	@ 0x28
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bd80      	pop	{r7, pc}
 8009200:	2000cc28 	.word	0x2000cc28
 8009204:	2000cc3c 	.word	0x2000cc3c
 8009208:	2000cc2c 	.word	0x2000cc2c
 800920c:	2000cc20 	.word	0x2000cc20
 8009210:	2000cc30 	.word	0x2000cc30
 8009214:	2000cc34 	.word	0x2000cc34

08009218 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b086      	sub	sp, #24
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d04f      	beq.n	80092ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800922a:	2308      	movs	r3, #8
 800922c:	425b      	negs	r3, r3
 800922e:	697a      	ldr	r2, [r7, #20]
 8009230:	4413      	add	r3, r2
 8009232:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	685a      	ldr	r2, [r3, #4]
 800923c:	4b25      	ldr	r3, [pc, #148]	@ (80092d4 <vPortFree+0xbc>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4013      	ands	r3, r2
 8009242:	2b00      	cmp	r3, #0
 8009244:	d10b      	bne.n	800925e <vPortFree+0x46>
	__asm volatile
 8009246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924a:	f383 8811 	msr	BASEPRI, r3
 800924e:	f3bf 8f6f 	isb	sy
 8009252:	f3bf 8f4f 	dsb	sy
 8009256:	60fb      	str	r3, [r7, #12]
}
 8009258:	bf00      	nop
 800925a:	bf00      	nop
 800925c:	e7fd      	b.n	800925a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00b      	beq.n	800927e <vPortFree+0x66>
	__asm volatile
 8009266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800926a:	f383 8811 	msr	BASEPRI, r3
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f3bf 8f4f 	dsb	sy
 8009276:	60bb      	str	r3, [r7, #8]
}
 8009278:	bf00      	nop
 800927a:	bf00      	nop
 800927c:	e7fd      	b.n	800927a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	685a      	ldr	r2, [r3, #4]
 8009282:	4b14      	ldr	r3, [pc, #80]	@ (80092d4 <vPortFree+0xbc>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4013      	ands	r3, r2
 8009288:	2b00      	cmp	r3, #0
 800928a:	d01e      	beq.n	80092ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d11a      	bne.n	80092ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	685a      	ldr	r2, [r3, #4]
 8009298:	4b0e      	ldr	r3, [pc, #56]	@ (80092d4 <vPortFree+0xbc>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	43db      	mvns	r3, r3
 800929e:	401a      	ands	r2, r3
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80092a4:	f7fe fc68 	bl	8007b78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	685a      	ldr	r2, [r3, #4]
 80092ac:	4b0a      	ldr	r3, [pc, #40]	@ (80092d8 <vPortFree+0xc0>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4413      	add	r3, r2
 80092b2:	4a09      	ldr	r2, [pc, #36]	@ (80092d8 <vPortFree+0xc0>)
 80092b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80092b6:	6938      	ldr	r0, [r7, #16]
 80092b8:	f000 f874 	bl	80093a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80092bc:	4b07      	ldr	r3, [pc, #28]	@ (80092dc <vPortFree+0xc4>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	3301      	adds	r3, #1
 80092c2:	4a06      	ldr	r2, [pc, #24]	@ (80092dc <vPortFree+0xc4>)
 80092c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80092c6:	f7fe fc65 	bl	8007b94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80092ca:	bf00      	nop
 80092cc:	3718      	adds	r7, #24
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop
 80092d4:	2000cc3c 	.word	0x2000cc3c
 80092d8:	2000cc2c 	.word	0x2000cc2c
 80092dc:	2000cc38 	.word	0x2000cc38

080092e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80092e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80092ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80092ec:	4b27      	ldr	r3, [pc, #156]	@ (800938c <prvHeapInit+0xac>)
 80092ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	f003 0307 	and.w	r3, r3, #7
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00c      	beq.n	8009314 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	3307      	adds	r3, #7
 80092fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	f023 0307 	bic.w	r3, r3, #7
 8009306:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	1ad3      	subs	r3, r2, r3
 800930e:	4a1f      	ldr	r2, [pc, #124]	@ (800938c <prvHeapInit+0xac>)
 8009310:	4413      	add	r3, r2
 8009312:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009318:	4a1d      	ldr	r2, [pc, #116]	@ (8009390 <prvHeapInit+0xb0>)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800931e:	4b1c      	ldr	r3, [pc, #112]	@ (8009390 <prvHeapInit+0xb0>)
 8009320:	2200      	movs	r2, #0
 8009322:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	68ba      	ldr	r2, [r7, #8]
 8009328:	4413      	add	r3, r2
 800932a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800932c:	2208      	movs	r2, #8
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	1a9b      	subs	r3, r3, r2
 8009332:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	f023 0307 	bic.w	r3, r3, #7
 800933a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	4a15      	ldr	r2, [pc, #84]	@ (8009394 <prvHeapInit+0xb4>)
 8009340:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009342:	4b14      	ldr	r3, [pc, #80]	@ (8009394 <prvHeapInit+0xb4>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	2200      	movs	r2, #0
 8009348:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800934a:	4b12      	ldr	r3, [pc, #72]	@ (8009394 <prvHeapInit+0xb4>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2200      	movs	r2, #0
 8009350:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	68fa      	ldr	r2, [r7, #12]
 800935a:	1ad2      	subs	r2, r2, r3
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009360:	4b0c      	ldr	r3, [pc, #48]	@ (8009394 <prvHeapInit+0xb4>)
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	4a0a      	ldr	r2, [pc, #40]	@ (8009398 <prvHeapInit+0xb8>)
 800936e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	4a09      	ldr	r2, [pc, #36]	@ (800939c <prvHeapInit+0xbc>)
 8009376:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009378:	4b09      	ldr	r3, [pc, #36]	@ (80093a0 <prvHeapInit+0xc0>)
 800937a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800937e:	601a      	str	r2, [r3, #0]
}
 8009380:	bf00      	nop
 8009382:	3714      	adds	r7, #20
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr
 800938c:	20009020 	.word	0x20009020
 8009390:	2000cc20 	.word	0x2000cc20
 8009394:	2000cc28 	.word	0x2000cc28
 8009398:	2000cc30 	.word	0x2000cc30
 800939c:	2000cc2c 	.word	0x2000cc2c
 80093a0:	2000cc3c 	.word	0x2000cc3c

080093a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80093ac:	4b28      	ldr	r3, [pc, #160]	@ (8009450 <prvInsertBlockIntoFreeList+0xac>)
 80093ae:	60fb      	str	r3, [r7, #12]
 80093b0:	e002      	b.n	80093b8 <prvInsertBlockIntoFreeList+0x14>
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	60fb      	str	r3, [r7, #12]
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d8f7      	bhi.n	80093b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	685b      	ldr	r3, [r3, #4]
 80093ca:	68ba      	ldr	r2, [r7, #8]
 80093cc:	4413      	add	r3, r2
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	429a      	cmp	r2, r3
 80093d2:	d108      	bne.n	80093e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	685a      	ldr	r2, [r3, #4]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	441a      	add	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	68ba      	ldr	r2, [r7, #8]
 80093f0:	441a      	add	r2, r3
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d118      	bne.n	800942c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	4b15      	ldr	r3, [pc, #84]	@ (8009454 <prvInsertBlockIntoFreeList+0xb0>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	429a      	cmp	r2, r3
 8009404:	d00d      	beq.n	8009422 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	685a      	ldr	r2, [r3, #4]
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	441a      	add	r2, r3
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	601a      	str	r2, [r3, #0]
 8009420:	e008      	b.n	8009434 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009422:	4b0c      	ldr	r3, [pc, #48]	@ (8009454 <prvInsertBlockIntoFreeList+0xb0>)
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	601a      	str	r2, [r3, #0]
 800942a:	e003      	b.n	8009434 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	429a      	cmp	r2, r3
 800943a:	d002      	beq.n	8009442 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	687a      	ldr	r2, [r7, #4]
 8009440:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009442:	bf00      	nop
 8009444:	3714      	adds	r7, #20
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr
 800944e:	bf00      	nop
 8009450:	2000cc20 	.word	0x2000cc20
 8009454:	2000cc28 	.word	0x2000cc28

08009458 <srand>:
 8009458:	b538      	push	{r3, r4, r5, lr}
 800945a:	4b10      	ldr	r3, [pc, #64]	@ (800949c <srand+0x44>)
 800945c:	681d      	ldr	r5, [r3, #0]
 800945e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009460:	4604      	mov	r4, r0
 8009462:	b9b3      	cbnz	r3, 8009492 <srand+0x3a>
 8009464:	2018      	movs	r0, #24
 8009466:	f000 fab1 	bl	80099cc <malloc>
 800946a:	4602      	mov	r2, r0
 800946c:	6328      	str	r0, [r5, #48]	@ 0x30
 800946e:	b920      	cbnz	r0, 800947a <srand+0x22>
 8009470:	4b0b      	ldr	r3, [pc, #44]	@ (80094a0 <srand+0x48>)
 8009472:	480c      	ldr	r0, [pc, #48]	@ (80094a4 <srand+0x4c>)
 8009474:	2146      	movs	r1, #70	@ 0x46
 8009476:	f000 fa41 	bl	80098fc <__assert_func>
 800947a:	490b      	ldr	r1, [pc, #44]	@ (80094a8 <srand+0x50>)
 800947c:	4b0b      	ldr	r3, [pc, #44]	@ (80094ac <srand+0x54>)
 800947e:	e9c0 1300 	strd	r1, r3, [r0]
 8009482:	4b0b      	ldr	r3, [pc, #44]	@ (80094b0 <srand+0x58>)
 8009484:	6083      	str	r3, [r0, #8]
 8009486:	230b      	movs	r3, #11
 8009488:	8183      	strh	r3, [r0, #12]
 800948a:	2100      	movs	r1, #0
 800948c:	2001      	movs	r0, #1
 800948e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009492:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8009494:	2200      	movs	r2, #0
 8009496:	611c      	str	r4, [r3, #16]
 8009498:	615a      	str	r2, [r3, #20]
 800949a:	bd38      	pop	{r3, r4, r5, pc}
 800949c:	20000028 	.word	0x20000028
 80094a0:	0800ab30 	.word	0x0800ab30
 80094a4:	0800ab47 	.word	0x0800ab47
 80094a8:	abcd330e 	.word	0xabcd330e
 80094ac:	e66d1234 	.word	0xe66d1234
 80094b0:	0005deec 	.word	0x0005deec

080094b4 <std>:
 80094b4:	2300      	movs	r3, #0
 80094b6:	b510      	push	{r4, lr}
 80094b8:	4604      	mov	r4, r0
 80094ba:	e9c0 3300 	strd	r3, r3, [r0]
 80094be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094c2:	6083      	str	r3, [r0, #8]
 80094c4:	8181      	strh	r1, [r0, #12]
 80094c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80094c8:	81c2      	strh	r2, [r0, #14]
 80094ca:	6183      	str	r3, [r0, #24]
 80094cc:	4619      	mov	r1, r3
 80094ce:	2208      	movs	r2, #8
 80094d0:	305c      	adds	r0, #92	@ 0x5c
 80094d2:	f000 f92a 	bl	800972a <memset>
 80094d6:	4b0d      	ldr	r3, [pc, #52]	@ (800950c <std+0x58>)
 80094d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80094da:	4b0d      	ldr	r3, [pc, #52]	@ (8009510 <std+0x5c>)
 80094dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80094de:	4b0d      	ldr	r3, [pc, #52]	@ (8009514 <std+0x60>)
 80094e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80094e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009518 <std+0x64>)
 80094e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80094e6:	4b0d      	ldr	r3, [pc, #52]	@ (800951c <std+0x68>)
 80094e8:	6224      	str	r4, [r4, #32]
 80094ea:	429c      	cmp	r4, r3
 80094ec:	d006      	beq.n	80094fc <std+0x48>
 80094ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80094f2:	4294      	cmp	r4, r2
 80094f4:	d002      	beq.n	80094fc <std+0x48>
 80094f6:	33d0      	adds	r3, #208	@ 0xd0
 80094f8:	429c      	cmp	r4, r3
 80094fa:	d105      	bne.n	8009508 <std+0x54>
 80094fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009504:	f000 b9e8 	b.w	80098d8 <__retarget_lock_init_recursive>
 8009508:	bd10      	pop	{r4, pc}
 800950a:	bf00      	nop
 800950c:	080096a5 	.word	0x080096a5
 8009510:	080096c7 	.word	0x080096c7
 8009514:	080096ff 	.word	0x080096ff
 8009518:	08009723 	.word	0x08009723
 800951c:	2000cc40 	.word	0x2000cc40

08009520 <stdio_exit_handler>:
 8009520:	4a02      	ldr	r2, [pc, #8]	@ (800952c <stdio_exit_handler+0xc>)
 8009522:	4903      	ldr	r1, [pc, #12]	@ (8009530 <stdio_exit_handler+0x10>)
 8009524:	4803      	ldr	r0, [pc, #12]	@ (8009534 <stdio_exit_handler+0x14>)
 8009526:	f000 b869 	b.w	80095fc <_fwalk_sglue>
 800952a:	bf00      	nop
 800952c:	2000001c 	.word	0x2000001c
 8009530:	0800a209 	.word	0x0800a209
 8009534:	2000002c 	.word	0x2000002c

08009538 <cleanup_stdio>:
 8009538:	6841      	ldr	r1, [r0, #4]
 800953a:	4b0c      	ldr	r3, [pc, #48]	@ (800956c <cleanup_stdio+0x34>)
 800953c:	4299      	cmp	r1, r3
 800953e:	b510      	push	{r4, lr}
 8009540:	4604      	mov	r4, r0
 8009542:	d001      	beq.n	8009548 <cleanup_stdio+0x10>
 8009544:	f000 fe60 	bl	800a208 <_fflush_r>
 8009548:	68a1      	ldr	r1, [r4, #8]
 800954a:	4b09      	ldr	r3, [pc, #36]	@ (8009570 <cleanup_stdio+0x38>)
 800954c:	4299      	cmp	r1, r3
 800954e:	d002      	beq.n	8009556 <cleanup_stdio+0x1e>
 8009550:	4620      	mov	r0, r4
 8009552:	f000 fe59 	bl	800a208 <_fflush_r>
 8009556:	68e1      	ldr	r1, [r4, #12]
 8009558:	4b06      	ldr	r3, [pc, #24]	@ (8009574 <cleanup_stdio+0x3c>)
 800955a:	4299      	cmp	r1, r3
 800955c:	d004      	beq.n	8009568 <cleanup_stdio+0x30>
 800955e:	4620      	mov	r0, r4
 8009560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009564:	f000 be50 	b.w	800a208 <_fflush_r>
 8009568:	bd10      	pop	{r4, pc}
 800956a:	bf00      	nop
 800956c:	2000cc40 	.word	0x2000cc40
 8009570:	2000cca8 	.word	0x2000cca8
 8009574:	2000cd10 	.word	0x2000cd10

08009578 <global_stdio_init.part.0>:
 8009578:	b510      	push	{r4, lr}
 800957a:	4b0b      	ldr	r3, [pc, #44]	@ (80095a8 <global_stdio_init.part.0+0x30>)
 800957c:	4c0b      	ldr	r4, [pc, #44]	@ (80095ac <global_stdio_init.part.0+0x34>)
 800957e:	4a0c      	ldr	r2, [pc, #48]	@ (80095b0 <global_stdio_init.part.0+0x38>)
 8009580:	601a      	str	r2, [r3, #0]
 8009582:	4620      	mov	r0, r4
 8009584:	2200      	movs	r2, #0
 8009586:	2104      	movs	r1, #4
 8009588:	f7ff ff94 	bl	80094b4 <std>
 800958c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009590:	2201      	movs	r2, #1
 8009592:	2109      	movs	r1, #9
 8009594:	f7ff ff8e 	bl	80094b4 <std>
 8009598:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800959c:	2202      	movs	r2, #2
 800959e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095a2:	2112      	movs	r1, #18
 80095a4:	f7ff bf86 	b.w	80094b4 <std>
 80095a8:	2000cd78 	.word	0x2000cd78
 80095ac:	2000cc40 	.word	0x2000cc40
 80095b0:	08009521 	.word	0x08009521

080095b4 <__sfp_lock_acquire>:
 80095b4:	4801      	ldr	r0, [pc, #4]	@ (80095bc <__sfp_lock_acquire+0x8>)
 80095b6:	f000 b990 	b.w	80098da <__retarget_lock_acquire_recursive>
 80095ba:	bf00      	nop
 80095bc:	2000cd81 	.word	0x2000cd81

080095c0 <__sfp_lock_release>:
 80095c0:	4801      	ldr	r0, [pc, #4]	@ (80095c8 <__sfp_lock_release+0x8>)
 80095c2:	f000 b98b 	b.w	80098dc <__retarget_lock_release_recursive>
 80095c6:	bf00      	nop
 80095c8:	2000cd81 	.word	0x2000cd81

080095cc <__sinit>:
 80095cc:	b510      	push	{r4, lr}
 80095ce:	4604      	mov	r4, r0
 80095d0:	f7ff fff0 	bl	80095b4 <__sfp_lock_acquire>
 80095d4:	6a23      	ldr	r3, [r4, #32]
 80095d6:	b11b      	cbz	r3, 80095e0 <__sinit+0x14>
 80095d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095dc:	f7ff bff0 	b.w	80095c0 <__sfp_lock_release>
 80095e0:	4b04      	ldr	r3, [pc, #16]	@ (80095f4 <__sinit+0x28>)
 80095e2:	6223      	str	r3, [r4, #32]
 80095e4:	4b04      	ldr	r3, [pc, #16]	@ (80095f8 <__sinit+0x2c>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d1f5      	bne.n	80095d8 <__sinit+0xc>
 80095ec:	f7ff ffc4 	bl	8009578 <global_stdio_init.part.0>
 80095f0:	e7f2      	b.n	80095d8 <__sinit+0xc>
 80095f2:	bf00      	nop
 80095f4:	08009539 	.word	0x08009539
 80095f8:	2000cd78 	.word	0x2000cd78

080095fc <_fwalk_sglue>:
 80095fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009600:	4607      	mov	r7, r0
 8009602:	4688      	mov	r8, r1
 8009604:	4614      	mov	r4, r2
 8009606:	2600      	movs	r6, #0
 8009608:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800960c:	f1b9 0901 	subs.w	r9, r9, #1
 8009610:	d505      	bpl.n	800961e <_fwalk_sglue+0x22>
 8009612:	6824      	ldr	r4, [r4, #0]
 8009614:	2c00      	cmp	r4, #0
 8009616:	d1f7      	bne.n	8009608 <_fwalk_sglue+0xc>
 8009618:	4630      	mov	r0, r6
 800961a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800961e:	89ab      	ldrh	r3, [r5, #12]
 8009620:	2b01      	cmp	r3, #1
 8009622:	d907      	bls.n	8009634 <_fwalk_sglue+0x38>
 8009624:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009628:	3301      	adds	r3, #1
 800962a:	d003      	beq.n	8009634 <_fwalk_sglue+0x38>
 800962c:	4629      	mov	r1, r5
 800962e:	4638      	mov	r0, r7
 8009630:	47c0      	blx	r8
 8009632:	4306      	orrs	r6, r0
 8009634:	3568      	adds	r5, #104	@ 0x68
 8009636:	e7e9      	b.n	800960c <_fwalk_sglue+0x10>

08009638 <sniprintf>:
 8009638:	b40c      	push	{r2, r3}
 800963a:	b530      	push	{r4, r5, lr}
 800963c:	4b18      	ldr	r3, [pc, #96]	@ (80096a0 <sniprintf+0x68>)
 800963e:	1e0c      	subs	r4, r1, #0
 8009640:	681d      	ldr	r5, [r3, #0]
 8009642:	b09d      	sub	sp, #116	@ 0x74
 8009644:	da08      	bge.n	8009658 <sniprintf+0x20>
 8009646:	238b      	movs	r3, #139	@ 0x8b
 8009648:	602b      	str	r3, [r5, #0]
 800964a:	f04f 30ff 	mov.w	r0, #4294967295
 800964e:	b01d      	add	sp, #116	@ 0x74
 8009650:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009654:	b002      	add	sp, #8
 8009656:	4770      	bx	lr
 8009658:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800965c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009660:	f04f 0300 	mov.w	r3, #0
 8009664:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009666:	bf14      	ite	ne
 8009668:	f104 33ff 	addne.w	r3, r4, #4294967295
 800966c:	4623      	moveq	r3, r4
 800966e:	9304      	str	r3, [sp, #16]
 8009670:	9307      	str	r3, [sp, #28]
 8009672:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009676:	9002      	str	r0, [sp, #8]
 8009678:	9006      	str	r0, [sp, #24]
 800967a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800967e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009680:	ab21      	add	r3, sp, #132	@ 0x84
 8009682:	a902      	add	r1, sp, #8
 8009684:	4628      	mov	r0, r5
 8009686:	9301      	str	r3, [sp, #4]
 8009688:	f000 fab2 	bl	8009bf0 <_svfiprintf_r>
 800968c:	1c43      	adds	r3, r0, #1
 800968e:	bfbc      	itt	lt
 8009690:	238b      	movlt	r3, #139	@ 0x8b
 8009692:	602b      	strlt	r3, [r5, #0]
 8009694:	2c00      	cmp	r4, #0
 8009696:	d0da      	beq.n	800964e <sniprintf+0x16>
 8009698:	9b02      	ldr	r3, [sp, #8]
 800969a:	2200      	movs	r2, #0
 800969c:	701a      	strb	r2, [r3, #0]
 800969e:	e7d6      	b.n	800964e <sniprintf+0x16>
 80096a0:	20000028 	.word	0x20000028

080096a4 <__sread>:
 80096a4:	b510      	push	{r4, lr}
 80096a6:	460c      	mov	r4, r1
 80096a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ac:	f000 f8c6 	bl	800983c <_read_r>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	bfab      	itete	ge
 80096b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80096b6:	89a3      	ldrhlt	r3, [r4, #12]
 80096b8:	181b      	addge	r3, r3, r0
 80096ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80096be:	bfac      	ite	ge
 80096c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80096c2:	81a3      	strhlt	r3, [r4, #12]
 80096c4:	bd10      	pop	{r4, pc}

080096c6 <__swrite>:
 80096c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096ca:	461f      	mov	r7, r3
 80096cc:	898b      	ldrh	r3, [r1, #12]
 80096ce:	05db      	lsls	r3, r3, #23
 80096d0:	4605      	mov	r5, r0
 80096d2:	460c      	mov	r4, r1
 80096d4:	4616      	mov	r6, r2
 80096d6:	d505      	bpl.n	80096e4 <__swrite+0x1e>
 80096d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096dc:	2302      	movs	r3, #2
 80096de:	2200      	movs	r2, #0
 80096e0:	f000 f89a 	bl	8009818 <_lseek_r>
 80096e4:	89a3      	ldrh	r3, [r4, #12]
 80096e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80096ee:	81a3      	strh	r3, [r4, #12]
 80096f0:	4632      	mov	r2, r6
 80096f2:	463b      	mov	r3, r7
 80096f4:	4628      	mov	r0, r5
 80096f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096fa:	f000 b8b1 	b.w	8009860 <_write_r>

080096fe <__sseek>:
 80096fe:	b510      	push	{r4, lr}
 8009700:	460c      	mov	r4, r1
 8009702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009706:	f000 f887 	bl	8009818 <_lseek_r>
 800970a:	1c43      	adds	r3, r0, #1
 800970c:	89a3      	ldrh	r3, [r4, #12]
 800970e:	bf15      	itete	ne
 8009710:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009712:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009716:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800971a:	81a3      	strheq	r3, [r4, #12]
 800971c:	bf18      	it	ne
 800971e:	81a3      	strhne	r3, [r4, #12]
 8009720:	bd10      	pop	{r4, pc}

08009722 <__sclose>:
 8009722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009726:	f000 b809 	b.w	800973c <_close_r>

0800972a <memset>:
 800972a:	4402      	add	r2, r0
 800972c:	4603      	mov	r3, r0
 800972e:	4293      	cmp	r3, r2
 8009730:	d100      	bne.n	8009734 <memset+0xa>
 8009732:	4770      	bx	lr
 8009734:	f803 1b01 	strb.w	r1, [r3], #1
 8009738:	e7f9      	b.n	800972e <memset+0x4>
	...

0800973c <_close_r>:
 800973c:	b538      	push	{r3, r4, r5, lr}
 800973e:	4d06      	ldr	r5, [pc, #24]	@ (8009758 <_close_r+0x1c>)
 8009740:	2300      	movs	r3, #0
 8009742:	4604      	mov	r4, r0
 8009744:	4608      	mov	r0, r1
 8009746:	602b      	str	r3, [r5, #0]
 8009748:	f7f9 ff68 	bl	800361c <_close>
 800974c:	1c43      	adds	r3, r0, #1
 800974e:	d102      	bne.n	8009756 <_close_r+0x1a>
 8009750:	682b      	ldr	r3, [r5, #0]
 8009752:	b103      	cbz	r3, 8009756 <_close_r+0x1a>
 8009754:	6023      	str	r3, [r4, #0]
 8009756:	bd38      	pop	{r3, r4, r5, pc}
 8009758:	2000cd7c 	.word	0x2000cd7c

0800975c <_reclaim_reent>:
 800975c:	4b2d      	ldr	r3, [pc, #180]	@ (8009814 <_reclaim_reent+0xb8>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4283      	cmp	r3, r0
 8009762:	b570      	push	{r4, r5, r6, lr}
 8009764:	4604      	mov	r4, r0
 8009766:	d053      	beq.n	8009810 <_reclaim_reent+0xb4>
 8009768:	69c3      	ldr	r3, [r0, #28]
 800976a:	b31b      	cbz	r3, 80097b4 <_reclaim_reent+0x58>
 800976c:	68db      	ldr	r3, [r3, #12]
 800976e:	b163      	cbz	r3, 800978a <_reclaim_reent+0x2e>
 8009770:	2500      	movs	r5, #0
 8009772:	69e3      	ldr	r3, [r4, #28]
 8009774:	68db      	ldr	r3, [r3, #12]
 8009776:	5959      	ldr	r1, [r3, r5]
 8009778:	b9b1      	cbnz	r1, 80097a8 <_reclaim_reent+0x4c>
 800977a:	3504      	adds	r5, #4
 800977c:	2d80      	cmp	r5, #128	@ 0x80
 800977e:	d1f8      	bne.n	8009772 <_reclaim_reent+0x16>
 8009780:	69e3      	ldr	r3, [r4, #28]
 8009782:	4620      	mov	r0, r4
 8009784:	68d9      	ldr	r1, [r3, #12]
 8009786:	f000 f8d7 	bl	8009938 <_free_r>
 800978a:	69e3      	ldr	r3, [r4, #28]
 800978c:	6819      	ldr	r1, [r3, #0]
 800978e:	b111      	cbz	r1, 8009796 <_reclaim_reent+0x3a>
 8009790:	4620      	mov	r0, r4
 8009792:	f000 f8d1 	bl	8009938 <_free_r>
 8009796:	69e3      	ldr	r3, [r4, #28]
 8009798:	689d      	ldr	r5, [r3, #8]
 800979a:	b15d      	cbz	r5, 80097b4 <_reclaim_reent+0x58>
 800979c:	4629      	mov	r1, r5
 800979e:	4620      	mov	r0, r4
 80097a0:	682d      	ldr	r5, [r5, #0]
 80097a2:	f000 f8c9 	bl	8009938 <_free_r>
 80097a6:	e7f8      	b.n	800979a <_reclaim_reent+0x3e>
 80097a8:	680e      	ldr	r6, [r1, #0]
 80097aa:	4620      	mov	r0, r4
 80097ac:	f000 f8c4 	bl	8009938 <_free_r>
 80097b0:	4631      	mov	r1, r6
 80097b2:	e7e1      	b.n	8009778 <_reclaim_reent+0x1c>
 80097b4:	6961      	ldr	r1, [r4, #20]
 80097b6:	b111      	cbz	r1, 80097be <_reclaim_reent+0x62>
 80097b8:	4620      	mov	r0, r4
 80097ba:	f000 f8bd 	bl	8009938 <_free_r>
 80097be:	69e1      	ldr	r1, [r4, #28]
 80097c0:	b111      	cbz	r1, 80097c8 <_reclaim_reent+0x6c>
 80097c2:	4620      	mov	r0, r4
 80097c4:	f000 f8b8 	bl	8009938 <_free_r>
 80097c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80097ca:	b111      	cbz	r1, 80097d2 <_reclaim_reent+0x76>
 80097cc:	4620      	mov	r0, r4
 80097ce:	f000 f8b3 	bl	8009938 <_free_r>
 80097d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097d4:	b111      	cbz	r1, 80097dc <_reclaim_reent+0x80>
 80097d6:	4620      	mov	r0, r4
 80097d8:	f000 f8ae 	bl	8009938 <_free_r>
 80097dc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80097de:	b111      	cbz	r1, 80097e6 <_reclaim_reent+0x8a>
 80097e0:	4620      	mov	r0, r4
 80097e2:	f000 f8a9 	bl	8009938 <_free_r>
 80097e6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80097e8:	b111      	cbz	r1, 80097f0 <_reclaim_reent+0x94>
 80097ea:	4620      	mov	r0, r4
 80097ec:	f000 f8a4 	bl	8009938 <_free_r>
 80097f0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80097f2:	b111      	cbz	r1, 80097fa <_reclaim_reent+0x9e>
 80097f4:	4620      	mov	r0, r4
 80097f6:	f000 f89f 	bl	8009938 <_free_r>
 80097fa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80097fc:	b111      	cbz	r1, 8009804 <_reclaim_reent+0xa8>
 80097fe:	4620      	mov	r0, r4
 8009800:	f000 f89a 	bl	8009938 <_free_r>
 8009804:	6a23      	ldr	r3, [r4, #32]
 8009806:	b11b      	cbz	r3, 8009810 <_reclaim_reent+0xb4>
 8009808:	4620      	mov	r0, r4
 800980a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800980e:	4718      	bx	r3
 8009810:	bd70      	pop	{r4, r5, r6, pc}
 8009812:	bf00      	nop
 8009814:	20000028 	.word	0x20000028

08009818 <_lseek_r>:
 8009818:	b538      	push	{r3, r4, r5, lr}
 800981a:	4d07      	ldr	r5, [pc, #28]	@ (8009838 <_lseek_r+0x20>)
 800981c:	4604      	mov	r4, r0
 800981e:	4608      	mov	r0, r1
 8009820:	4611      	mov	r1, r2
 8009822:	2200      	movs	r2, #0
 8009824:	602a      	str	r2, [r5, #0]
 8009826:	461a      	mov	r2, r3
 8009828:	f7f9 ff1f 	bl	800366a <_lseek>
 800982c:	1c43      	adds	r3, r0, #1
 800982e:	d102      	bne.n	8009836 <_lseek_r+0x1e>
 8009830:	682b      	ldr	r3, [r5, #0]
 8009832:	b103      	cbz	r3, 8009836 <_lseek_r+0x1e>
 8009834:	6023      	str	r3, [r4, #0]
 8009836:	bd38      	pop	{r3, r4, r5, pc}
 8009838:	2000cd7c 	.word	0x2000cd7c

0800983c <_read_r>:
 800983c:	b538      	push	{r3, r4, r5, lr}
 800983e:	4d07      	ldr	r5, [pc, #28]	@ (800985c <_read_r+0x20>)
 8009840:	4604      	mov	r4, r0
 8009842:	4608      	mov	r0, r1
 8009844:	4611      	mov	r1, r2
 8009846:	2200      	movs	r2, #0
 8009848:	602a      	str	r2, [r5, #0]
 800984a:	461a      	mov	r2, r3
 800984c:	f7f9 fead 	bl	80035aa <_read>
 8009850:	1c43      	adds	r3, r0, #1
 8009852:	d102      	bne.n	800985a <_read_r+0x1e>
 8009854:	682b      	ldr	r3, [r5, #0]
 8009856:	b103      	cbz	r3, 800985a <_read_r+0x1e>
 8009858:	6023      	str	r3, [r4, #0]
 800985a:	bd38      	pop	{r3, r4, r5, pc}
 800985c:	2000cd7c 	.word	0x2000cd7c

08009860 <_write_r>:
 8009860:	b538      	push	{r3, r4, r5, lr}
 8009862:	4d07      	ldr	r5, [pc, #28]	@ (8009880 <_write_r+0x20>)
 8009864:	4604      	mov	r4, r0
 8009866:	4608      	mov	r0, r1
 8009868:	4611      	mov	r1, r2
 800986a:	2200      	movs	r2, #0
 800986c:	602a      	str	r2, [r5, #0]
 800986e:	461a      	mov	r2, r3
 8009870:	f7f9 feb8 	bl	80035e4 <_write>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d102      	bne.n	800987e <_write_r+0x1e>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	b103      	cbz	r3, 800987e <_write_r+0x1e>
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	2000cd7c 	.word	0x2000cd7c

08009884 <__errno>:
 8009884:	4b01      	ldr	r3, [pc, #4]	@ (800988c <__errno+0x8>)
 8009886:	6818      	ldr	r0, [r3, #0]
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop
 800988c:	20000028 	.word	0x20000028

08009890 <__libc_init_array>:
 8009890:	b570      	push	{r4, r5, r6, lr}
 8009892:	4d0d      	ldr	r5, [pc, #52]	@ (80098c8 <__libc_init_array+0x38>)
 8009894:	4c0d      	ldr	r4, [pc, #52]	@ (80098cc <__libc_init_array+0x3c>)
 8009896:	1b64      	subs	r4, r4, r5
 8009898:	10a4      	asrs	r4, r4, #2
 800989a:	2600      	movs	r6, #0
 800989c:	42a6      	cmp	r6, r4
 800989e:	d109      	bne.n	80098b4 <__libc_init_array+0x24>
 80098a0:	4d0b      	ldr	r5, [pc, #44]	@ (80098d0 <__libc_init_array+0x40>)
 80098a2:	4c0c      	ldr	r4, [pc, #48]	@ (80098d4 <__libc_init_array+0x44>)
 80098a4:	f000 ffee 	bl	800a884 <_init>
 80098a8:	1b64      	subs	r4, r4, r5
 80098aa:	10a4      	asrs	r4, r4, #2
 80098ac:	2600      	movs	r6, #0
 80098ae:	42a6      	cmp	r6, r4
 80098b0:	d105      	bne.n	80098be <__libc_init_array+0x2e>
 80098b2:	bd70      	pop	{r4, r5, r6, pc}
 80098b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80098b8:	4798      	blx	r3
 80098ba:	3601      	adds	r6, #1
 80098bc:	e7ee      	b.n	800989c <__libc_init_array+0xc>
 80098be:	f855 3b04 	ldr.w	r3, [r5], #4
 80098c2:	4798      	blx	r3
 80098c4:	3601      	adds	r6, #1
 80098c6:	e7f2      	b.n	80098ae <__libc_init_array+0x1e>
 80098c8:	0800ac18 	.word	0x0800ac18
 80098cc:	0800ac18 	.word	0x0800ac18
 80098d0:	0800ac18 	.word	0x0800ac18
 80098d4:	0800ac1c 	.word	0x0800ac1c

080098d8 <__retarget_lock_init_recursive>:
 80098d8:	4770      	bx	lr

080098da <__retarget_lock_acquire_recursive>:
 80098da:	4770      	bx	lr

080098dc <__retarget_lock_release_recursive>:
 80098dc:	4770      	bx	lr

080098de <memcpy>:
 80098de:	440a      	add	r2, r1
 80098e0:	4291      	cmp	r1, r2
 80098e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80098e6:	d100      	bne.n	80098ea <memcpy+0xc>
 80098e8:	4770      	bx	lr
 80098ea:	b510      	push	{r4, lr}
 80098ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098f4:	4291      	cmp	r1, r2
 80098f6:	d1f9      	bne.n	80098ec <memcpy+0xe>
 80098f8:	bd10      	pop	{r4, pc}
	...

080098fc <__assert_func>:
 80098fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098fe:	4614      	mov	r4, r2
 8009900:	461a      	mov	r2, r3
 8009902:	4b09      	ldr	r3, [pc, #36]	@ (8009928 <__assert_func+0x2c>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4605      	mov	r5, r0
 8009908:	68d8      	ldr	r0, [r3, #12]
 800990a:	b14c      	cbz	r4, 8009920 <__assert_func+0x24>
 800990c:	4b07      	ldr	r3, [pc, #28]	@ (800992c <__assert_func+0x30>)
 800990e:	9100      	str	r1, [sp, #0]
 8009910:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009914:	4906      	ldr	r1, [pc, #24]	@ (8009930 <__assert_func+0x34>)
 8009916:	462b      	mov	r3, r5
 8009918:	f000 fc9e 	bl	800a258 <fiprintf>
 800991c:	f000 fcd8 	bl	800a2d0 <abort>
 8009920:	4b04      	ldr	r3, [pc, #16]	@ (8009934 <__assert_func+0x38>)
 8009922:	461c      	mov	r4, r3
 8009924:	e7f3      	b.n	800990e <__assert_func+0x12>
 8009926:	bf00      	nop
 8009928:	20000028 	.word	0x20000028
 800992c:	0800ab9f 	.word	0x0800ab9f
 8009930:	0800abac 	.word	0x0800abac
 8009934:	0800abda 	.word	0x0800abda

08009938 <_free_r>:
 8009938:	b538      	push	{r3, r4, r5, lr}
 800993a:	4605      	mov	r5, r0
 800993c:	2900      	cmp	r1, #0
 800993e:	d041      	beq.n	80099c4 <_free_r+0x8c>
 8009940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009944:	1f0c      	subs	r4, r1, #4
 8009946:	2b00      	cmp	r3, #0
 8009948:	bfb8      	it	lt
 800994a:	18e4      	addlt	r4, r4, r3
 800994c:	f000 f8e8 	bl	8009b20 <__malloc_lock>
 8009950:	4a1d      	ldr	r2, [pc, #116]	@ (80099c8 <_free_r+0x90>)
 8009952:	6813      	ldr	r3, [r2, #0]
 8009954:	b933      	cbnz	r3, 8009964 <_free_r+0x2c>
 8009956:	6063      	str	r3, [r4, #4]
 8009958:	6014      	str	r4, [r2, #0]
 800995a:	4628      	mov	r0, r5
 800995c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009960:	f000 b8e4 	b.w	8009b2c <__malloc_unlock>
 8009964:	42a3      	cmp	r3, r4
 8009966:	d908      	bls.n	800997a <_free_r+0x42>
 8009968:	6820      	ldr	r0, [r4, #0]
 800996a:	1821      	adds	r1, r4, r0
 800996c:	428b      	cmp	r3, r1
 800996e:	bf01      	itttt	eq
 8009970:	6819      	ldreq	r1, [r3, #0]
 8009972:	685b      	ldreq	r3, [r3, #4]
 8009974:	1809      	addeq	r1, r1, r0
 8009976:	6021      	streq	r1, [r4, #0]
 8009978:	e7ed      	b.n	8009956 <_free_r+0x1e>
 800997a:	461a      	mov	r2, r3
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	b10b      	cbz	r3, 8009984 <_free_r+0x4c>
 8009980:	42a3      	cmp	r3, r4
 8009982:	d9fa      	bls.n	800997a <_free_r+0x42>
 8009984:	6811      	ldr	r1, [r2, #0]
 8009986:	1850      	adds	r0, r2, r1
 8009988:	42a0      	cmp	r0, r4
 800998a:	d10b      	bne.n	80099a4 <_free_r+0x6c>
 800998c:	6820      	ldr	r0, [r4, #0]
 800998e:	4401      	add	r1, r0
 8009990:	1850      	adds	r0, r2, r1
 8009992:	4283      	cmp	r3, r0
 8009994:	6011      	str	r1, [r2, #0]
 8009996:	d1e0      	bne.n	800995a <_free_r+0x22>
 8009998:	6818      	ldr	r0, [r3, #0]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	6053      	str	r3, [r2, #4]
 800999e:	4408      	add	r0, r1
 80099a0:	6010      	str	r0, [r2, #0]
 80099a2:	e7da      	b.n	800995a <_free_r+0x22>
 80099a4:	d902      	bls.n	80099ac <_free_r+0x74>
 80099a6:	230c      	movs	r3, #12
 80099a8:	602b      	str	r3, [r5, #0]
 80099aa:	e7d6      	b.n	800995a <_free_r+0x22>
 80099ac:	6820      	ldr	r0, [r4, #0]
 80099ae:	1821      	adds	r1, r4, r0
 80099b0:	428b      	cmp	r3, r1
 80099b2:	bf04      	itt	eq
 80099b4:	6819      	ldreq	r1, [r3, #0]
 80099b6:	685b      	ldreq	r3, [r3, #4]
 80099b8:	6063      	str	r3, [r4, #4]
 80099ba:	bf04      	itt	eq
 80099bc:	1809      	addeq	r1, r1, r0
 80099be:	6021      	streq	r1, [r4, #0]
 80099c0:	6054      	str	r4, [r2, #4]
 80099c2:	e7ca      	b.n	800995a <_free_r+0x22>
 80099c4:	bd38      	pop	{r3, r4, r5, pc}
 80099c6:	bf00      	nop
 80099c8:	2000cd88 	.word	0x2000cd88

080099cc <malloc>:
 80099cc:	4b02      	ldr	r3, [pc, #8]	@ (80099d8 <malloc+0xc>)
 80099ce:	4601      	mov	r1, r0
 80099d0:	6818      	ldr	r0, [r3, #0]
 80099d2:	f000 b825 	b.w	8009a20 <_malloc_r>
 80099d6:	bf00      	nop
 80099d8:	20000028 	.word	0x20000028

080099dc <sbrk_aligned>:
 80099dc:	b570      	push	{r4, r5, r6, lr}
 80099de:	4e0f      	ldr	r6, [pc, #60]	@ (8009a1c <sbrk_aligned+0x40>)
 80099e0:	460c      	mov	r4, r1
 80099e2:	6831      	ldr	r1, [r6, #0]
 80099e4:	4605      	mov	r5, r0
 80099e6:	b911      	cbnz	r1, 80099ee <sbrk_aligned+0x12>
 80099e8:	f000 fc62 	bl	800a2b0 <_sbrk_r>
 80099ec:	6030      	str	r0, [r6, #0]
 80099ee:	4621      	mov	r1, r4
 80099f0:	4628      	mov	r0, r5
 80099f2:	f000 fc5d 	bl	800a2b0 <_sbrk_r>
 80099f6:	1c43      	adds	r3, r0, #1
 80099f8:	d103      	bne.n	8009a02 <sbrk_aligned+0x26>
 80099fa:	f04f 34ff 	mov.w	r4, #4294967295
 80099fe:	4620      	mov	r0, r4
 8009a00:	bd70      	pop	{r4, r5, r6, pc}
 8009a02:	1cc4      	adds	r4, r0, #3
 8009a04:	f024 0403 	bic.w	r4, r4, #3
 8009a08:	42a0      	cmp	r0, r4
 8009a0a:	d0f8      	beq.n	80099fe <sbrk_aligned+0x22>
 8009a0c:	1a21      	subs	r1, r4, r0
 8009a0e:	4628      	mov	r0, r5
 8009a10:	f000 fc4e 	bl	800a2b0 <_sbrk_r>
 8009a14:	3001      	adds	r0, #1
 8009a16:	d1f2      	bne.n	80099fe <sbrk_aligned+0x22>
 8009a18:	e7ef      	b.n	80099fa <sbrk_aligned+0x1e>
 8009a1a:	bf00      	nop
 8009a1c:	2000cd84 	.word	0x2000cd84

08009a20 <_malloc_r>:
 8009a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a24:	1ccd      	adds	r5, r1, #3
 8009a26:	f025 0503 	bic.w	r5, r5, #3
 8009a2a:	3508      	adds	r5, #8
 8009a2c:	2d0c      	cmp	r5, #12
 8009a2e:	bf38      	it	cc
 8009a30:	250c      	movcc	r5, #12
 8009a32:	2d00      	cmp	r5, #0
 8009a34:	4606      	mov	r6, r0
 8009a36:	db01      	blt.n	8009a3c <_malloc_r+0x1c>
 8009a38:	42a9      	cmp	r1, r5
 8009a3a:	d904      	bls.n	8009a46 <_malloc_r+0x26>
 8009a3c:	230c      	movs	r3, #12
 8009a3e:	6033      	str	r3, [r6, #0]
 8009a40:	2000      	movs	r0, #0
 8009a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b1c <_malloc_r+0xfc>
 8009a4a:	f000 f869 	bl	8009b20 <__malloc_lock>
 8009a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8009a52:	461c      	mov	r4, r3
 8009a54:	bb44      	cbnz	r4, 8009aa8 <_malloc_r+0x88>
 8009a56:	4629      	mov	r1, r5
 8009a58:	4630      	mov	r0, r6
 8009a5a:	f7ff ffbf 	bl	80099dc <sbrk_aligned>
 8009a5e:	1c43      	adds	r3, r0, #1
 8009a60:	4604      	mov	r4, r0
 8009a62:	d158      	bne.n	8009b16 <_malloc_r+0xf6>
 8009a64:	f8d8 4000 	ldr.w	r4, [r8]
 8009a68:	4627      	mov	r7, r4
 8009a6a:	2f00      	cmp	r7, #0
 8009a6c:	d143      	bne.n	8009af6 <_malloc_r+0xd6>
 8009a6e:	2c00      	cmp	r4, #0
 8009a70:	d04b      	beq.n	8009b0a <_malloc_r+0xea>
 8009a72:	6823      	ldr	r3, [r4, #0]
 8009a74:	4639      	mov	r1, r7
 8009a76:	4630      	mov	r0, r6
 8009a78:	eb04 0903 	add.w	r9, r4, r3
 8009a7c:	f000 fc18 	bl	800a2b0 <_sbrk_r>
 8009a80:	4581      	cmp	r9, r0
 8009a82:	d142      	bne.n	8009b0a <_malloc_r+0xea>
 8009a84:	6821      	ldr	r1, [r4, #0]
 8009a86:	1a6d      	subs	r5, r5, r1
 8009a88:	4629      	mov	r1, r5
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	f7ff ffa6 	bl	80099dc <sbrk_aligned>
 8009a90:	3001      	adds	r0, #1
 8009a92:	d03a      	beq.n	8009b0a <_malloc_r+0xea>
 8009a94:	6823      	ldr	r3, [r4, #0]
 8009a96:	442b      	add	r3, r5
 8009a98:	6023      	str	r3, [r4, #0]
 8009a9a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a9e:	685a      	ldr	r2, [r3, #4]
 8009aa0:	bb62      	cbnz	r2, 8009afc <_malloc_r+0xdc>
 8009aa2:	f8c8 7000 	str.w	r7, [r8]
 8009aa6:	e00f      	b.n	8009ac8 <_malloc_r+0xa8>
 8009aa8:	6822      	ldr	r2, [r4, #0]
 8009aaa:	1b52      	subs	r2, r2, r5
 8009aac:	d420      	bmi.n	8009af0 <_malloc_r+0xd0>
 8009aae:	2a0b      	cmp	r2, #11
 8009ab0:	d917      	bls.n	8009ae2 <_malloc_r+0xc2>
 8009ab2:	1961      	adds	r1, r4, r5
 8009ab4:	42a3      	cmp	r3, r4
 8009ab6:	6025      	str	r5, [r4, #0]
 8009ab8:	bf18      	it	ne
 8009aba:	6059      	strne	r1, [r3, #4]
 8009abc:	6863      	ldr	r3, [r4, #4]
 8009abe:	bf08      	it	eq
 8009ac0:	f8c8 1000 	streq.w	r1, [r8]
 8009ac4:	5162      	str	r2, [r4, r5]
 8009ac6:	604b      	str	r3, [r1, #4]
 8009ac8:	4630      	mov	r0, r6
 8009aca:	f000 f82f 	bl	8009b2c <__malloc_unlock>
 8009ace:	f104 000b 	add.w	r0, r4, #11
 8009ad2:	1d23      	adds	r3, r4, #4
 8009ad4:	f020 0007 	bic.w	r0, r0, #7
 8009ad8:	1ac2      	subs	r2, r0, r3
 8009ada:	bf1c      	itt	ne
 8009adc:	1a1b      	subne	r3, r3, r0
 8009ade:	50a3      	strne	r3, [r4, r2]
 8009ae0:	e7af      	b.n	8009a42 <_malloc_r+0x22>
 8009ae2:	6862      	ldr	r2, [r4, #4]
 8009ae4:	42a3      	cmp	r3, r4
 8009ae6:	bf0c      	ite	eq
 8009ae8:	f8c8 2000 	streq.w	r2, [r8]
 8009aec:	605a      	strne	r2, [r3, #4]
 8009aee:	e7eb      	b.n	8009ac8 <_malloc_r+0xa8>
 8009af0:	4623      	mov	r3, r4
 8009af2:	6864      	ldr	r4, [r4, #4]
 8009af4:	e7ae      	b.n	8009a54 <_malloc_r+0x34>
 8009af6:	463c      	mov	r4, r7
 8009af8:	687f      	ldr	r7, [r7, #4]
 8009afa:	e7b6      	b.n	8009a6a <_malloc_r+0x4a>
 8009afc:	461a      	mov	r2, r3
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	42a3      	cmp	r3, r4
 8009b02:	d1fb      	bne.n	8009afc <_malloc_r+0xdc>
 8009b04:	2300      	movs	r3, #0
 8009b06:	6053      	str	r3, [r2, #4]
 8009b08:	e7de      	b.n	8009ac8 <_malloc_r+0xa8>
 8009b0a:	230c      	movs	r3, #12
 8009b0c:	6033      	str	r3, [r6, #0]
 8009b0e:	4630      	mov	r0, r6
 8009b10:	f000 f80c 	bl	8009b2c <__malloc_unlock>
 8009b14:	e794      	b.n	8009a40 <_malloc_r+0x20>
 8009b16:	6005      	str	r5, [r0, #0]
 8009b18:	e7d6      	b.n	8009ac8 <_malloc_r+0xa8>
 8009b1a:	bf00      	nop
 8009b1c:	2000cd88 	.word	0x2000cd88

08009b20 <__malloc_lock>:
 8009b20:	4801      	ldr	r0, [pc, #4]	@ (8009b28 <__malloc_lock+0x8>)
 8009b22:	f7ff beda 	b.w	80098da <__retarget_lock_acquire_recursive>
 8009b26:	bf00      	nop
 8009b28:	2000cd80 	.word	0x2000cd80

08009b2c <__malloc_unlock>:
 8009b2c:	4801      	ldr	r0, [pc, #4]	@ (8009b34 <__malloc_unlock+0x8>)
 8009b2e:	f7ff bed5 	b.w	80098dc <__retarget_lock_release_recursive>
 8009b32:	bf00      	nop
 8009b34:	2000cd80 	.word	0x2000cd80

08009b38 <__ssputs_r>:
 8009b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b3c:	688e      	ldr	r6, [r1, #8]
 8009b3e:	461f      	mov	r7, r3
 8009b40:	42be      	cmp	r6, r7
 8009b42:	680b      	ldr	r3, [r1, #0]
 8009b44:	4682      	mov	sl, r0
 8009b46:	460c      	mov	r4, r1
 8009b48:	4690      	mov	r8, r2
 8009b4a:	d82d      	bhi.n	8009ba8 <__ssputs_r+0x70>
 8009b4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b50:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b54:	d026      	beq.n	8009ba4 <__ssputs_r+0x6c>
 8009b56:	6965      	ldr	r5, [r4, #20]
 8009b58:	6909      	ldr	r1, [r1, #16]
 8009b5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b5e:	eba3 0901 	sub.w	r9, r3, r1
 8009b62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b66:	1c7b      	adds	r3, r7, #1
 8009b68:	444b      	add	r3, r9
 8009b6a:	106d      	asrs	r5, r5, #1
 8009b6c:	429d      	cmp	r5, r3
 8009b6e:	bf38      	it	cc
 8009b70:	461d      	movcc	r5, r3
 8009b72:	0553      	lsls	r3, r2, #21
 8009b74:	d527      	bpl.n	8009bc6 <__ssputs_r+0x8e>
 8009b76:	4629      	mov	r1, r5
 8009b78:	f7ff ff52 	bl	8009a20 <_malloc_r>
 8009b7c:	4606      	mov	r6, r0
 8009b7e:	b360      	cbz	r0, 8009bda <__ssputs_r+0xa2>
 8009b80:	6921      	ldr	r1, [r4, #16]
 8009b82:	464a      	mov	r2, r9
 8009b84:	f7ff feab 	bl	80098de <memcpy>
 8009b88:	89a3      	ldrh	r3, [r4, #12]
 8009b8a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009b8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b92:	81a3      	strh	r3, [r4, #12]
 8009b94:	6126      	str	r6, [r4, #16]
 8009b96:	6165      	str	r5, [r4, #20]
 8009b98:	444e      	add	r6, r9
 8009b9a:	eba5 0509 	sub.w	r5, r5, r9
 8009b9e:	6026      	str	r6, [r4, #0]
 8009ba0:	60a5      	str	r5, [r4, #8]
 8009ba2:	463e      	mov	r6, r7
 8009ba4:	42be      	cmp	r6, r7
 8009ba6:	d900      	bls.n	8009baa <__ssputs_r+0x72>
 8009ba8:	463e      	mov	r6, r7
 8009baa:	6820      	ldr	r0, [r4, #0]
 8009bac:	4632      	mov	r2, r6
 8009bae:	4641      	mov	r1, r8
 8009bb0:	f000 fb64 	bl	800a27c <memmove>
 8009bb4:	68a3      	ldr	r3, [r4, #8]
 8009bb6:	1b9b      	subs	r3, r3, r6
 8009bb8:	60a3      	str	r3, [r4, #8]
 8009bba:	6823      	ldr	r3, [r4, #0]
 8009bbc:	4433      	add	r3, r6
 8009bbe:	6023      	str	r3, [r4, #0]
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bc6:	462a      	mov	r2, r5
 8009bc8:	f000 fb89 	bl	800a2de <_realloc_r>
 8009bcc:	4606      	mov	r6, r0
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	d1e0      	bne.n	8009b94 <__ssputs_r+0x5c>
 8009bd2:	6921      	ldr	r1, [r4, #16]
 8009bd4:	4650      	mov	r0, sl
 8009bd6:	f7ff feaf 	bl	8009938 <_free_r>
 8009bda:	230c      	movs	r3, #12
 8009bdc:	f8ca 3000 	str.w	r3, [sl]
 8009be0:	89a3      	ldrh	r3, [r4, #12]
 8009be2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009be6:	81a3      	strh	r3, [r4, #12]
 8009be8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bec:	e7e9      	b.n	8009bc2 <__ssputs_r+0x8a>
	...

08009bf0 <_svfiprintf_r>:
 8009bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bf4:	4698      	mov	r8, r3
 8009bf6:	898b      	ldrh	r3, [r1, #12]
 8009bf8:	061b      	lsls	r3, r3, #24
 8009bfa:	b09d      	sub	sp, #116	@ 0x74
 8009bfc:	4607      	mov	r7, r0
 8009bfe:	460d      	mov	r5, r1
 8009c00:	4614      	mov	r4, r2
 8009c02:	d510      	bpl.n	8009c26 <_svfiprintf_r+0x36>
 8009c04:	690b      	ldr	r3, [r1, #16]
 8009c06:	b973      	cbnz	r3, 8009c26 <_svfiprintf_r+0x36>
 8009c08:	2140      	movs	r1, #64	@ 0x40
 8009c0a:	f7ff ff09 	bl	8009a20 <_malloc_r>
 8009c0e:	6028      	str	r0, [r5, #0]
 8009c10:	6128      	str	r0, [r5, #16]
 8009c12:	b930      	cbnz	r0, 8009c22 <_svfiprintf_r+0x32>
 8009c14:	230c      	movs	r3, #12
 8009c16:	603b      	str	r3, [r7, #0]
 8009c18:	f04f 30ff 	mov.w	r0, #4294967295
 8009c1c:	b01d      	add	sp, #116	@ 0x74
 8009c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c22:	2340      	movs	r3, #64	@ 0x40
 8009c24:	616b      	str	r3, [r5, #20]
 8009c26:	2300      	movs	r3, #0
 8009c28:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c2a:	2320      	movs	r3, #32
 8009c2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c30:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c34:	2330      	movs	r3, #48	@ 0x30
 8009c36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009dd4 <_svfiprintf_r+0x1e4>
 8009c3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c3e:	f04f 0901 	mov.w	r9, #1
 8009c42:	4623      	mov	r3, r4
 8009c44:	469a      	mov	sl, r3
 8009c46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c4a:	b10a      	cbz	r2, 8009c50 <_svfiprintf_r+0x60>
 8009c4c:	2a25      	cmp	r2, #37	@ 0x25
 8009c4e:	d1f9      	bne.n	8009c44 <_svfiprintf_r+0x54>
 8009c50:	ebba 0b04 	subs.w	fp, sl, r4
 8009c54:	d00b      	beq.n	8009c6e <_svfiprintf_r+0x7e>
 8009c56:	465b      	mov	r3, fp
 8009c58:	4622      	mov	r2, r4
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	4638      	mov	r0, r7
 8009c5e:	f7ff ff6b 	bl	8009b38 <__ssputs_r>
 8009c62:	3001      	adds	r0, #1
 8009c64:	f000 80a7 	beq.w	8009db6 <_svfiprintf_r+0x1c6>
 8009c68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c6a:	445a      	add	r2, fp
 8009c6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c6e:	f89a 3000 	ldrb.w	r3, [sl]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	f000 809f 	beq.w	8009db6 <_svfiprintf_r+0x1c6>
 8009c78:	2300      	movs	r3, #0
 8009c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c82:	f10a 0a01 	add.w	sl, sl, #1
 8009c86:	9304      	str	r3, [sp, #16]
 8009c88:	9307      	str	r3, [sp, #28]
 8009c8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c8e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c90:	4654      	mov	r4, sl
 8009c92:	2205      	movs	r2, #5
 8009c94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c98:	484e      	ldr	r0, [pc, #312]	@ (8009dd4 <_svfiprintf_r+0x1e4>)
 8009c9a:	f7f6 fab1 	bl	8000200 <memchr>
 8009c9e:	9a04      	ldr	r2, [sp, #16]
 8009ca0:	b9d8      	cbnz	r0, 8009cda <_svfiprintf_r+0xea>
 8009ca2:	06d0      	lsls	r0, r2, #27
 8009ca4:	bf44      	itt	mi
 8009ca6:	2320      	movmi	r3, #32
 8009ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cac:	0711      	lsls	r1, r2, #28
 8009cae:	bf44      	itt	mi
 8009cb0:	232b      	movmi	r3, #43	@ 0x2b
 8009cb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cb6:	f89a 3000 	ldrb.w	r3, [sl]
 8009cba:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cbc:	d015      	beq.n	8009cea <_svfiprintf_r+0xfa>
 8009cbe:	9a07      	ldr	r2, [sp, #28]
 8009cc0:	4654      	mov	r4, sl
 8009cc2:	2000      	movs	r0, #0
 8009cc4:	f04f 0c0a 	mov.w	ip, #10
 8009cc8:	4621      	mov	r1, r4
 8009cca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cce:	3b30      	subs	r3, #48	@ 0x30
 8009cd0:	2b09      	cmp	r3, #9
 8009cd2:	d94b      	bls.n	8009d6c <_svfiprintf_r+0x17c>
 8009cd4:	b1b0      	cbz	r0, 8009d04 <_svfiprintf_r+0x114>
 8009cd6:	9207      	str	r2, [sp, #28]
 8009cd8:	e014      	b.n	8009d04 <_svfiprintf_r+0x114>
 8009cda:	eba0 0308 	sub.w	r3, r0, r8
 8009cde:	fa09 f303 	lsl.w	r3, r9, r3
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	9304      	str	r3, [sp, #16]
 8009ce6:	46a2      	mov	sl, r4
 8009ce8:	e7d2      	b.n	8009c90 <_svfiprintf_r+0xa0>
 8009cea:	9b03      	ldr	r3, [sp, #12]
 8009cec:	1d19      	adds	r1, r3, #4
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	9103      	str	r1, [sp, #12]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	bfbb      	ittet	lt
 8009cf6:	425b      	neglt	r3, r3
 8009cf8:	f042 0202 	orrlt.w	r2, r2, #2
 8009cfc:	9307      	strge	r3, [sp, #28]
 8009cfe:	9307      	strlt	r3, [sp, #28]
 8009d00:	bfb8      	it	lt
 8009d02:	9204      	strlt	r2, [sp, #16]
 8009d04:	7823      	ldrb	r3, [r4, #0]
 8009d06:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d08:	d10a      	bne.n	8009d20 <_svfiprintf_r+0x130>
 8009d0a:	7863      	ldrb	r3, [r4, #1]
 8009d0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d0e:	d132      	bne.n	8009d76 <_svfiprintf_r+0x186>
 8009d10:	9b03      	ldr	r3, [sp, #12]
 8009d12:	1d1a      	adds	r2, r3, #4
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	9203      	str	r2, [sp, #12]
 8009d18:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d1c:	3402      	adds	r4, #2
 8009d1e:	9305      	str	r3, [sp, #20]
 8009d20:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009de4 <_svfiprintf_r+0x1f4>
 8009d24:	7821      	ldrb	r1, [r4, #0]
 8009d26:	2203      	movs	r2, #3
 8009d28:	4650      	mov	r0, sl
 8009d2a:	f7f6 fa69 	bl	8000200 <memchr>
 8009d2e:	b138      	cbz	r0, 8009d40 <_svfiprintf_r+0x150>
 8009d30:	9b04      	ldr	r3, [sp, #16]
 8009d32:	eba0 000a 	sub.w	r0, r0, sl
 8009d36:	2240      	movs	r2, #64	@ 0x40
 8009d38:	4082      	lsls	r2, r0
 8009d3a:	4313      	orrs	r3, r2
 8009d3c:	3401      	adds	r4, #1
 8009d3e:	9304      	str	r3, [sp, #16]
 8009d40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d44:	4824      	ldr	r0, [pc, #144]	@ (8009dd8 <_svfiprintf_r+0x1e8>)
 8009d46:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d4a:	2206      	movs	r2, #6
 8009d4c:	f7f6 fa58 	bl	8000200 <memchr>
 8009d50:	2800      	cmp	r0, #0
 8009d52:	d036      	beq.n	8009dc2 <_svfiprintf_r+0x1d2>
 8009d54:	4b21      	ldr	r3, [pc, #132]	@ (8009ddc <_svfiprintf_r+0x1ec>)
 8009d56:	bb1b      	cbnz	r3, 8009da0 <_svfiprintf_r+0x1b0>
 8009d58:	9b03      	ldr	r3, [sp, #12]
 8009d5a:	3307      	adds	r3, #7
 8009d5c:	f023 0307 	bic.w	r3, r3, #7
 8009d60:	3308      	adds	r3, #8
 8009d62:	9303      	str	r3, [sp, #12]
 8009d64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d66:	4433      	add	r3, r6
 8009d68:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d6a:	e76a      	b.n	8009c42 <_svfiprintf_r+0x52>
 8009d6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d70:	460c      	mov	r4, r1
 8009d72:	2001      	movs	r0, #1
 8009d74:	e7a8      	b.n	8009cc8 <_svfiprintf_r+0xd8>
 8009d76:	2300      	movs	r3, #0
 8009d78:	3401      	adds	r4, #1
 8009d7a:	9305      	str	r3, [sp, #20]
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	f04f 0c0a 	mov.w	ip, #10
 8009d82:	4620      	mov	r0, r4
 8009d84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d88:	3a30      	subs	r2, #48	@ 0x30
 8009d8a:	2a09      	cmp	r2, #9
 8009d8c:	d903      	bls.n	8009d96 <_svfiprintf_r+0x1a6>
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d0c6      	beq.n	8009d20 <_svfiprintf_r+0x130>
 8009d92:	9105      	str	r1, [sp, #20]
 8009d94:	e7c4      	b.n	8009d20 <_svfiprintf_r+0x130>
 8009d96:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d9a:	4604      	mov	r4, r0
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e7f0      	b.n	8009d82 <_svfiprintf_r+0x192>
 8009da0:	ab03      	add	r3, sp, #12
 8009da2:	9300      	str	r3, [sp, #0]
 8009da4:	462a      	mov	r2, r5
 8009da6:	4b0e      	ldr	r3, [pc, #56]	@ (8009de0 <_svfiprintf_r+0x1f0>)
 8009da8:	a904      	add	r1, sp, #16
 8009daa:	4638      	mov	r0, r7
 8009dac:	f3af 8000 	nop.w
 8009db0:	1c42      	adds	r2, r0, #1
 8009db2:	4606      	mov	r6, r0
 8009db4:	d1d6      	bne.n	8009d64 <_svfiprintf_r+0x174>
 8009db6:	89ab      	ldrh	r3, [r5, #12]
 8009db8:	065b      	lsls	r3, r3, #25
 8009dba:	f53f af2d 	bmi.w	8009c18 <_svfiprintf_r+0x28>
 8009dbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009dc0:	e72c      	b.n	8009c1c <_svfiprintf_r+0x2c>
 8009dc2:	ab03      	add	r3, sp, #12
 8009dc4:	9300      	str	r3, [sp, #0]
 8009dc6:	462a      	mov	r2, r5
 8009dc8:	4b05      	ldr	r3, [pc, #20]	@ (8009de0 <_svfiprintf_r+0x1f0>)
 8009dca:	a904      	add	r1, sp, #16
 8009dcc:	4638      	mov	r0, r7
 8009dce:	f000 f879 	bl	8009ec4 <_printf_i>
 8009dd2:	e7ed      	b.n	8009db0 <_svfiprintf_r+0x1c0>
 8009dd4:	0800abdb 	.word	0x0800abdb
 8009dd8:	0800abe5 	.word	0x0800abe5
 8009ddc:	00000000 	.word	0x00000000
 8009de0:	08009b39 	.word	0x08009b39
 8009de4:	0800abe1 	.word	0x0800abe1

08009de8 <_printf_common>:
 8009de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dec:	4616      	mov	r6, r2
 8009dee:	4698      	mov	r8, r3
 8009df0:	688a      	ldr	r2, [r1, #8]
 8009df2:	690b      	ldr	r3, [r1, #16]
 8009df4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	bfb8      	it	lt
 8009dfc:	4613      	movlt	r3, r2
 8009dfe:	6033      	str	r3, [r6, #0]
 8009e00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e04:	4607      	mov	r7, r0
 8009e06:	460c      	mov	r4, r1
 8009e08:	b10a      	cbz	r2, 8009e0e <_printf_common+0x26>
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	6033      	str	r3, [r6, #0]
 8009e0e:	6823      	ldr	r3, [r4, #0]
 8009e10:	0699      	lsls	r1, r3, #26
 8009e12:	bf42      	ittt	mi
 8009e14:	6833      	ldrmi	r3, [r6, #0]
 8009e16:	3302      	addmi	r3, #2
 8009e18:	6033      	strmi	r3, [r6, #0]
 8009e1a:	6825      	ldr	r5, [r4, #0]
 8009e1c:	f015 0506 	ands.w	r5, r5, #6
 8009e20:	d106      	bne.n	8009e30 <_printf_common+0x48>
 8009e22:	f104 0a19 	add.w	sl, r4, #25
 8009e26:	68e3      	ldr	r3, [r4, #12]
 8009e28:	6832      	ldr	r2, [r6, #0]
 8009e2a:	1a9b      	subs	r3, r3, r2
 8009e2c:	42ab      	cmp	r3, r5
 8009e2e:	dc26      	bgt.n	8009e7e <_printf_common+0x96>
 8009e30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e34:	6822      	ldr	r2, [r4, #0]
 8009e36:	3b00      	subs	r3, #0
 8009e38:	bf18      	it	ne
 8009e3a:	2301      	movne	r3, #1
 8009e3c:	0692      	lsls	r2, r2, #26
 8009e3e:	d42b      	bmi.n	8009e98 <_printf_common+0xb0>
 8009e40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e44:	4641      	mov	r1, r8
 8009e46:	4638      	mov	r0, r7
 8009e48:	47c8      	blx	r9
 8009e4a:	3001      	adds	r0, #1
 8009e4c:	d01e      	beq.n	8009e8c <_printf_common+0xa4>
 8009e4e:	6823      	ldr	r3, [r4, #0]
 8009e50:	6922      	ldr	r2, [r4, #16]
 8009e52:	f003 0306 	and.w	r3, r3, #6
 8009e56:	2b04      	cmp	r3, #4
 8009e58:	bf02      	ittt	eq
 8009e5a:	68e5      	ldreq	r5, [r4, #12]
 8009e5c:	6833      	ldreq	r3, [r6, #0]
 8009e5e:	1aed      	subeq	r5, r5, r3
 8009e60:	68a3      	ldr	r3, [r4, #8]
 8009e62:	bf0c      	ite	eq
 8009e64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e68:	2500      	movne	r5, #0
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	bfc4      	itt	gt
 8009e6e:	1a9b      	subgt	r3, r3, r2
 8009e70:	18ed      	addgt	r5, r5, r3
 8009e72:	2600      	movs	r6, #0
 8009e74:	341a      	adds	r4, #26
 8009e76:	42b5      	cmp	r5, r6
 8009e78:	d11a      	bne.n	8009eb0 <_printf_common+0xc8>
 8009e7a:	2000      	movs	r0, #0
 8009e7c:	e008      	b.n	8009e90 <_printf_common+0xa8>
 8009e7e:	2301      	movs	r3, #1
 8009e80:	4652      	mov	r2, sl
 8009e82:	4641      	mov	r1, r8
 8009e84:	4638      	mov	r0, r7
 8009e86:	47c8      	blx	r9
 8009e88:	3001      	adds	r0, #1
 8009e8a:	d103      	bne.n	8009e94 <_printf_common+0xac>
 8009e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e94:	3501      	adds	r5, #1
 8009e96:	e7c6      	b.n	8009e26 <_printf_common+0x3e>
 8009e98:	18e1      	adds	r1, r4, r3
 8009e9a:	1c5a      	adds	r2, r3, #1
 8009e9c:	2030      	movs	r0, #48	@ 0x30
 8009e9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ea2:	4422      	add	r2, r4
 8009ea4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ea8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009eac:	3302      	adds	r3, #2
 8009eae:	e7c7      	b.n	8009e40 <_printf_common+0x58>
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	4622      	mov	r2, r4
 8009eb4:	4641      	mov	r1, r8
 8009eb6:	4638      	mov	r0, r7
 8009eb8:	47c8      	blx	r9
 8009eba:	3001      	adds	r0, #1
 8009ebc:	d0e6      	beq.n	8009e8c <_printf_common+0xa4>
 8009ebe:	3601      	adds	r6, #1
 8009ec0:	e7d9      	b.n	8009e76 <_printf_common+0x8e>
	...

08009ec4 <_printf_i>:
 8009ec4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec8:	7e0f      	ldrb	r7, [r1, #24]
 8009eca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ecc:	2f78      	cmp	r7, #120	@ 0x78
 8009ece:	4691      	mov	r9, r2
 8009ed0:	4680      	mov	r8, r0
 8009ed2:	460c      	mov	r4, r1
 8009ed4:	469a      	mov	sl, r3
 8009ed6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009eda:	d807      	bhi.n	8009eec <_printf_i+0x28>
 8009edc:	2f62      	cmp	r7, #98	@ 0x62
 8009ede:	d80a      	bhi.n	8009ef6 <_printf_i+0x32>
 8009ee0:	2f00      	cmp	r7, #0
 8009ee2:	f000 80d1 	beq.w	800a088 <_printf_i+0x1c4>
 8009ee6:	2f58      	cmp	r7, #88	@ 0x58
 8009ee8:	f000 80b8 	beq.w	800a05c <_printf_i+0x198>
 8009eec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ef0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009ef4:	e03a      	b.n	8009f6c <_printf_i+0xa8>
 8009ef6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009efa:	2b15      	cmp	r3, #21
 8009efc:	d8f6      	bhi.n	8009eec <_printf_i+0x28>
 8009efe:	a101      	add	r1, pc, #4	@ (adr r1, 8009f04 <_printf_i+0x40>)
 8009f00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f04:	08009f5d 	.word	0x08009f5d
 8009f08:	08009f71 	.word	0x08009f71
 8009f0c:	08009eed 	.word	0x08009eed
 8009f10:	08009eed 	.word	0x08009eed
 8009f14:	08009eed 	.word	0x08009eed
 8009f18:	08009eed 	.word	0x08009eed
 8009f1c:	08009f71 	.word	0x08009f71
 8009f20:	08009eed 	.word	0x08009eed
 8009f24:	08009eed 	.word	0x08009eed
 8009f28:	08009eed 	.word	0x08009eed
 8009f2c:	08009eed 	.word	0x08009eed
 8009f30:	0800a06f 	.word	0x0800a06f
 8009f34:	08009f9b 	.word	0x08009f9b
 8009f38:	0800a029 	.word	0x0800a029
 8009f3c:	08009eed 	.word	0x08009eed
 8009f40:	08009eed 	.word	0x08009eed
 8009f44:	0800a091 	.word	0x0800a091
 8009f48:	08009eed 	.word	0x08009eed
 8009f4c:	08009f9b 	.word	0x08009f9b
 8009f50:	08009eed 	.word	0x08009eed
 8009f54:	08009eed 	.word	0x08009eed
 8009f58:	0800a031 	.word	0x0800a031
 8009f5c:	6833      	ldr	r3, [r6, #0]
 8009f5e:	1d1a      	adds	r2, r3, #4
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	6032      	str	r2, [r6, #0]
 8009f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	e09c      	b.n	800a0aa <_printf_i+0x1e6>
 8009f70:	6833      	ldr	r3, [r6, #0]
 8009f72:	6820      	ldr	r0, [r4, #0]
 8009f74:	1d19      	adds	r1, r3, #4
 8009f76:	6031      	str	r1, [r6, #0]
 8009f78:	0606      	lsls	r6, r0, #24
 8009f7a:	d501      	bpl.n	8009f80 <_printf_i+0xbc>
 8009f7c:	681d      	ldr	r5, [r3, #0]
 8009f7e:	e003      	b.n	8009f88 <_printf_i+0xc4>
 8009f80:	0645      	lsls	r5, r0, #25
 8009f82:	d5fb      	bpl.n	8009f7c <_printf_i+0xb8>
 8009f84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f88:	2d00      	cmp	r5, #0
 8009f8a:	da03      	bge.n	8009f94 <_printf_i+0xd0>
 8009f8c:	232d      	movs	r3, #45	@ 0x2d
 8009f8e:	426d      	negs	r5, r5
 8009f90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f94:	4858      	ldr	r0, [pc, #352]	@ (800a0f8 <_printf_i+0x234>)
 8009f96:	230a      	movs	r3, #10
 8009f98:	e011      	b.n	8009fbe <_printf_i+0xfa>
 8009f9a:	6821      	ldr	r1, [r4, #0]
 8009f9c:	6833      	ldr	r3, [r6, #0]
 8009f9e:	0608      	lsls	r0, r1, #24
 8009fa0:	f853 5b04 	ldr.w	r5, [r3], #4
 8009fa4:	d402      	bmi.n	8009fac <_printf_i+0xe8>
 8009fa6:	0649      	lsls	r1, r1, #25
 8009fa8:	bf48      	it	mi
 8009faa:	b2ad      	uxthmi	r5, r5
 8009fac:	2f6f      	cmp	r7, #111	@ 0x6f
 8009fae:	4852      	ldr	r0, [pc, #328]	@ (800a0f8 <_printf_i+0x234>)
 8009fb0:	6033      	str	r3, [r6, #0]
 8009fb2:	bf14      	ite	ne
 8009fb4:	230a      	movne	r3, #10
 8009fb6:	2308      	moveq	r3, #8
 8009fb8:	2100      	movs	r1, #0
 8009fba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009fbe:	6866      	ldr	r6, [r4, #4]
 8009fc0:	60a6      	str	r6, [r4, #8]
 8009fc2:	2e00      	cmp	r6, #0
 8009fc4:	db05      	blt.n	8009fd2 <_printf_i+0x10e>
 8009fc6:	6821      	ldr	r1, [r4, #0]
 8009fc8:	432e      	orrs	r6, r5
 8009fca:	f021 0104 	bic.w	r1, r1, #4
 8009fce:	6021      	str	r1, [r4, #0]
 8009fd0:	d04b      	beq.n	800a06a <_printf_i+0x1a6>
 8009fd2:	4616      	mov	r6, r2
 8009fd4:	fbb5 f1f3 	udiv	r1, r5, r3
 8009fd8:	fb03 5711 	mls	r7, r3, r1, r5
 8009fdc:	5dc7      	ldrb	r7, [r0, r7]
 8009fde:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009fe2:	462f      	mov	r7, r5
 8009fe4:	42bb      	cmp	r3, r7
 8009fe6:	460d      	mov	r5, r1
 8009fe8:	d9f4      	bls.n	8009fd4 <_printf_i+0x110>
 8009fea:	2b08      	cmp	r3, #8
 8009fec:	d10b      	bne.n	800a006 <_printf_i+0x142>
 8009fee:	6823      	ldr	r3, [r4, #0]
 8009ff0:	07df      	lsls	r7, r3, #31
 8009ff2:	d508      	bpl.n	800a006 <_printf_i+0x142>
 8009ff4:	6923      	ldr	r3, [r4, #16]
 8009ff6:	6861      	ldr	r1, [r4, #4]
 8009ff8:	4299      	cmp	r1, r3
 8009ffa:	bfde      	ittt	le
 8009ffc:	2330      	movle	r3, #48	@ 0x30
 8009ffe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a002:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a006:	1b92      	subs	r2, r2, r6
 800a008:	6122      	str	r2, [r4, #16]
 800a00a:	f8cd a000 	str.w	sl, [sp]
 800a00e:	464b      	mov	r3, r9
 800a010:	aa03      	add	r2, sp, #12
 800a012:	4621      	mov	r1, r4
 800a014:	4640      	mov	r0, r8
 800a016:	f7ff fee7 	bl	8009de8 <_printf_common>
 800a01a:	3001      	adds	r0, #1
 800a01c:	d14a      	bne.n	800a0b4 <_printf_i+0x1f0>
 800a01e:	f04f 30ff 	mov.w	r0, #4294967295
 800a022:	b004      	add	sp, #16
 800a024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a028:	6823      	ldr	r3, [r4, #0]
 800a02a:	f043 0320 	orr.w	r3, r3, #32
 800a02e:	6023      	str	r3, [r4, #0]
 800a030:	4832      	ldr	r0, [pc, #200]	@ (800a0fc <_printf_i+0x238>)
 800a032:	2778      	movs	r7, #120	@ 0x78
 800a034:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a038:	6823      	ldr	r3, [r4, #0]
 800a03a:	6831      	ldr	r1, [r6, #0]
 800a03c:	061f      	lsls	r7, r3, #24
 800a03e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a042:	d402      	bmi.n	800a04a <_printf_i+0x186>
 800a044:	065f      	lsls	r7, r3, #25
 800a046:	bf48      	it	mi
 800a048:	b2ad      	uxthmi	r5, r5
 800a04a:	6031      	str	r1, [r6, #0]
 800a04c:	07d9      	lsls	r1, r3, #31
 800a04e:	bf44      	itt	mi
 800a050:	f043 0320 	orrmi.w	r3, r3, #32
 800a054:	6023      	strmi	r3, [r4, #0]
 800a056:	b11d      	cbz	r5, 800a060 <_printf_i+0x19c>
 800a058:	2310      	movs	r3, #16
 800a05a:	e7ad      	b.n	8009fb8 <_printf_i+0xf4>
 800a05c:	4826      	ldr	r0, [pc, #152]	@ (800a0f8 <_printf_i+0x234>)
 800a05e:	e7e9      	b.n	800a034 <_printf_i+0x170>
 800a060:	6823      	ldr	r3, [r4, #0]
 800a062:	f023 0320 	bic.w	r3, r3, #32
 800a066:	6023      	str	r3, [r4, #0]
 800a068:	e7f6      	b.n	800a058 <_printf_i+0x194>
 800a06a:	4616      	mov	r6, r2
 800a06c:	e7bd      	b.n	8009fea <_printf_i+0x126>
 800a06e:	6833      	ldr	r3, [r6, #0]
 800a070:	6825      	ldr	r5, [r4, #0]
 800a072:	6961      	ldr	r1, [r4, #20]
 800a074:	1d18      	adds	r0, r3, #4
 800a076:	6030      	str	r0, [r6, #0]
 800a078:	062e      	lsls	r6, r5, #24
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	d501      	bpl.n	800a082 <_printf_i+0x1be>
 800a07e:	6019      	str	r1, [r3, #0]
 800a080:	e002      	b.n	800a088 <_printf_i+0x1c4>
 800a082:	0668      	lsls	r0, r5, #25
 800a084:	d5fb      	bpl.n	800a07e <_printf_i+0x1ba>
 800a086:	8019      	strh	r1, [r3, #0]
 800a088:	2300      	movs	r3, #0
 800a08a:	6123      	str	r3, [r4, #16]
 800a08c:	4616      	mov	r6, r2
 800a08e:	e7bc      	b.n	800a00a <_printf_i+0x146>
 800a090:	6833      	ldr	r3, [r6, #0]
 800a092:	1d1a      	adds	r2, r3, #4
 800a094:	6032      	str	r2, [r6, #0]
 800a096:	681e      	ldr	r6, [r3, #0]
 800a098:	6862      	ldr	r2, [r4, #4]
 800a09a:	2100      	movs	r1, #0
 800a09c:	4630      	mov	r0, r6
 800a09e:	f7f6 f8af 	bl	8000200 <memchr>
 800a0a2:	b108      	cbz	r0, 800a0a8 <_printf_i+0x1e4>
 800a0a4:	1b80      	subs	r0, r0, r6
 800a0a6:	6060      	str	r0, [r4, #4]
 800a0a8:	6863      	ldr	r3, [r4, #4]
 800a0aa:	6123      	str	r3, [r4, #16]
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0b2:	e7aa      	b.n	800a00a <_printf_i+0x146>
 800a0b4:	6923      	ldr	r3, [r4, #16]
 800a0b6:	4632      	mov	r2, r6
 800a0b8:	4649      	mov	r1, r9
 800a0ba:	4640      	mov	r0, r8
 800a0bc:	47d0      	blx	sl
 800a0be:	3001      	adds	r0, #1
 800a0c0:	d0ad      	beq.n	800a01e <_printf_i+0x15a>
 800a0c2:	6823      	ldr	r3, [r4, #0]
 800a0c4:	079b      	lsls	r3, r3, #30
 800a0c6:	d413      	bmi.n	800a0f0 <_printf_i+0x22c>
 800a0c8:	68e0      	ldr	r0, [r4, #12]
 800a0ca:	9b03      	ldr	r3, [sp, #12]
 800a0cc:	4298      	cmp	r0, r3
 800a0ce:	bfb8      	it	lt
 800a0d0:	4618      	movlt	r0, r3
 800a0d2:	e7a6      	b.n	800a022 <_printf_i+0x15e>
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	4632      	mov	r2, r6
 800a0d8:	4649      	mov	r1, r9
 800a0da:	4640      	mov	r0, r8
 800a0dc:	47d0      	blx	sl
 800a0de:	3001      	adds	r0, #1
 800a0e0:	d09d      	beq.n	800a01e <_printf_i+0x15a>
 800a0e2:	3501      	adds	r5, #1
 800a0e4:	68e3      	ldr	r3, [r4, #12]
 800a0e6:	9903      	ldr	r1, [sp, #12]
 800a0e8:	1a5b      	subs	r3, r3, r1
 800a0ea:	42ab      	cmp	r3, r5
 800a0ec:	dcf2      	bgt.n	800a0d4 <_printf_i+0x210>
 800a0ee:	e7eb      	b.n	800a0c8 <_printf_i+0x204>
 800a0f0:	2500      	movs	r5, #0
 800a0f2:	f104 0619 	add.w	r6, r4, #25
 800a0f6:	e7f5      	b.n	800a0e4 <_printf_i+0x220>
 800a0f8:	0800abec 	.word	0x0800abec
 800a0fc:	0800abfd 	.word	0x0800abfd

0800a100 <__sflush_r>:
 800a100:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a108:	0716      	lsls	r6, r2, #28
 800a10a:	4605      	mov	r5, r0
 800a10c:	460c      	mov	r4, r1
 800a10e:	d454      	bmi.n	800a1ba <__sflush_r+0xba>
 800a110:	684b      	ldr	r3, [r1, #4]
 800a112:	2b00      	cmp	r3, #0
 800a114:	dc02      	bgt.n	800a11c <__sflush_r+0x1c>
 800a116:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a118:	2b00      	cmp	r3, #0
 800a11a:	dd48      	ble.n	800a1ae <__sflush_r+0xae>
 800a11c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a11e:	2e00      	cmp	r6, #0
 800a120:	d045      	beq.n	800a1ae <__sflush_r+0xae>
 800a122:	2300      	movs	r3, #0
 800a124:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a128:	682f      	ldr	r7, [r5, #0]
 800a12a:	6a21      	ldr	r1, [r4, #32]
 800a12c:	602b      	str	r3, [r5, #0]
 800a12e:	d030      	beq.n	800a192 <__sflush_r+0x92>
 800a130:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a132:	89a3      	ldrh	r3, [r4, #12]
 800a134:	0759      	lsls	r1, r3, #29
 800a136:	d505      	bpl.n	800a144 <__sflush_r+0x44>
 800a138:	6863      	ldr	r3, [r4, #4]
 800a13a:	1ad2      	subs	r2, r2, r3
 800a13c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a13e:	b10b      	cbz	r3, 800a144 <__sflush_r+0x44>
 800a140:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a142:	1ad2      	subs	r2, r2, r3
 800a144:	2300      	movs	r3, #0
 800a146:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a148:	6a21      	ldr	r1, [r4, #32]
 800a14a:	4628      	mov	r0, r5
 800a14c:	47b0      	blx	r6
 800a14e:	1c43      	adds	r3, r0, #1
 800a150:	89a3      	ldrh	r3, [r4, #12]
 800a152:	d106      	bne.n	800a162 <__sflush_r+0x62>
 800a154:	6829      	ldr	r1, [r5, #0]
 800a156:	291d      	cmp	r1, #29
 800a158:	d82b      	bhi.n	800a1b2 <__sflush_r+0xb2>
 800a15a:	4a2a      	ldr	r2, [pc, #168]	@ (800a204 <__sflush_r+0x104>)
 800a15c:	40ca      	lsrs	r2, r1
 800a15e:	07d6      	lsls	r6, r2, #31
 800a160:	d527      	bpl.n	800a1b2 <__sflush_r+0xb2>
 800a162:	2200      	movs	r2, #0
 800a164:	6062      	str	r2, [r4, #4]
 800a166:	04d9      	lsls	r1, r3, #19
 800a168:	6922      	ldr	r2, [r4, #16]
 800a16a:	6022      	str	r2, [r4, #0]
 800a16c:	d504      	bpl.n	800a178 <__sflush_r+0x78>
 800a16e:	1c42      	adds	r2, r0, #1
 800a170:	d101      	bne.n	800a176 <__sflush_r+0x76>
 800a172:	682b      	ldr	r3, [r5, #0]
 800a174:	b903      	cbnz	r3, 800a178 <__sflush_r+0x78>
 800a176:	6560      	str	r0, [r4, #84]	@ 0x54
 800a178:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a17a:	602f      	str	r7, [r5, #0]
 800a17c:	b1b9      	cbz	r1, 800a1ae <__sflush_r+0xae>
 800a17e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a182:	4299      	cmp	r1, r3
 800a184:	d002      	beq.n	800a18c <__sflush_r+0x8c>
 800a186:	4628      	mov	r0, r5
 800a188:	f7ff fbd6 	bl	8009938 <_free_r>
 800a18c:	2300      	movs	r3, #0
 800a18e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a190:	e00d      	b.n	800a1ae <__sflush_r+0xae>
 800a192:	2301      	movs	r3, #1
 800a194:	4628      	mov	r0, r5
 800a196:	47b0      	blx	r6
 800a198:	4602      	mov	r2, r0
 800a19a:	1c50      	adds	r0, r2, #1
 800a19c:	d1c9      	bne.n	800a132 <__sflush_r+0x32>
 800a19e:	682b      	ldr	r3, [r5, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d0c6      	beq.n	800a132 <__sflush_r+0x32>
 800a1a4:	2b1d      	cmp	r3, #29
 800a1a6:	d001      	beq.n	800a1ac <__sflush_r+0xac>
 800a1a8:	2b16      	cmp	r3, #22
 800a1aa:	d11e      	bne.n	800a1ea <__sflush_r+0xea>
 800a1ac:	602f      	str	r7, [r5, #0]
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	e022      	b.n	800a1f8 <__sflush_r+0xf8>
 800a1b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1b6:	b21b      	sxth	r3, r3
 800a1b8:	e01b      	b.n	800a1f2 <__sflush_r+0xf2>
 800a1ba:	690f      	ldr	r7, [r1, #16]
 800a1bc:	2f00      	cmp	r7, #0
 800a1be:	d0f6      	beq.n	800a1ae <__sflush_r+0xae>
 800a1c0:	0793      	lsls	r3, r2, #30
 800a1c2:	680e      	ldr	r6, [r1, #0]
 800a1c4:	bf08      	it	eq
 800a1c6:	694b      	ldreq	r3, [r1, #20]
 800a1c8:	600f      	str	r7, [r1, #0]
 800a1ca:	bf18      	it	ne
 800a1cc:	2300      	movne	r3, #0
 800a1ce:	eba6 0807 	sub.w	r8, r6, r7
 800a1d2:	608b      	str	r3, [r1, #8]
 800a1d4:	f1b8 0f00 	cmp.w	r8, #0
 800a1d8:	dde9      	ble.n	800a1ae <__sflush_r+0xae>
 800a1da:	6a21      	ldr	r1, [r4, #32]
 800a1dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a1de:	4643      	mov	r3, r8
 800a1e0:	463a      	mov	r2, r7
 800a1e2:	4628      	mov	r0, r5
 800a1e4:	47b0      	blx	r6
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	dc08      	bgt.n	800a1fc <__sflush_r+0xfc>
 800a1ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1f2:	81a3      	strh	r3, [r4, #12]
 800a1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1fc:	4407      	add	r7, r0
 800a1fe:	eba8 0800 	sub.w	r8, r8, r0
 800a202:	e7e7      	b.n	800a1d4 <__sflush_r+0xd4>
 800a204:	20400001 	.word	0x20400001

0800a208 <_fflush_r>:
 800a208:	b538      	push	{r3, r4, r5, lr}
 800a20a:	690b      	ldr	r3, [r1, #16]
 800a20c:	4605      	mov	r5, r0
 800a20e:	460c      	mov	r4, r1
 800a210:	b913      	cbnz	r3, 800a218 <_fflush_r+0x10>
 800a212:	2500      	movs	r5, #0
 800a214:	4628      	mov	r0, r5
 800a216:	bd38      	pop	{r3, r4, r5, pc}
 800a218:	b118      	cbz	r0, 800a222 <_fflush_r+0x1a>
 800a21a:	6a03      	ldr	r3, [r0, #32]
 800a21c:	b90b      	cbnz	r3, 800a222 <_fflush_r+0x1a>
 800a21e:	f7ff f9d5 	bl	80095cc <__sinit>
 800a222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d0f3      	beq.n	800a212 <_fflush_r+0xa>
 800a22a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a22c:	07d0      	lsls	r0, r2, #31
 800a22e:	d404      	bmi.n	800a23a <_fflush_r+0x32>
 800a230:	0599      	lsls	r1, r3, #22
 800a232:	d402      	bmi.n	800a23a <_fflush_r+0x32>
 800a234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a236:	f7ff fb50 	bl	80098da <__retarget_lock_acquire_recursive>
 800a23a:	4628      	mov	r0, r5
 800a23c:	4621      	mov	r1, r4
 800a23e:	f7ff ff5f 	bl	800a100 <__sflush_r>
 800a242:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a244:	07da      	lsls	r2, r3, #31
 800a246:	4605      	mov	r5, r0
 800a248:	d4e4      	bmi.n	800a214 <_fflush_r+0xc>
 800a24a:	89a3      	ldrh	r3, [r4, #12]
 800a24c:	059b      	lsls	r3, r3, #22
 800a24e:	d4e1      	bmi.n	800a214 <_fflush_r+0xc>
 800a250:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a252:	f7ff fb43 	bl	80098dc <__retarget_lock_release_recursive>
 800a256:	e7dd      	b.n	800a214 <_fflush_r+0xc>

0800a258 <fiprintf>:
 800a258:	b40e      	push	{r1, r2, r3}
 800a25a:	b503      	push	{r0, r1, lr}
 800a25c:	4601      	mov	r1, r0
 800a25e:	ab03      	add	r3, sp, #12
 800a260:	4805      	ldr	r0, [pc, #20]	@ (800a278 <fiprintf+0x20>)
 800a262:	f853 2b04 	ldr.w	r2, [r3], #4
 800a266:	6800      	ldr	r0, [r0, #0]
 800a268:	9301      	str	r3, [sp, #4]
 800a26a:	f000 f88f 	bl	800a38c <_vfiprintf_r>
 800a26e:	b002      	add	sp, #8
 800a270:	f85d eb04 	ldr.w	lr, [sp], #4
 800a274:	b003      	add	sp, #12
 800a276:	4770      	bx	lr
 800a278:	20000028 	.word	0x20000028

0800a27c <memmove>:
 800a27c:	4288      	cmp	r0, r1
 800a27e:	b510      	push	{r4, lr}
 800a280:	eb01 0402 	add.w	r4, r1, r2
 800a284:	d902      	bls.n	800a28c <memmove+0x10>
 800a286:	4284      	cmp	r4, r0
 800a288:	4623      	mov	r3, r4
 800a28a:	d807      	bhi.n	800a29c <memmove+0x20>
 800a28c:	1e43      	subs	r3, r0, #1
 800a28e:	42a1      	cmp	r1, r4
 800a290:	d008      	beq.n	800a2a4 <memmove+0x28>
 800a292:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a296:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a29a:	e7f8      	b.n	800a28e <memmove+0x12>
 800a29c:	4402      	add	r2, r0
 800a29e:	4601      	mov	r1, r0
 800a2a0:	428a      	cmp	r2, r1
 800a2a2:	d100      	bne.n	800a2a6 <memmove+0x2a>
 800a2a4:	bd10      	pop	{r4, pc}
 800a2a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a2aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a2ae:	e7f7      	b.n	800a2a0 <memmove+0x24>

0800a2b0 <_sbrk_r>:
 800a2b0:	b538      	push	{r3, r4, r5, lr}
 800a2b2:	4d06      	ldr	r5, [pc, #24]	@ (800a2cc <_sbrk_r+0x1c>)
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	4604      	mov	r4, r0
 800a2b8:	4608      	mov	r0, r1
 800a2ba:	602b      	str	r3, [r5, #0]
 800a2bc:	f7f9 f9e2 	bl	8003684 <_sbrk>
 800a2c0:	1c43      	adds	r3, r0, #1
 800a2c2:	d102      	bne.n	800a2ca <_sbrk_r+0x1a>
 800a2c4:	682b      	ldr	r3, [r5, #0]
 800a2c6:	b103      	cbz	r3, 800a2ca <_sbrk_r+0x1a>
 800a2c8:	6023      	str	r3, [r4, #0]
 800a2ca:	bd38      	pop	{r3, r4, r5, pc}
 800a2cc:	2000cd7c 	.word	0x2000cd7c

0800a2d0 <abort>:
 800a2d0:	b508      	push	{r3, lr}
 800a2d2:	2006      	movs	r0, #6
 800a2d4:	f000 fa2e 	bl	800a734 <raise>
 800a2d8:	2001      	movs	r0, #1
 800a2da:	f7f9 f95b 	bl	8003594 <_exit>

0800a2de <_realloc_r>:
 800a2de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2e2:	4607      	mov	r7, r0
 800a2e4:	4614      	mov	r4, r2
 800a2e6:	460d      	mov	r5, r1
 800a2e8:	b921      	cbnz	r1, 800a2f4 <_realloc_r+0x16>
 800a2ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ee:	4611      	mov	r1, r2
 800a2f0:	f7ff bb96 	b.w	8009a20 <_malloc_r>
 800a2f4:	b92a      	cbnz	r2, 800a302 <_realloc_r+0x24>
 800a2f6:	f7ff fb1f 	bl	8009938 <_free_r>
 800a2fa:	4625      	mov	r5, r4
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a302:	f000 fa33 	bl	800a76c <_malloc_usable_size_r>
 800a306:	4284      	cmp	r4, r0
 800a308:	4606      	mov	r6, r0
 800a30a:	d802      	bhi.n	800a312 <_realloc_r+0x34>
 800a30c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a310:	d8f4      	bhi.n	800a2fc <_realloc_r+0x1e>
 800a312:	4621      	mov	r1, r4
 800a314:	4638      	mov	r0, r7
 800a316:	f7ff fb83 	bl	8009a20 <_malloc_r>
 800a31a:	4680      	mov	r8, r0
 800a31c:	b908      	cbnz	r0, 800a322 <_realloc_r+0x44>
 800a31e:	4645      	mov	r5, r8
 800a320:	e7ec      	b.n	800a2fc <_realloc_r+0x1e>
 800a322:	42b4      	cmp	r4, r6
 800a324:	4622      	mov	r2, r4
 800a326:	4629      	mov	r1, r5
 800a328:	bf28      	it	cs
 800a32a:	4632      	movcs	r2, r6
 800a32c:	f7ff fad7 	bl	80098de <memcpy>
 800a330:	4629      	mov	r1, r5
 800a332:	4638      	mov	r0, r7
 800a334:	f7ff fb00 	bl	8009938 <_free_r>
 800a338:	e7f1      	b.n	800a31e <_realloc_r+0x40>

0800a33a <__sfputc_r>:
 800a33a:	6893      	ldr	r3, [r2, #8]
 800a33c:	3b01      	subs	r3, #1
 800a33e:	2b00      	cmp	r3, #0
 800a340:	b410      	push	{r4}
 800a342:	6093      	str	r3, [r2, #8]
 800a344:	da08      	bge.n	800a358 <__sfputc_r+0x1e>
 800a346:	6994      	ldr	r4, [r2, #24]
 800a348:	42a3      	cmp	r3, r4
 800a34a:	db01      	blt.n	800a350 <__sfputc_r+0x16>
 800a34c:	290a      	cmp	r1, #10
 800a34e:	d103      	bne.n	800a358 <__sfputc_r+0x1e>
 800a350:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a354:	f000 b932 	b.w	800a5bc <__swbuf_r>
 800a358:	6813      	ldr	r3, [r2, #0]
 800a35a:	1c58      	adds	r0, r3, #1
 800a35c:	6010      	str	r0, [r2, #0]
 800a35e:	7019      	strb	r1, [r3, #0]
 800a360:	4608      	mov	r0, r1
 800a362:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <__sfputs_r>:
 800a368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36a:	4606      	mov	r6, r0
 800a36c:	460f      	mov	r7, r1
 800a36e:	4614      	mov	r4, r2
 800a370:	18d5      	adds	r5, r2, r3
 800a372:	42ac      	cmp	r4, r5
 800a374:	d101      	bne.n	800a37a <__sfputs_r+0x12>
 800a376:	2000      	movs	r0, #0
 800a378:	e007      	b.n	800a38a <__sfputs_r+0x22>
 800a37a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a37e:	463a      	mov	r2, r7
 800a380:	4630      	mov	r0, r6
 800a382:	f7ff ffda 	bl	800a33a <__sfputc_r>
 800a386:	1c43      	adds	r3, r0, #1
 800a388:	d1f3      	bne.n	800a372 <__sfputs_r+0xa>
 800a38a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a38c <_vfiprintf_r>:
 800a38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a390:	460d      	mov	r5, r1
 800a392:	b09d      	sub	sp, #116	@ 0x74
 800a394:	4614      	mov	r4, r2
 800a396:	4698      	mov	r8, r3
 800a398:	4606      	mov	r6, r0
 800a39a:	b118      	cbz	r0, 800a3a4 <_vfiprintf_r+0x18>
 800a39c:	6a03      	ldr	r3, [r0, #32]
 800a39e:	b90b      	cbnz	r3, 800a3a4 <_vfiprintf_r+0x18>
 800a3a0:	f7ff f914 	bl	80095cc <__sinit>
 800a3a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3a6:	07d9      	lsls	r1, r3, #31
 800a3a8:	d405      	bmi.n	800a3b6 <_vfiprintf_r+0x2a>
 800a3aa:	89ab      	ldrh	r3, [r5, #12]
 800a3ac:	059a      	lsls	r2, r3, #22
 800a3ae:	d402      	bmi.n	800a3b6 <_vfiprintf_r+0x2a>
 800a3b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3b2:	f7ff fa92 	bl	80098da <__retarget_lock_acquire_recursive>
 800a3b6:	89ab      	ldrh	r3, [r5, #12]
 800a3b8:	071b      	lsls	r3, r3, #28
 800a3ba:	d501      	bpl.n	800a3c0 <_vfiprintf_r+0x34>
 800a3bc:	692b      	ldr	r3, [r5, #16]
 800a3be:	b99b      	cbnz	r3, 800a3e8 <_vfiprintf_r+0x5c>
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	4630      	mov	r0, r6
 800a3c4:	f000 f938 	bl	800a638 <__swsetup_r>
 800a3c8:	b170      	cbz	r0, 800a3e8 <_vfiprintf_r+0x5c>
 800a3ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3cc:	07dc      	lsls	r4, r3, #31
 800a3ce:	d504      	bpl.n	800a3da <_vfiprintf_r+0x4e>
 800a3d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d4:	b01d      	add	sp, #116	@ 0x74
 800a3d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3da:	89ab      	ldrh	r3, [r5, #12]
 800a3dc:	0598      	lsls	r0, r3, #22
 800a3de:	d4f7      	bmi.n	800a3d0 <_vfiprintf_r+0x44>
 800a3e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3e2:	f7ff fa7b 	bl	80098dc <__retarget_lock_release_recursive>
 800a3e6:	e7f3      	b.n	800a3d0 <_vfiprintf_r+0x44>
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3ec:	2320      	movs	r3, #32
 800a3ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3f6:	2330      	movs	r3, #48	@ 0x30
 800a3f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a5a8 <_vfiprintf_r+0x21c>
 800a3fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a400:	f04f 0901 	mov.w	r9, #1
 800a404:	4623      	mov	r3, r4
 800a406:	469a      	mov	sl, r3
 800a408:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a40c:	b10a      	cbz	r2, 800a412 <_vfiprintf_r+0x86>
 800a40e:	2a25      	cmp	r2, #37	@ 0x25
 800a410:	d1f9      	bne.n	800a406 <_vfiprintf_r+0x7a>
 800a412:	ebba 0b04 	subs.w	fp, sl, r4
 800a416:	d00b      	beq.n	800a430 <_vfiprintf_r+0xa4>
 800a418:	465b      	mov	r3, fp
 800a41a:	4622      	mov	r2, r4
 800a41c:	4629      	mov	r1, r5
 800a41e:	4630      	mov	r0, r6
 800a420:	f7ff ffa2 	bl	800a368 <__sfputs_r>
 800a424:	3001      	adds	r0, #1
 800a426:	f000 80a7 	beq.w	800a578 <_vfiprintf_r+0x1ec>
 800a42a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a42c:	445a      	add	r2, fp
 800a42e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a430:	f89a 3000 	ldrb.w	r3, [sl]
 800a434:	2b00      	cmp	r3, #0
 800a436:	f000 809f 	beq.w	800a578 <_vfiprintf_r+0x1ec>
 800a43a:	2300      	movs	r3, #0
 800a43c:	f04f 32ff 	mov.w	r2, #4294967295
 800a440:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a444:	f10a 0a01 	add.w	sl, sl, #1
 800a448:	9304      	str	r3, [sp, #16]
 800a44a:	9307      	str	r3, [sp, #28]
 800a44c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a450:	931a      	str	r3, [sp, #104]	@ 0x68
 800a452:	4654      	mov	r4, sl
 800a454:	2205      	movs	r2, #5
 800a456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a45a:	4853      	ldr	r0, [pc, #332]	@ (800a5a8 <_vfiprintf_r+0x21c>)
 800a45c:	f7f5 fed0 	bl	8000200 <memchr>
 800a460:	9a04      	ldr	r2, [sp, #16]
 800a462:	b9d8      	cbnz	r0, 800a49c <_vfiprintf_r+0x110>
 800a464:	06d1      	lsls	r1, r2, #27
 800a466:	bf44      	itt	mi
 800a468:	2320      	movmi	r3, #32
 800a46a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a46e:	0713      	lsls	r3, r2, #28
 800a470:	bf44      	itt	mi
 800a472:	232b      	movmi	r3, #43	@ 0x2b
 800a474:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a478:	f89a 3000 	ldrb.w	r3, [sl]
 800a47c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a47e:	d015      	beq.n	800a4ac <_vfiprintf_r+0x120>
 800a480:	9a07      	ldr	r2, [sp, #28]
 800a482:	4654      	mov	r4, sl
 800a484:	2000      	movs	r0, #0
 800a486:	f04f 0c0a 	mov.w	ip, #10
 800a48a:	4621      	mov	r1, r4
 800a48c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a490:	3b30      	subs	r3, #48	@ 0x30
 800a492:	2b09      	cmp	r3, #9
 800a494:	d94b      	bls.n	800a52e <_vfiprintf_r+0x1a2>
 800a496:	b1b0      	cbz	r0, 800a4c6 <_vfiprintf_r+0x13a>
 800a498:	9207      	str	r2, [sp, #28]
 800a49a:	e014      	b.n	800a4c6 <_vfiprintf_r+0x13a>
 800a49c:	eba0 0308 	sub.w	r3, r0, r8
 800a4a0:	fa09 f303 	lsl.w	r3, r9, r3
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	9304      	str	r3, [sp, #16]
 800a4a8:	46a2      	mov	sl, r4
 800a4aa:	e7d2      	b.n	800a452 <_vfiprintf_r+0xc6>
 800a4ac:	9b03      	ldr	r3, [sp, #12]
 800a4ae:	1d19      	adds	r1, r3, #4
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	9103      	str	r1, [sp, #12]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	bfbb      	ittet	lt
 800a4b8:	425b      	neglt	r3, r3
 800a4ba:	f042 0202 	orrlt.w	r2, r2, #2
 800a4be:	9307      	strge	r3, [sp, #28]
 800a4c0:	9307      	strlt	r3, [sp, #28]
 800a4c2:	bfb8      	it	lt
 800a4c4:	9204      	strlt	r2, [sp, #16]
 800a4c6:	7823      	ldrb	r3, [r4, #0]
 800a4c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4ca:	d10a      	bne.n	800a4e2 <_vfiprintf_r+0x156>
 800a4cc:	7863      	ldrb	r3, [r4, #1]
 800a4ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4d0:	d132      	bne.n	800a538 <_vfiprintf_r+0x1ac>
 800a4d2:	9b03      	ldr	r3, [sp, #12]
 800a4d4:	1d1a      	adds	r2, r3, #4
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	9203      	str	r2, [sp, #12]
 800a4da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a4de:	3402      	adds	r4, #2
 800a4e0:	9305      	str	r3, [sp, #20]
 800a4e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a5b8 <_vfiprintf_r+0x22c>
 800a4e6:	7821      	ldrb	r1, [r4, #0]
 800a4e8:	2203      	movs	r2, #3
 800a4ea:	4650      	mov	r0, sl
 800a4ec:	f7f5 fe88 	bl	8000200 <memchr>
 800a4f0:	b138      	cbz	r0, 800a502 <_vfiprintf_r+0x176>
 800a4f2:	9b04      	ldr	r3, [sp, #16]
 800a4f4:	eba0 000a 	sub.w	r0, r0, sl
 800a4f8:	2240      	movs	r2, #64	@ 0x40
 800a4fa:	4082      	lsls	r2, r0
 800a4fc:	4313      	orrs	r3, r2
 800a4fe:	3401      	adds	r4, #1
 800a500:	9304      	str	r3, [sp, #16]
 800a502:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a506:	4829      	ldr	r0, [pc, #164]	@ (800a5ac <_vfiprintf_r+0x220>)
 800a508:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a50c:	2206      	movs	r2, #6
 800a50e:	f7f5 fe77 	bl	8000200 <memchr>
 800a512:	2800      	cmp	r0, #0
 800a514:	d03f      	beq.n	800a596 <_vfiprintf_r+0x20a>
 800a516:	4b26      	ldr	r3, [pc, #152]	@ (800a5b0 <_vfiprintf_r+0x224>)
 800a518:	bb1b      	cbnz	r3, 800a562 <_vfiprintf_r+0x1d6>
 800a51a:	9b03      	ldr	r3, [sp, #12]
 800a51c:	3307      	adds	r3, #7
 800a51e:	f023 0307 	bic.w	r3, r3, #7
 800a522:	3308      	adds	r3, #8
 800a524:	9303      	str	r3, [sp, #12]
 800a526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a528:	443b      	add	r3, r7
 800a52a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a52c:	e76a      	b.n	800a404 <_vfiprintf_r+0x78>
 800a52e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a532:	460c      	mov	r4, r1
 800a534:	2001      	movs	r0, #1
 800a536:	e7a8      	b.n	800a48a <_vfiprintf_r+0xfe>
 800a538:	2300      	movs	r3, #0
 800a53a:	3401      	adds	r4, #1
 800a53c:	9305      	str	r3, [sp, #20]
 800a53e:	4619      	mov	r1, r3
 800a540:	f04f 0c0a 	mov.w	ip, #10
 800a544:	4620      	mov	r0, r4
 800a546:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a54a:	3a30      	subs	r2, #48	@ 0x30
 800a54c:	2a09      	cmp	r2, #9
 800a54e:	d903      	bls.n	800a558 <_vfiprintf_r+0x1cc>
 800a550:	2b00      	cmp	r3, #0
 800a552:	d0c6      	beq.n	800a4e2 <_vfiprintf_r+0x156>
 800a554:	9105      	str	r1, [sp, #20]
 800a556:	e7c4      	b.n	800a4e2 <_vfiprintf_r+0x156>
 800a558:	fb0c 2101 	mla	r1, ip, r1, r2
 800a55c:	4604      	mov	r4, r0
 800a55e:	2301      	movs	r3, #1
 800a560:	e7f0      	b.n	800a544 <_vfiprintf_r+0x1b8>
 800a562:	ab03      	add	r3, sp, #12
 800a564:	9300      	str	r3, [sp, #0]
 800a566:	462a      	mov	r2, r5
 800a568:	4b12      	ldr	r3, [pc, #72]	@ (800a5b4 <_vfiprintf_r+0x228>)
 800a56a:	a904      	add	r1, sp, #16
 800a56c:	4630      	mov	r0, r6
 800a56e:	f3af 8000 	nop.w
 800a572:	4607      	mov	r7, r0
 800a574:	1c78      	adds	r0, r7, #1
 800a576:	d1d6      	bne.n	800a526 <_vfiprintf_r+0x19a>
 800a578:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a57a:	07d9      	lsls	r1, r3, #31
 800a57c:	d405      	bmi.n	800a58a <_vfiprintf_r+0x1fe>
 800a57e:	89ab      	ldrh	r3, [r5, #12]
 800a580:	059a      	lsls	r2, r3, #22
 800a582:	d402      	bmi.n	800a58a <_vfiprintf_r+0x1fe>
 800a584:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a586:	f7ff f9a9 	bl	80098dc <__retarget_lock_release_recursive>
 800a58a:	89ab      	ldrh	r3, [r5, #12]
 800a58c:	065b      	lsls	r3, r3, #25
 800a58e:	f53f af1f 	bmi.w	800a3d0 <_vfiprintf_r+0x44>
 800a592:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a594:	e71e      	b.n	800a3d4 <_vfiprintf_r+0x48>
 800a596:	ab03      	add	r3, sp, #12
 800a598:	9300      	str	r3, [sp, #0]
 800a59a:	462a      	mov	r2, r5
 800a59c:	4b05      	ldr	r3, [pc, #20]	@ (800a5b4 <_vfiprintf_r+0x228>)
 800a59e:	a904      	add	r1, sp, #16
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	f7ff fc8f 	bl	8009ec4 <_printf_i>
 800a5a6:	e7e4      	b.n	800a572 <_vfiprintf_r+0x1e6>
 800a5a8:	0800abdb 	.word	0x0800abdb
 800a5ac:	0800abe5 	.word	0x0800abe5
 800a5b0:	00000000 	.word	0x00000000
 800a5b4:	0800a369 	.word	0x0800a369
 800a5b8:	0800abe1 	.word	0x0800abe1

0800a5bc <__swbuf_r>:
 800a5bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5be:	460e      	mov	r6, r1
 800a5c0:	4614      	mov	r4, r2
 800a5c2:	4605      	mov	r5, r0
 800a5c4:	b118      	cbz	r0, 800a5ce <__swbuf_r+0x12>
 800a5c6:	6a03      	ldr	r3, [r0, #32]
 800a5c8:	b90b      	cbnz	r3, 800a5ce <__swbuf_r+0x12>
 800a5ca:	f7fe ffff 	bl	80095cc <__sinit>
 800a5ce:	69a3      	ldr	r3, [r4, #24]
 800a5d0:	60a3      	str	r3, [r4, #8]
 800a5d2:	89a3      	ldrh	r3, [r4, #12]
 800a5d4:	071a      	lsls	r2, r3, #28
 800a5d6:	d501      	bpl.n	800a5dc <__swbuf_r+0x20>
 800a5d8:	6923      	ldr	r3, [r4, #16]
 800a5da:	b943      	cbnz	r3, 800a5ee <__swbuf_r+0x32>
 800a5dc:	4621      	mov	r1, r4
 800a5de:	4628      	mov	r0, r5
 800a5e0:	f000 f82a 	bl	800a638 <__swsetup_r>
 800a5e4:	b118      	cbz	r0, 800a5ee <__swbuf_r+0x32>
 800a5e6:	f04f 37ff 	mov.w	r7, #4294967295
 800a5ea:	4638      	mov	r0, r7
 800a5ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5ee:	6823      	ldr	r3, [r4, #0]
 800a5f0:	6922      	ldr	r2, [r4, #16]
 800a5f2:	1a98      	subs	r0, r3, r2
 800a5f4:	6963      	ldr	r3, [r4, #20]
 800a5f6:	b2f6      	uxtb	r6, r6
 800a5f8:	4283      	cmp	r3, r0
 800a5fa:	4637      	mov	r7, r6
 800a5fc:	dc05      	bgt.n	800a60a <__swbuf_r+0x4e>
 800a5fe:	4621      	mov	r1, r4
 800a600:	4628      	mov	r0, r5
 800a602:	f7ff fe01 	bl	800a208 <_fflush_r>
 800a606:	2800      	cmp	r0, #0
 800a608:	d1ed      	bne.n	800a5e6 <__swbuf_r+0x2a>
 800a60a:	68a3      	ldr	r3, [r4, #8]
 800a60c:	3b01      	subs	r3, #1
 800a60e:	60a3      	str	r3, [r4, #8]
 800a610:	6823      	ldr	r3, [r4, #0]
 800a612:	1c5a      	adds	r2, r3, #1
 800a614:	6022      	str	r2, [r4, #0]
 800a616:	701e      	strb	r6, [r3, #0]
 800a618:	6962      	ldr	r2, [r4, #20]
 800a61a:	1c43      	adds	r3, r0, #1
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d004      	beq.n	800a62a <__swbuf_r+0x6e>
 800a620:	89a3      	ldrh	r3, [r4, #12]
 800a622:	07db      	lsls	r3, r3, #31
 800a624:	d5e1      	bpl.n	800a5ea <__swbuf_r+0x2e>
 800a626:	2e0a      	cmp	r6, #10
 800a628:	d1df      	bne.n	800a5ea <__swbuf_r+0x2e>
 800a62a:	4621      	mov	r1, r4
 800a62c:	4628      	mov	r0, r5
 800a62e:	f7ff fdeb 	bl	800a208 <_fflush_r>
 800a632:	2800      	cmp	r0, #0
 800a634:	d0d9      	beq.n	800a5ea <__swbuf_r+0x2e>
 800a636:	e7d6      	b.n	800a5e6 <__swbuf_r+0x2a>

0800a638 <__swsetup_r>:
 800a638:	b538      	push	{r3, r4, r5, lr}
 800a63a:	4b29      	ldr	r3, [pc, #164]	@ (800a6e0 <__swsetup_r+0xa8>)
 800a63c:	4605      	mov	r5, r0
 800a63e:	6818      	ldr	r0, [r3, #0]
 800a640:	460c      	mov	r4, r1
 800a642:	b118      	cbz	r0, 800a64c <__swsetup_r+0x14>
 800a644:	6a03      	ldr	r3, [r0, #32]
 800a646:	b90b      	cbnz	r3, 800a64c <__swsetup_r+0x14>
 800a648:	f7fe ffc0 	bl	80095cc <__sinit>
 800a64c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a650:	0719      	lsls	r1, r3, #28
 800a652:	d422      	bmi.n	800a69a <__swsetup_r+0x62>
 800a654:	06da      	lsls	r2, r3, #27
 800a656:	d407      	bmi.n	800a668 <__swsetup_r+0x30>
 800a658:	2209      	movs	r2, #9
 800a65a:	602a      	str	r2, [r5, #0]
 800a65c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a660:	81a3      	strh	r3, [r4, #12]
 800a662:	f04f 30ff 	mov.w	r0, #4294967295
 800a666:	e033      	b.n	800a6d0 <__swsetup_r+0x98>
 800a668:	0758      	lsls	r0, r3, #29
 800a66a:	d512      	bpl.n	800a692 <__swsetup_r+0x5a>
 800a66c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a66e:	b141      	cbz	r1, 800a682 <__swsetup_r+0x4a>
 800a670:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a674:	4299      	cmp	r1, r3
 800a676:	d002      	beq.n	800a67e <__swsetup_r+0x46>
 800a678:	4628      	mov	r0, r5
 800a67a:	f7ff f95d 	bl	8009938 <_free_r>
 800a67e:	2300      	movs	r3, #0
 800a680:	6363      	str	r3, [r4, #52]	@ 0x34
 800a682:	89a3      	ldrh	r3, [r4, #12]
 800a684:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a688:	81a3      	strh	r3, [r4, #12]
 800a68a:	2300      	movs	r3, #0
 800a68c:	6063      	str	r3, [r4, #4]
 800a68e:	6923      	ldr	r3, [r4, #16]
 800a690:	6023      	str	r3, [r4, #0]
 800a692:	89a3      	ldrh	r3, [r4, #12]
 800a694:	f043 0308 	orr.w	r3, r3, #8
 800a698:	81a3      	strh	r3, [r4, #12]
 800a69a:	6923      	ldr	r3, [r4, #16]
 800a69c:	b94b      	cbnz	r3, 800a6b2 <__swsetup_r+0x7a>
 800a69e:	89a3      	ldrh	r3, [r4, #12]
 800a6a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a6a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6a8:	d003      	beq.n	800a6b2 <__swsetup_r+0x7a>
 800a6aa:	4621      	mov	r1, r4
 800a6ac:	4628      	mov	r0, r5
 800a6ae:	f000 f88b 	bl	800a7c8 <__smakebuf_r>
 800a6b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6b6:	f013 0201 	ands.w	r2, r3, #1
 800a6ba:	d00a      	beq.n	800a6d2 <__swsetup_r+0x9a>
 800a6bc:	2200      	movs	r2, #0
 800a6be:	60a2      	str	r2, [r4, #8]
 800a6c0:	6962      	ldr	r2, [r4, #20]
 800a6c2:	4252      	negs	r2, r2
 800a6c4:	61a2      	str	r2, [r4, #24]
 800a6c6:	6922      	ldr	r2, [r4, #16]
 800a6c8:	b942      	cbnz	r2, 800a6dc <__swsetup_r+0xa4>
 800a6ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a6ce:	d1c5      	bne.n	800a65c <__swsetup_r+0x24>
 800a6d0:	bd38      	pop	{r3, r4, r5, pc}
 800a6d2:	0799      	lsls	r1, r3, #30
 800a6d4:	bf58      	it	pl
 800a6d6:	6962      	ldrpl	r2, [r4, #20]
 800a6d8:	60a2      	str	r2, [r4, #8]
 800a6da:	e7f4      	b.n	800a6c6 <__swsetup_r+0x8e>
 800a6dc:	2000      	movs	r0, #0
 800a6de:	e7f7      	b.n	800a6d0 <__swsetup_r+0x98>
 800a6e0:	20000028 	.word	0x20000028

0800a6e4 <_raise_r>:
 800a6e4:	291f      	cmp	r1, #31
 800a6e6:	b538      	push	{r3, r4, r5, lr}
 800a6e8:	4605      	mov	r5, r0
 800a6ea:	460c      	mov	r4, r1
 800a6ec:	d904      	bls.n	800a6f8 <_raise_r+0x14>
 800a6ee:	2316      	movs	r3, #22
 800a6f0:	6003      	str	r3, [r0, #0]
 800a6f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f6:	bd38      	pop	{r3, r4, r5, pc}
 800a6f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a6fa:	b112      	cbz	r2, 800a702 <_raise_r+0x1e>
 800a6fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a700:	b94b      	cbnz	r3, 800a716 <_raise_r+0x32>
 800a702:	4628      	mov	r0, r5
 800a704:	f000 f830 	bl	800a768 <_getpid_r>
 800a708:	4622      	mov	r2, r4
 800a70a:	4601      	mov	r1, r0
 800a70c:	4628      	mov	r0, r5
 800a70e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a712:	f000 b817 	b.w	800a744 <_kill_r>
 800a716:	2b01      	cmp	r3, #1
 800a718:	d00a      	beq.n	800a730 <_raise_r+0x4c>
 800a71a:	1c59      	adds	r1, r3, #1
 800a71c:	d103      	bne.n	800a726 <_raise_r+0x42>
 800a71e:	2316      	movs	r3, #22
 800a720:	6003      	str	r3, [r0, #0]
 800a722:	2001      	movs	r0, #1
 800a724:	e7e7      	b.n	800a6f6 <_raise_r+0x12>
 800a726:	2100      	movs	r1, #0
 800a728:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a72c:	4620      	mov	r0, r4
 800a72e:	4798      	blx	r3
 800a730:	2000      	movs	r0, #0
 800a732:	e7e0      	b.n	800a6f6 <_raise_r+0x12>

0800a734 <raise>:
 800a734:	4b02      	ldr	r3, [pc, #8]	@ (800a740 <raise+0xc>)
 800a736:	4601      	mov	r1, r0
 800a738:	6818      	ldr	r0, [r3, #0]
 800a73a:	f7ff bfd3 	b.w	800a6e4 <_raise_r>
 800a73e:	bf00      	nop
 800a740:	20000028 	.word	0x20000028

0800a744 <_kill_r>:
 800a744:	b538      	push	{r3, r4, r5, lr}
 800a746:	4d07      	ldr	r5, [pc, #28]	@ (800a764 <_kill_r+0x20>)
 800a748:	2300      	movs	r3, #0
 800a74a:	4604      	mov	r4, r0
 800a74c:	4608      	mov	r0, r1
 800a74e:	4611      	mov	r1, r2
 800a750:	602b      	str	r3, [r5, #0]
 800a752:	f7f8 ff0f 	bl	8003574 <_kill>
 800a756:	1c43      	adds	r3, r0, #1
 800a758:	d102      	bne.n	800a760 <_kill_r+0x1c>
 800a75a:	682b      	ldr	r3, [r5, #0]
 800a75c:	b103      	cbz	r3, 800a760 <_kill_r+0x1c>
 800a75e:	6023      	str	r3, [r4, #0]
 800a760:	bd38      	pop	{r3, r4, r5, pc}
 800a762:	bf00      	nop
 800a764:	2000cd7c 	.word	0x2000cd7c

0800a768 <_getpid_r>:
 800a768:	f7f8 befc 	b.w	8003564 <_getpid>

0800a76c <_malloc_usable_size_r>:
 800a76c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a770:	1f18      	subs	r0, r3, #4
 800a772:	2b00      	cmp	r3, #0
 800a774:	bfbc      	itt	lt
 800a776:	580b      	ldrlt	r3, [r1, r0]
 800a778:	18c0      	addlt	r0, r0, r3
 800a77a:	4770      	bx	lr

0800a77c <__swhatbuf_r>:
 800a77c:	b570      	push	{r4, r5, r6, lr}
 800a77e:	460c      	mov	r4, r1
 800a780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a784:	2900      	cmp	r1, #0
 800a786:	b096      	sub	sp, #88	@ 0x58
 800a788:	4615      	mov	r5, r2
 800a78a:	461e      	mov	r6, r3
 800a78c:	da0d      	bge.n	800a7aa <__swhatbuf_r+0x2e>
 800a78e:	89a3      	ldrh	r3, [r4, #12]
 800a790:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a794:	f04f 0100 	mov.w	r1, #0
 800a798:	bf14      	ite	ne
 800a79a:	2340      	movne	r3, #64	@ 0x40
 800a79c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a7a0:	2000      	movs	r0, #0
 800a7a2:	6031      	str	r1, [r6, #0]
 800a7a4:	602b      	str	r3, [r5, #0]
 800a7a6:	b016      	add	sp, #88	@ 0x58
 800a7a8:	bd70      	pop	{r4, r5, r6, pc}
 800a7aa:	466a      	mov	r2, sp
 800a7ac:	f000 f848 	bl	800a840 <_fstat_r>
 800a7b0:	2800      	cmp	r0, #0
 800a7b2:	dbec      	blt.n	800a78e <__swhatbuf_r+0x12>
 800a7b4:	9901      	ldr	r1, [sp, #4]
 800a7b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a7ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a7be:	4259      	negs	r1, r3
 800a7c0:	4159      	adcs	r1, r3
 800a7c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a7c6:	e7eb      	b.n	800a7a0 <__swhatbuf_r+0x24>

0800a7c8 <__smakebuf_r>:
 800a7c8:	898b      	ldrh	r3, [r1, #12]
 800a7ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7cc:	079d      	lsls	r5, r3, #30
 800a7ce:	4606      	mov	r6, r0
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	d507      	bpl.n	800a7e4 <__smakebuf_r+0x1c>
 800a7d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a7d8:	6023      	str	r3, [r4, #0]
 800a7da:	6123      	str	r3, [r4, #16]
 800a7dc:	2301      	movs	r3, #1
 800a7de:	6163      	str	r3, [r4, #20]
 800a7e0:	b003      	add	sp, #12
 800a7e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7e4:	ab01      	add	r3, sp, #4
 800a7e6:	466a      	mov	r2, sp
 800a7e8:	f7ff ffc8 	bl	800a77c <__swhatbuf_r>
 800a7ec:	9f00      	ldr	r7, [sp, #0]
 800a7ee:	4605      	mov	r5, r0
 800a7f0:	4639      	mov	r1, r7
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	f7ff f914 	bl	8009a20 <_malloc_r>
 800a7f8:	b948      	cbnz	r0, 800a80e <__smakebuf_r+0x46>
 800a7fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7fe:	059a      	lsls	r2, r3, #22
 800a800:	d4ee      	bmi.n	800a7e0 <__smakebuf_r+0x18>
 800a802:	f023 0303 	bic.w	r3, r3, #3
 800a806:	f043 0302 	orr.w	r3, r3, #2
 800a80a:	81a3      	strh	r3, [r4, #12]
 800a80c:	e7e2      	b.n	800a7d4 <__smakebuf_r+0xc>
 800a80e:	89a3      	ldrh	r3, [r4, #12]
 800a810:	6020      	str	r0, [r4, #0]
 800a812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a816:	81a3      	strh	r3, [r4, #12]
 800a818:	9b01      	ldr	r3, [sp, #4]
 800a81a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a81e:	b15b      	cbz	r3, 800a838 <__smakebuf_r+0x70>
 800a820:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a824:	4630      	mov	r0, r6
 800a826:	f000 f81d 	bl	800a864 <_isatty_r>
 800a82a:	b128      	cbz	r0, 800a838 <__smakebuf_r+0x70>
 800a82c:	89a3      	ldrh	r3, [r4, #12]
 800a82e:	f023 0303 	bic.w	r3, r3, #3
 800a832:	f043 0301 	orr.w	r3, r3, #1
 800a836:	81a3      	strh	r3, [r4, #12]
 800a838:	89a3      	ldrh	r3, [r4, #12]
 800a83a:	431d      	orrs	r5, r3
 800a83c:	81a5      	strh	r5, [r4, #12]
 800a83e:	e7cf      	b.n	800a7e0 <__smakebuf_r+0x18>

0800a840 <_fstat_r>:
 800a840:	b538      	push	{r3, r4, r5, lr}
 800a842:	4d07      	ldr	r5, [pc, #28]	@ (800a860 <_fstat_r+0x20>)
 800a844:	2300      	movs	r3, #0
 800a846:	4604      	mov	r4, r0
 800a848:	4608      	mov	r0, r1
 800a84a:	4611      	mov	r1, r2
 800a84c:	602b      	str	r3, [r5, #0]
 800a84e:	f7f8 fef1 	bl	8003634 <_fstat>
 800a852:	1c43      	adds	r3, r0, #1
 800a854:	d102      	bne.n	800a85c <_fstat_r+0x1c>
 800a856:	682b      	ldr	r3, [r5, #0]
 800a858:	b103      	cbz	r3, 800a85c <_fstat_r+0x1c>
 800a85a:	6023      	str	r3, [r4, #0]
 800a85c:	bd38      	pop	{r3, r4, r5, pc}
 800a85e:	bf00      	nop
 800a860:	2000cd7c 	.word	0x2000cd7c

0800a864 <_isatty_r>:
 800a864:	b538      	push	{r3, r4, r5, lr}
 800a866:	4d06      	ldr	r5, [pc, #24]	@ (800a880 <_isatty_r+0x1c>)
 800a868:	2300      	movs	r3, #0
 800a86a:	4604      	mov	r4, r0
 800a86c:	4608      	mov	r0, r1
 800a86e:	602b      	str	r3, [r5, #0]
 800a870:	f7f8 fef0 	bl	8003654 <_isatty>
 800a874:	1c43      	adds	r3, r0, #1
 800a876:	d102      	bne.n	800a87e <_isatty_r+0x1a>
 800a878:	682b      	ldr	r3, [r5, #0]
 800a87a:	b103      	cbz	r3, 800a87e <_isatty_r+0x1a>
 800a87c:	6023      	str	r3, [r4, #0]
 800a87e:	bd38      	pop	{r3, r4, r5, pc}
 800a880:	2000cd7c 	.word	0x2000cd7c

0800a884 <_init>:
 800a884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a886:	bf00      	nop
 800a888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a88a:	bc08      	pop	{r3}
 800a88c:	469e      	mov	lr, r3
 800a88e:	4770      	bx	lr

0800a890 <_fini>:
 800a890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a892:	bf00      	nop
 800a894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a896:	bc08      	pop	{r3}
 800a898:	469e      	mov	lr, r3
 800a89a:	4770      	bx	lr
