

================================================================
== Vivado HLS Report for 'CvtColor_0_16_16_1080_1920_s'
================================================================
* Date:           Wed Oct  9 17:36:42 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        cvt_prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.36|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2079001|    1|  2079001|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    0|  2079000| 3 ~ 1925 |          -|          -| 0 ~ 1080 |    no    |
        | + Loop 1.1  |    0|     1922|         4|          1|          1| 0 ~ 1920 |    yes   |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      3|       0|    134|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|     131|      -|
|ShiftMemory      |        -|      -|       0|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     131|    159|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |exitcond3_reg_298  |  0|   1|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |  0|   1|    1|          0|
    +-------------------+---+----+-----+-----------+

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_V_fu_194_p2        |     *    |      1|  0|   1|           8|          21|
    |g_V_fu_204_p2        |     *    |      1|  0|   1|           8|          20|
    |r_V_fu_184_p2        |     *    |      1|  0|   0|           8|          18|
    |i_1_fu_163_p2        |     +    |      0|  0|  12|          12|           1|
    |j_1_fu_174_p2        |     +    |      0|  0|  12|          12|           1|
    |p_Val2_s_fu_251_p2   |     +    |      0|  0|   9|           9|           9|
    |r_V_1_fu_213_p2      |     +    |      0|  0|  28|          28|          28|
    |r_V_2_fu_222_p2      |     +    |      0|  0|  29|          29|          29|
    |p_d_val_0_fu_269_p3  |  Select  |      0|  0|   8|           1|           2|
    |exitcond3_fu_169_p2  |   icmp   |      0|  0|  14|          12|          12|
    |exitcond4_fu_158_p2  |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_56        |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_80        |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_96        |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 134|         142|         156|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |i_reg_135  |  12|          2|   12|         24|
    |j_reg_146  |  12|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          4|   24|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+-----+-----------+
    |          Name         | FF | Bits| Const Bits|
    +-----------------------+----+-----+-----------+
    |ap_CS_fsm              |   2|    2|          0|
    |ap_done_reg            |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|    1|          0|
    |b_V_reg_312            |  27|   29|          2|
    |exitcond3_reg_298      |   1|    1|          0|
    |g_V_reg_317            |  25|   28|          3|
    |i_1_reg_293            |  12|   12|          0|
    |i_reg_135              |  12|   12|          0|
    |j_reg_146              |  12|   12|          0|
    |qbit_reg_327           |   1|    1|          0|
    |r_V_reg_307            |  26|   26|          0|
    |tmp_7_reg_322          |   8|    8|          0|
    +-----------------------+----+-----+-----------+
    |Total                  | 131|  136|          5|
    +-----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+---------+-----------------------------+--------------+
|           RTL Ports           | Dir | Bits| Protocol|        Source Object        |    C Type    |
+-------------------------------+-----+-----+---------+-----------------------------+--------------+
|ap_clk                         |  in |    1|        -| CvtColor<0,16,16,1080,1920> | return value |
|ap_rst                         |  in |    1|        -| CvtColor<0,16,16,1080,1920> | return value |
|ap_start                       |  in |    1|        -| CvtColor<0,16,16,1080,1920> | return value |
|ap_done                        | out |    1|        -| CvtColor<0,16,16,1080,1920> | return value |
|ap_continue                    |  in |    1|        -| CvtColor<0,16,16,1080,1920> | return value |
|ap_idle                        | out |    1|        -| CvtColor<0,16,16,1080,1920> | return value |
|ap_ready                       | out |    1|        -| CvtColor<0,16,16,1080,1920> | return value |
|p_src_rows_V_read              |  in |   12| ap_none |      p_src_rows_V_read      |    scalar    |
|p_src_cols_V_read              |  in |   12| ap_none |      p_src_cols_V_read      |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8| ap_fifo |    p_src_data_stream_0_V    |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1| ap_fifo |    p_src_data_stream_0_V    |    pointer   |
|p_src_data_stream_0_V_read     | out |    1| ap_fifo |    p_src_data_stream_0_V    |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8| ap_fifo |    p_src_data_stream_1_V    |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1| ap_fifo |    p_src_data_stream_1_V    |    pointer   |
|p_src_data_stream_1_V_read     | out |    1| ap_fifo |    p_src_data_stream_1_V    |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8| ap_fifo |    p_src_data_stream_2_V    |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1| ap_fifo |    p_src_data_stream_2_V    |    pointer   |
|p_src_data_stream_2_V_read     | out |    1| ap_fifo |    p_src_data_stream_2_V    |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8| ap_fifo |    p_dst_data_stream_0_V    |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1| ap_fifo |    p_dst_data_stream_0_V    |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1| ap_fifo |    p_dst_data_stream_0_V    |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8| ap_fifo |    p_dst_data_stream_1_V    |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1| ap_fifo |    p_dst_data_stream_1_V    |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1| ap_fifo |    p_dst_data_stream_1_V    |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8| ap_fifo |    p_dst_data_stream_2_V    |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1| ap_fifo |    p_dst_data_stream_2_V    |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1| ap_fifo |    p_dst_data_stream_2_V    |    pointer   |
+-------------------------------+-----+-----+---------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	7  / (exitcond3)
	4  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str78, i32 0, i32 0, [8 x i8]* @str78) ; <i32> [#uses=0]

ST_1: empty_83 [1/1] 0.00ns
entry:1  %empty_83 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str75, i32 0, i32 0, [8 x i8]* @str75) ; <i32> [#uses=0]

ST_1: empty_84 [1/1] 0.00ns
entry:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str72, i32 0, i32 0, [8 x i8]* @str72) ; <i32> [#uses=0]

ST_1: empty_85 [1/1] 0.00ns
entry:3  %empty_85 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str69, i32 0, i32 0, [8 x i8]* @str69) ; <i32> [#uses=0]

ST_1: empty_86 [1/1] 0.00ns
entry:4  %empty_86 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str66, i32 0, i32 0, [8 x i8]* @str66) ; <i32> [#uses=0]

ST_1: empty_87 [1/1] 0.00ns
entry:5  %empty_87 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str63, i32 0, i32 0, [8 x i8]* @str63) ; <i32> [#uses=0]

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
entry:6  %p_src_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_cols_V_read) ; <i12> [#uses=1]

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
entry:7  %p_src_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_16 [1/1] 1.39ns
entry:8  br label %bb4.i


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
bb4.i:0  %i = phi i12 [ 0, %entry ], [ %i_1, %bb3.i ]    ; <i12> [#uses=2]

ST_2: exitcond4 [1/1] 2.14ns
bb4.i:1  %exitcond4 = icmp eq i12 %i, %p_src_rows_V_read_1 ; <i1> [#uses=1]

ST_2: i_1 [1/1] 1.89ns
bb4.i:2  %i_1 = add i12 %i, 1                            ; <i12> [#uses=1]

ST_2: stg_20 [1/1] 0.00ns
bb4.i:3  br i1 %exitcond4, label %"CvtColor_opr<kernel_RGB2GRAY,16,16,1080,1920>.exit", label %bb.i

ST_2: tmp [1/1] 0.00ns
bb.i:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30) ; <i32> [#uses=1]

ST_2: stg_22 [1/1] 0.00ns
bb.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1080, i32 0, [1 x i8]* @p_str20) nounwind

ST_2: stg_23 [1/1] 1.39ns
bb.i:2  br label %bb2.i

ST_2: stg_24 [1/1] 0.00ns
CvtColor_opr<kernel_RGB2GRAY,16,16,1080,1920>.exit:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
bb2.i:0  %j = phi i12 [ 0, %bb.i ], [ %j_1, %bb1.i ]     ; <i12> [#uses=2]

ST_3: exitcond3 [1/1] 2.14ns
bb2.i:1  %exitcond3 = icmp eq i12 %j, %p_src_cols_V_read_1 ; <i1> [#uses=1]

ST_3: j_1 [1/1] 1.89ns
bb2.i:2  %j_1 = add i12 %j, 1                            ; <i12> [#uses=1]

ST_3: stg_28 [1/1] 0.00ns
bb2.i:3  br i1 %exitcond3, label %bb3.i, label %bb1.i


 <State 4>: 8.36ns
ST_4: tmp_13 [1/1] 1.70ns
bb1.i:3  %tmp_13 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: tmp_14 [1/1] 1.70ns
bb1.i:4  %tmp_14 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_1_V) ; <i8> [#uses=1]

ST_4: tmp_15 [1/1] 1.70ns
bb1.i:5  %tmp_15 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_2_V) ; <i8> [#uses=1]

ST_4: p_cast7 [1/1] 0.00ns
bb1.i:6  %p_cast7 = zext i8 %tmp_15 to i26               ; <i26> [#uses=1]

ST_4: r_V [1/1] 6.66ns
bb1.i:7  %r_V = mul i26 %p_cast7, 239075                 ; <i26> [#uses=1]

ST_4: p_cast6 [1/1] 0.00ns
bb1.i:8  %p_cast6 = zext i8 %tmp_14 to i29               ; <i29> [#uses=1]

ST_4: b_V [1/1] 6.66ns
bb1.i:9  %b_V = mul i29 %p_cast6, 1231028                ; <i29> [#uses=1]

ST_4: p_cast [1/1] 0.00ns
bb1.i:10  %p_cast = zext i8 %tmp_13 to i28                ; <i28> [#uses=1]

ST_4: g_V [1/1] 6.66ns
bb1.i:11  %g_V = mul i28 %p_cast, 627048                  ; <i28> [#uses=1]


 <State 5>: 6.18ns
ST_5: lhs_V1_i_cast [1/1] 0.00ns
bb1.i:12  %lhs_V1_i_cast = zext i26 %r_V to i28           ; <i28> [#uses=1]

ST_5: r_V_1 [1/1] 3.09ns
bb1.i:13  %r_V_1 = add i28 %g_V, %lhs_V1_i_cast           ; <i28> [#uses=1]

ST_5: lhs_V_1_i_cast [1/1] 0.00ns
bb1.i:14  %lhs_V_1_i_cast = zext i28 %r_V_1 to i29        ; <i29> [#uses=1]

ST_5: r_V_2 [1/1] 3.09ns
bb1.i:15  %r_V_2 = add i29 %b_V, %lhs_V_1_i_cast          ; <i29> [#uses=2]

ST_5: tmp_7 [1/1] 0.00ns
bb1.i:16  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i29.i32.i32(i29 %r_V_2, i32 21, i32 28) ; <i8> [#uses=1]

ST_5: qbit [1/1] 0.00ns
bb1.i:18  %qbit = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %r_V_2, i32 20) ; <i1> [#uses=1]


 <State 6>: 4.84ns
ST_6: tmp_8 [1/1] 0.00ns
bb1.i:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31) ; <i32> [#uses=1]

ST_6: stg_45 [1/1] 0.00ns
bb1.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1920, i32 0, [1 x i8]* @p_str20) nounwind

ST_6: stg_46 [1/1] 0.00ns
bb1.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_6: p_Val2_8_i_cast [1/1] 0.00ns
bb1.i:17  %p_Val2_8_i_cast = zext i8 %tmp_7 to i9         ; <i9> [#uses=1]

ST_6: tmp_7_i_cast [1/1] 0.00ns
bb1.i:19  %tmp_7_i_cast = zext i1 %qbit to i9             ; <i9> [#uses=1]

ST_6: p_Val2_s [1/1] 1.77ns
bb1.i:20  %p_Val2_s = add i9 %p_Val2_8_i_cast, %tmp_7_i_cast ; <i9> [#uses=2]

ST_6: tmp_11 [1/1] 0.00ns
bb1.i:21  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8) ; <i1> [#uses=1]

ST_6: tmp_12 [1/1] 0.00ns
bb1.i:22  %tmp_12 = trunc i9 %p_Val2_s to i8              ; <i8> [#uses=1]

ST_6: p_d_val_0 [1/1] 1.37ns
bb1.i:23  %p_d_val_0 = select i1 %tmp_11, i8 -1, i8 %tmp_12 ; <i8> [#uses=3]

ST_6: stg_53 [1/1] 1.70ns
bb1.i:24  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_d_val_0)

ST_6: stg_54 [1/1] 1.70ns
bb1.i:25  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_d_val_0)

ST_6: stg_55 [1/1] 1.70ns
bb1.i:26  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_d_val_0)

ST_6: empty_88 [1/1] 0.00ns
bb1.i:27  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_8) ; <i32> [#uses=0]

ST_6: stg_57 [1/1] 0.00ns
bb1.i:28  br label %bb2.i


 <State 7>: 0.00ns
ST_7: empty_89 [1/1] 0.00ns
bb3.i:0  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp) ; <i32> [#uses=0]

ST_7: stg_59 [1/1] 0.00ns
bb3.i:1  br label %bb4.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5dcda40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5dcda90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x5dcdae0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x5dd4940; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x5dd4990; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x5dd49e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x5e0ce70; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x5e0cec0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specfifo         ) [ 00000000]
empty_83            (specfifo         ) [ 00000000]
empty_84            (specfifo         ) [ 00000000]
empty_85            (specfifo         ) [ 00000000]
empty_86            (specfifo         ) [ 00000000]
empty_87            (specfifo         ) [ 00000000]
p_src_cols_V_read_1 (wireread         ) [ 00111111]
p_src_rows_V_read_1 (wireread         ) [ 00111111]
stg_16              (br               ) [ 01111111]
i                   (phi              ) [ 00100000]
exitcond4           (icmp             ) [ 00111111]
i_1                 (add              ) [ 01111111]
stg_20              (br               ) [ 00000000]
tmp                 (specregionbegin  ) [ 00011111]
stg_22              (speclooptripcount) [ 00000000]
stg_23              (br               ) [ 00111111]
stg_24              (ret              ) [ 00000000]
j                   (phi              ) [ 00010000]
exitcond3           (icmp             ) [ 00111111]
j_1                 (add              ) [ 00111111]
stg_28              (br               ) [ 00000000]
tmp_13              (fiforead         ) [ 00000000]
tmp_14              (fiforead         ) [ 00000000]
tmp_15              (fiforead         ) [ 00000000]
p_cast7             (zext             ) [ 00000000]
r_V                 (mul              ) [ 00010100]
p_cast6             (zext             ) [ 00000000]
b_V                 (mul              ) [ 00010100]
p_cast              (zext             ) [ 00000000]
g_V                 (mul              ) [ 00010100]
lhs_V1_i_cast       (zext             ) [ 00000000]
r_V_1               (add              ) [ 00000000]
lhs_V_1_i_cast      (zext             ) [ 00000000]
r_V_2               (add              ) [ 00000000]
tmp_7               (partselect       ) [ 00010010]
qbit                (bitselect        ) [ 00010010]
tmp_8               (specregionbegin  ) [ 00000000]
stg_45              (speclooptripcount) [ 00000000]
stg_46              (specpipeline     ) [ 00000000]
p_Val2_8_i_cast     (zext             ) [ 00000000]
tmp_7_i_cast        (zext             ) [ 00000000]
p_Val2_s            (add              ) [ 00000000]
tmp_11              (bitselect        ) [ 00000000]
tmp_12              (trunc            ) [ 00000000]
p_d_val_0           (select           ) [ 00000000]
stg_53              (fifowrite        ) [ 00000000]
stg_54              (fifowrite        ) [ 00000000]
stg_55              (fifowrite        ) [ 00000000]
empty_88            (specregionend    ) [ 00000000]
stg_57              (br               ) [ 00111111]
empty_89            (specregionend    ) [ 00000000]
stg_59              (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str72"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str69"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str66"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str63"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="p_src_cols_V_read_1_wireread_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_src_rows_V_read_1_wireread_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_13_fiforead_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_14_fiforead_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_15_fiforead_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stg_53_fifowrite_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_53/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="stg_54_fifowrite_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_54/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stg_55_fifowrite_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_55/6 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="1"/>
<pin id="137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="1"/>
<pin id="148" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="12" slack="2"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_cast7_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast7/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="18" slack="0"/>
<pin id="187" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_cast6_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast6/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="b_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="21" slack="0"/>
<pin id="197" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="b_V/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="g_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="20" slack="0"/>
<pin id="207" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="g_V/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lhs_V1_i_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="1"/>
<pin id="212" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="lhs_V1_i_cast/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="r_V_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="28" slack="1"/>
<pin id="215" dir="0" index="1" bw="26" slack="0"/>
<pin id="216" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lhs_V_1_i_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="28" slack="0"/>
<pin id="220" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="lhs_V_1_i_cast/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="r_V_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="29" slack="1"/>
<pin id="224" dir="0" index="1" bw="28" slack="0"/>
<pin id="225" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_7_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="29" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="5" slack="0"/>
<pin id="232" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="qbit_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="29" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Val2_8_i_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="1"/>
<pin id="247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_Val2_8_i_cast/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_7_i_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_7_i_cast/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Val2_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_11_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_12_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_d_val_0_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="p_d_val_0/6 "/>
</bind>
</comp>

<comp id="280" class="1005" name="p_src_cols_V_read_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="2"/>
<pin id="282" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="p_src_rows_V_read_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="1"/>
<pin id="287" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="exitcond3_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="j_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="r_V_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="26" slack="1"/>
<pin id="309" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="312" class="1005" name="b_V_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="29" slack="1"/>
<pin id="314" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="317" class="1005" name="g_V_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="28" slack="1"/>
<pin id="319" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_7_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="327" class="1005" name="qbit_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qbit "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="80" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="139" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="139" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="150" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="150" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="108" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="102" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="96" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="222" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="222" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="74" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="76" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="251" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="257" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="78" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="278"><net_src comp="269" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="279"><net_src comp="269" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="283"><net_src comp="84" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="288"><net_src comp="90" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="296"><net_src comp="163" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="301"><net_src comp="169" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="174" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="310"><net_src comp="184" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="315"><net_src comp="194" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="320"><net_src comp="204" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="325"><net_src comp="227" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="330"><net_src comp="237" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="248" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {6 }
	Port: p_dst_data_stream_1_V | {6 }
	Port: p_dst_data_stream_2_V | {6 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_1 : 1
		stg_20 : 2
	State 3
		exitcond3 : 1
		j_1 : 1
		stg_28 : 2
	State 4
		r_V : 1
		b_V : 1
		g_V : 1
	State 5
		r_V_1 : 1
		lhs_V_1_i_cast : 2
		r_V_2 : 3
		tmp_7 : 4
		qbit : 4
	State 6
		p_Val2_s : 1
		tmp_11 : 2
		tmp_12 : 2
		p_d_val_0 : 3
		stg_53 : 4
		stg_54 : 4
		stg_55 : 4
		empty_88 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             i_1_fu_163             |    0    |    0    |    12   |
|          |             j_1_fu_174             |    0    |    0    |    12   |
|    add   |            r_V_1_fu_213            |    0    |    0    |    28   |
|          |            r_V_2_fu_222            |    0    |    0    |    29   |
|          |           p_Val2_s_fu_251          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          exitcond4_fu_158          |    0    |    0    |    14   |
|          |          exitcond3_fu_169          |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|  select  |          p_d_val_0_fu_269          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |             r_V_fu_184             |    1    |    0    |    0    |
|    mul   |             b_V_fu_194             |    1    |    0    |    1    |
|          |             g_V_fu_204             |    1    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
| wireread | p_src_cols_V_read_1_wireread_fu_84 |    0    |    0    |    0    |
|          | p_src_rows_V_read_1_wireread_fu_90 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        tmp_13_fiforead_fu_96       |    0    |    0    |    0    |
| fiforead |       tmp_14_fiforead_fu_102       |    0    |    0    |    0    |
|          |       tmp_15_fiforead_fu_108       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       stg_53_fifowrite_fu_114      |    0    |    0    |    0    |
| fifowrite|       stg_54_fifowrite_fu_121      |    0    |    0    |    0    |
|          |       stg_55_fifowrite_fu_128      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           p_cast7_fu_180           |    0    |    0    |    0    |
|          |           p_cast6_fu_190           |    0    |    0    |    0    |
|          |            p_cast_fu_200           |    0    |    0    |    0    |
|   zext   |        lhs_V1_i_cast_fu_210        |    0    |    0    |    0    |
|          |        lhs_V_1_i_cast_fu_218       |    0    |    0    |    0    |
|          |       p_Val2_8_i_cast_fu_245       |    0    |    0    |    0    |
|          |         tmp_7_i_cast_fu_248        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_7_fu_227            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|             qbit_fu_237            |    0    |    0    |    0    |
|          |            tmp_11_fu_257           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |            tmp_12_fu_265           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    3    |    0    |   127   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        b_V_reg_312        |   29   |
|     exitcond3_reg_298     |    1   |
|        g_V_reg_317        |   28   |
|        i_1_reg_293        |   12   |
|         i_reg_135         |   12   |
|        j_1_reg_302        |   12   |
|         j_reg_146         |   12   |
|p_src_cols_V_read_1_reg_280|   12   |
|p_src_rows_V_read_1_reg_285|   12   |
|        qbit_reg_327       |    1   |
|        r_V_reg_307        |   26   |
|       tmp_7_reg_322       |    8   |
+---------------------------+--------+
|           Total           |   165  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   165  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   165  |   127  |
+-----------+--------+--------+--------+
