# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab2_4_2.srcs/sources_1/new/lab2_4_2.vhd"

# Do not sort compile order
nosort
