digraph "CFG for '_Z18rgbUtoGreyF_kerneliiPjPf' function" {
	label="CFG for '_Z18rgbUtoGreyF_kerneliiPjPf' function";

	Node0x5d7c6a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %6, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp slt i32 %13, %0\l  %23 = icmp slt i32 %21, %1\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %55\l|{<s0>T|<s1>F}}"];
	Node0x5d7c6a0:s0 -> Node0x5d80140;
	Node0x5d7c6a0:s1 -> Node0x5d801d0;
	Node0x5d80140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %21, %0\l  %27 = add nsw i32 %26, %13\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %28\l  %30 = load i32, i32 addrspace(1)* %29, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %31 = and i32 %30, 255\l  %32 = uitofp i32 %31 to double\l  %33 = fdiv contract double %32, 2.550000e+02\l  %34 = fptrunc double %33 to float\l  %35 = lshr i32 %30, 8\l  %36 = and i32 %35, 255\l  %37 = uitofp i32 %36 to double\l  %38 = fdiv contract double %37, 2.550000e+02\l  %39 = fptrunc double %38 to float\l  %40 = lshr i32 %30, 16\l  %41 = and i32 %40, 255\l  %42 = uitofp i32 %41 to double\l  %43 = fdiv contract double %42, 2.550000e+02\l  %44 = fptrunc double %43 to float\l  %45 = fpext float %34 to double\l  %46 = fmul contract double %45, 2.989400e-01\l  %47 = fpext float %39 to double\l  %48 = fmul contract double %47, 5.870400e-01\l  %49 = fadd contract double %46, %48\l  %50 = fpext float %44 to double\l  %51 = fmul contract double %50, 1.140200e-01\l  %52 = fadd contract double %51, %49\l  %53 = fptrunc double %52 to float\l  %54 = getelementptr inbounds float, float addrspace(1)* %3, i64 %28\l  store float %53, float addrspace(1)* %54, align 4, !tbaa !11\l  br label %55\l}"];
	Node0x5d80140 -> Node0x5d801d0;
	Node0x5d801d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  ret void\l}"];
}
