---
source: src/backend/cuda/test.rs
expression: ir.kernel_history()
---
Kernel History:
Launched CUDA Kernel 16157898157945409245 with 1 elements
===============================================
Kernel 16157898157945409245:

.version 8.0
.target sm_86
.address_size 64

.entry cujit(
	.param .align 8 .b8 params[64]) {

	.reg.b8   %b <18>; .reg.b16 %w<18>; .reg.b32 %r<18>;
	.reg.b64  %rd<18>; .reg.f32 %f<18>; .reg.f64 %d<18>;
	.reg.pred %p <18>;

	mov.u32 %r0, %ctaid.x;
	mov.u32 %r1, %ntid.x;
	mov.u32 %r2, %tid.x;
	mad.lo.u32 %r0, %r0, %r1, %r2; // r0 <- Index

	// Index Conditional (jump to done if Index >= Size).
	ld.param.u32 %r2, [params]; // r2 <- params[0] (Size)
	setp.ge.u32 %p0, %r0, %r2; // p0 <- r0 >= r2
	@%p0 bra done; // if p0 => done
	
	mov.u32 %r3, %nctaid.x; // r3 <- nctaid.x
	mul.lo.u32 %r1, %r3, %r1; // r1 <- r3 * r1
	
body: // sm_86

	// [0]: ScheduleVar { op: Data, deps: [], ty: Void, reg: 4, data: Texture(0), sbt_hash: 0 } =>

	// [1]: ScheduleVar { op: Data, deps: [], ty: F32, reg: 5, data: Buffer(0), sbt_hash: 0 } =>

	// [2]: ScheduleVar { op: Literal, deps: [], ty: U32, reg: 6, data: Literal(0), sbt_hash: 0 } =>
	mov.b32 %r6, 0x0;


	// [3]: ScheduleVar { op: Literal, deps: [], ty: Bool, reg: 7, data: Literal(1), sbt_hash: 0 } =>
	mov.pred %p7, 0x1;


	// [4]: ScheduleVar { op: Gather, deps: [SVarId(1), SVarId(2), SVarId(3)], ty: F32, reg: 8, data: Buffer(1), sbt_hash: 0 } =>
	ld.param.u64 %rd0, [params+8];
	mad.wide.u32 %rd3, %r6, 4, %rd0;
	ld.global.nc.f32 %f8, [%rd3];

	// [5]: ScheduleVar { op: Data, deps: [], ty: F32, reg: 9, data: Buffer(2), sbt_hash: 0 } =>

	// [6]: ScheduleVar { op: Literal, deps: [], ty: U32, reg: 10, data: Literal(0), sbt_hash: 0 } =>
	mov.b32 %r10, 0x0;


	// [7]: ScheduleVar { op: Literal, deps: [], ty: Bool, reg: 11, data: Literal(1), sbt_hash: 0 } =>
	mov.pred %p11, 0x1;


	// [8]: ScheduleVar { op: Gather, deps: [SVarId(5), SVarId(6), SVarId(7)], ty: F32, reg: 12, data: Buffer(3), sbt_hash: 0 } =>
	ld.param.u64 %rd0, [params+24];
	mad.wide.u32 %rd3, %r10, 4, %rd0;
	ld.global.nc.f32 %f12, [%rd3];

	// [9]: ScheduleVar { op: TexLookup { dim: 2 }, deps: [SVarId(0), SVarId(4), SVarId(8)], ty: F32, reg: 13, data: None, sbt_hash: 0 } =>
	ld.param.u64 %rd0, [params+48];
	.reg.f32 %f13_out_<4>;
	tex.2d.v4.f32.f32 {%f13_out_0, %f13_out_1, %f13_out_2,
                             %f13_out_3}, [%rd0, {%f8, %f12}];

	// [10]: ScheduleVar { op: Extract { offset: 0 }, deps: [SVarId(9)], ty: F32, reg: 14, data: Buffer(4), sbt_hash: 0 } =>
	mov.b32 %f14, %f13_out_0;

	// [11]: ScheduleVar { op: Idx, deps: [], ty: U32, reg: 15, data: None, sbt_hash: 0 } =>
	mov.u32 %r15, %r0;


	// [12]: ScheduleVar { op: Literal, deps: [], ty: Bool, reg: 16, data: Literal(1), sbt_hash: 0 } =>
	mov.pred %p16, 0x1;


	// [13]: ScheduleVar { op: Scatter { op: None }, deps: [SVarId(10), SVarId(10), SVarId(11), SVarId(12)], ty: F32, reg: 17, data: None, sbt_hash: 0 } =>
	ld.param.u64 %rd0, [params+40];
	mad.wide.u32 %rd3, %r15, 4, %rd0;
	st.global.f32 [%rd3], %f14;

	//End of Kernel:

	add.u32 %r0, %r0, %r1; // r0 <- r0 + r1
	setp.ge.u32 %p0, %r0, %r2; // p0 <- r1 >= r2
	@!%p0 bra body; // if p0 => body


done:

	ret;
}

