

================================================================
== Vivado HLS Report for 'normalize_array_array_ap_fixed_16u_config24_s'
================================================================
* Date:           Sun Nov 14 10:23:20 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.264|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 5 [1/1] (2.18ns)   --->   "%empty = call { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @_ssdm_op_Read.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P(i14* %data_V_data_0_V, i14* %data_V_data_1_V, i14* %data_V_data_2_V, i14* %data_V_data_3_V, i14* %data_V_data_4_V, i14* %data_V_data_5_V, i14* %data_V_data_6_V, i14* %data_V_data_7_V, i14* %data_V_data_8_V, i14* %data_V_data_9_V, i14* %data_V_data_10_V, i14* %data_V_data_11_V, i14* %data_V_data_12_V, i14* %data_V_data_13_V, i14* %data_V_data_14_V, i14* %data_V_data_15_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 5 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_58_0 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 0" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 6 'extractvalue' 'tmp_data_V_58_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V_58_1 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 7 'extractvalue' 'tmp_data_V_58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_58_2 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 2" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 8 'extractvalue' 'tmp_data_V_58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V_58_3 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 3" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 9 'extractvalue' 'tmp_data_V_58_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V_58_4 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 4" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 10 'extractvalue' 'tmp_data_V_58_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_58_5 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 5" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 11 'extractvalue' 'tmp_data_V_58_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_V_58_6 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 6" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 12 'extractvalue' 'tmp_data_V_58_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data_V_58_7 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 7" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 13 'extractvalue' 'tmp_data_V_58_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_58_8 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 8" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 14 'extractvalue' 'tmp_data_V_58_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V_58_9 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 9" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 15 'extractvalue' 'tmp_data_V_58_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_58_10 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 10" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 16 'extractvalue' 'tmp_data_V_58_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_58_11 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 11" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 17 'extractvalue' 'tmp_data_V_58_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_58_12 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 12" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 18 'extractvalue' 'tmp_data_V_58_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_58_13 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 13" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 19 'extractvalue' 'tmp_data_V_58_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_58_14 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 14" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 20 'extractvalue' 'tmp_data_V_58_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_58_15 = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %empty, 15" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 21 'extractvalue' 'tmp_data_V_58_15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %tmp_data_V_58_0 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 22 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.34ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, 1852" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 23 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i14 %tmp_data_V_58_1 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 24 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.34ns)   --->   "%mul_ln1118_7 = mul i24 %sext_ln1118_5, 5704" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 25 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i14 %tmp_data_V_58_2 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 26 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.34ns)   --->   "%mul_ln1118_8 = mul i24 %sext_ln1118_6, 8933" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 27 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %tmp_data_V_58_3 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 28 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.34ns)   --->   "%mul_ln1118_9 = mul i24 %sext_ln1118_7, 5044" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 29 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %tmp_data_V_58_4 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 30 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.34ns)   --->   "%mul_ln1118_10 = mul i24 %sext_ln1118_8, 4366" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 31 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i14 %tmp_data_V_58_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 32 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.34ns)   --->   "%mul_ln1118_11 = mul i24 %sext_ln1118_9, 4206" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 33 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i14 %tmp_data_V_58_6 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 34 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.34ns)   --->   "%mul_ln1118_12 = mul i24 %sext_ln1118_10, 4660" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 35 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i14 %tmp_data_V_58_7 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 36 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.34ns)   --->   "%mul_ln1118_13 = mul i24 %sext_ln1118_11, 7329" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 37 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i14 %tmp_data_V_58_8 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 38 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.34ns)   --->   "%mul_ln1118_14 = mul i24 %sext_ln1118_12, 5325" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 39 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i14 %tmp_data_V_58_9 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 40 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.34ns)   --->   "%mul_ln1118_15 = mul i24 %sext_ln1118_13, 10161" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 41 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %tmp_data_V_58_10 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 42 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.34ns)   --->   "%mul_ln1118_16 = mul i24 %sext_ln1118_14, 3483" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 43 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i14 %tmp_data_V_58_11 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 44 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.34ns)   --->   "%mul_ln1118_17 = mul i24 %sext_ln1118_15, 5555" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 45 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %tmp_data_V_58_12 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 46 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.34ns)   --->   "%mul_ln1118_18 = mul i24 %sext_ln1118_16, 4188" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 47 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i14 %tmp_data_V_58_13 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 48 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.34ns)   --->   "%mul_ln1118_19 = mul i24 %sext_ln1118_17, 3383" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 49 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i14 %tmp_data_V_58_14 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 50 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.34ns)   --->   "%mul_ln1118_20 = mul i24 %sext_ln1118_18, 2860" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 51 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i14 %tmp_data_V_58_15 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 52 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.34ns)   --->   "%mul_ln1118_21 = mul i24 %sext_ln1118_19, 4404" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 53 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.34>
ST_3 : Operation 54 [1/2] (3.34ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, 1852" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 54 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (3.34ns)   --->   "%mul_ln1118_7 = mul i24 %sext_ln1118_5, 5704" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 56 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_9 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_7, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 57 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (3.34ns)   --->   "%mul_ln1118_8 = mul i24 %sext_ln1118_6, 8933" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 58 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_8, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (3.34ns)   --->   "%mul_ln1118_9 = mul i24 %sext_ln1118_7, 5044" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 60 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_9, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (3.34ns)   --->   "%mul_ln1118_10 = mul i24 %sext_ln1118_8, 4366" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 62 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_10, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 63 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (3.34ns)   --->   "%mul_ln1118_11 = mul i24 %sext_ln1118_9, 4206" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 64 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_11, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 65 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (3.34ns)   --->   "%mul_ln1118_12 = mul i24 %sext_ln1118_10, 4660" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 66 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_12, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 67 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (3.34ns)   --->   "%mul_ln1118_13 = mul i24 %sext_ln1118_11, 7329" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 68 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_13, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 69 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (3.34ns)   --->   "%mul_ln1118_14 = mul i24 %sext_ln1118_12, 5325" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 70 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_14, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 71 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (3.34ns)   --->   "%mul_ln1118_15 = mul i24 %sext_ln1118_13, 10161" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 72 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_15, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 73 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (3.34ns)   --->   "%mul_ln1118_16 = mul i24 %sext_ln1118_14, 3483" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 74 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_16, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 75 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (3.34ns)   --->   "%mul_ln1118_17 = mul i24 %sext_ln1118_15, 5555" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 76 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_17, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 77 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (3.34ns)   --->   "%mul_ln1118_18 = mul i24 %sext_ln1118_16, 4188" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 78 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_18, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 79 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/2] (3.34ns)   --->   "%mul_ln1118_19 = mul i24 %sext_ln1118_17, 3383" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 80 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_19, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 81 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (3.34ns)   --->   "%mul_ln1118_20 = mul i24 %sext_ln1118_18, 2860" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 82 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_20, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 83 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (3.34ns)   --->   "%mul_ln1118_21 = mul i24 %sext_ln1118_19, 4404" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 84 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_21, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 85 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str53, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_mult.h:71->firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 118 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str71) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 119 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str71)" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 120 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:49]   --->   Operation 121 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_8, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (2.07ns)   --->   "%add_ln1192 = add i16 %shl_ln, -204" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 123 'add' 'add_ln1192' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 124 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_9, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 125 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (2.07ns)   --->   "%add_ln1192_5 = add i16 %shl_ln728_s, -2272" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 126 'add' 'add_ln1192_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_5, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 127 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_s, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 128 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.07ns)   --->   "%add_ln1192_6 = add i16 %shl_ln728_4, -960" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 129 'add' 'add_ln1192_6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_6, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 130 'partselect' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_1, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 131 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (2.07ns)   --->   "%add_ln1192_7 = add i16 %shl_ln728_5, -1684" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 132 'add' 'add_ln1192_7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_7, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 133 'partselect' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_2, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 134 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (2.07ns)   --->   "%add_ln1192_8 = add i16 %shl_ln728_6, -316" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 135 'add' 'add_ln1192_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_8, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 136 'partselect' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_3, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 137 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (2.07ns)   --->   "%add_ln1192_9 = add i16 %shl_ln728_7, 1804" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 138 'add' 'add_ln1192_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_data_5_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_9, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 139 'partselect' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_4, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 140 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (2.07ns)   --->   "%add_ln1192_10 = add i16 %shl_ln728_8, 1564" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 141 'add' 'add_ln1192_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_data_6_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_10, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 142 'partselect' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_5, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 143 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (2.07ns)   --->   "%add_ln1192_11 = add i16 %shl_ln728_9, 128" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 144 'add' 'add_ln1192_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_data_7_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_11, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 145 'partselect' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_6, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 146 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.07ns)   --->   "%add_ln1192_12 = add i16 %shl_ln728_1, -3160" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 147 'add' 'add_ln1192_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_8_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_12, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 148 'partselect' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_7, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 149 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (2.07ns)   --->   "%add_ln1192_13 = add i16 %shl_ln728_2, 1420" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 150 'add' 'add_ln1192_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_data_9_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_13, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 151 'partselect' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_10, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 152 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (2.07ns)   --->   "%add_ln1192_14 = add i16 %shl_ln728_3, 1764" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 153 'add' 'add_ln1192_14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_data_10_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_14, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 154 'partselect' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_11, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 155 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.07ns)   --->   "%add_ln1192_15 = add i16 %shl_ln728_10, 1508" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 156 'add' 'add_ln1192_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_data_11_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_15, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 157 'partselect' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_12, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 158 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.07ns)   --->   "%add_ln1192_16 = add i16 %shl_ln728_11, -100" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 159 'add' 'add_ln1192_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_data_12_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_16, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 160 'partselect' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_13, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 161 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (2.07ns)   --->   "%add_ln1192_17 = add i16 %shl_ln728_12, -428" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 162 'add' 'add_ln1192_17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_data_13_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_17, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 163 'partselect' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_14, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 164 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (2.07ns)   --->   "%add_ln1192_18 = add i16 %shl_ln728_13, 2392" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 165 'add' 'add_ln1192_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_data_14_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_18, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 166 'partselect' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_15, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 167 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (2.07ns)   --->   "%add_ln1192_19 = add i16 %shl_ln728_14, 160" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 168 'add' 'add_ln1192_19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_data_15_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_19, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 169 'partselect' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P(i14* %res_V_data_0_V, i14* %res_V_data_1_V, i14* %res_V_data_2_V, i14* %res_V_data_3_V, i14* %res_V_data_4_V, i14* %res_V_data_5_V, i14* %res_V_data_6_V, i14* %res_V_data_7_V, i14* %res_V_data_8_V, i14* %res_V_data_9_V, i14* %res_V_data_10_V, i14* %res_V_data_11_V, i14* %res_V_data_12_V, i14* %res_V_data_13_V, i14* %res_V_data_14_V, i14* %res_V_data_15_V, i14 %tmp_data_0_V, i14 %tmp_data_1_V, i14 %tmp_data_2_V, i14 %tmp_data_3_V, i14 %tmp_data_4_V, i14 %tmp_data_5_V, i14 %tmp_data_6_V, i14 %tmp_data_7_V, i14 %tmp_data_8_V, i14 %tmp_data_9_V, i14 %tmp_data_10_V, i14 %tmp_data_11_V, i14 %tmp_data_12_V, i14 %tmp_data_13_V, i14 %tmp_data_14_V, i14 %tmp_data_15_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:66]   --->   Operation 170 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str71, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm_stream.h:67]   --->   Operation 171 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_batchnorm_stream.h:68]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_batchnorm_stream.h:51) [69]  (2.19 ns)

 <State 2>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63) [87]  (3.35 ns)

 <State 3>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63) [87]  (3.35 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'add' operation ('add_ln1192', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [90]  (2.08 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_batchnorm_stream.h:66) [182]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
