Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul 21 03:49:33 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.471        0.000                      0                13945        0.037        0.000                      0                13945        8.750        0.000                       0                  8410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.471        0.000                      0                13945        0.037        0.000                      0                13945        8.750        0.000                       0                  8410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.580ns  (logic 3.867ns (20.812%)  route 14.713ns (79.188%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  branch_reservation/ROB_reg[15][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    branch_reservation/ROB_reg[15][56]_i_2_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  branch_reservation/ROB_reg[15][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    branch_reservation/ROB_reg[15][60]_i_2_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.601 r  branch_reservation/ROB_reg[15][63]_i_6/O[2]
                         net (fo=112, routed)         1.638    16.239    lsu/b_forward[30]
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.302    16.541 r  lsu/queue[10][79]_i_11/O
                         net (fo=1, routed)           0.571    17.112    regs/queue_reg[0][79]_5
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    17.236 r  regs/queue[10][79]_i_3__1/O
                         net (fo=39, routed)          1.727    18.963    regs/output_dataB_rs1[31]
    SLICE_X50Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  regs/queue[0][79]_i_3__1/O
                         net (fo=12, routed)          2.417    21.505    load_queue/output_loadA[73]
    SLICE_X4Y129         LUT3 (Prop_lut3_I2_O)        0.152    21.657 f  load_queue/queue[5][79]_i_9__1/O
                         net (fo=1, routed)           0.283    21.940    load_queue/queue[5][79]_i_9__1_n_0
    SLICE_X4Y129         LUT6 (Prop_lut6_I1_O)        0.332    22.272 r  load_queue/queue[5][79]_i_6__1/O
                         net (fo=2, routed)           1.259    23.530    load_queue/queue[5][79]_i_6__1_n_0
    SLICE_X27Y117        LUT5 (Prop_lut5_I0_O)        0.124    23.654 r  load_queue/queue[4][79]_i_1__1/O
                         net (fo=1, routed)           0.000    23.654    load_queue/queue[4][79]_i_1__1_n_0
    SLICE_X27Y117        FDRE                                         r  load_queue/queue_reg[4][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.604    24.945    load_queue/clk_IBUF_BUFG
    SLICE_X27Y117        FDRE                                         r  load_queue/queue_reg[4][79]/C
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.097    
    SLICE_X27Y117        FDRE (Setup_fdre_C_D)        0.029    25.126    load_queue/queue_reg[4][79]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                         -23.654    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][76]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.381ns  (logic 3.823ns (20.799%)  route 14.558ns (79.201%))
  Logic Levels:           18  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  branch_reservation/ROB_reg[15][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    branch_reservation/ROB_reg[15][56]_i_2_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.561 r  branch_reservation/ROB_reg[15][60]_i_2/O[3]
                         net (fo=112, routed)         2.211    16.772    aluA/b_forward[27]
    SLICE_X56Y107        LUT4 (Prop_lut4_I3_O)        0.306    17.078 f  aluA/queue[0][76]_i_10/O
                         net (fo=1, routed)           0.496    17.574    lsu/queue[0][76]_i_3__1
    SLICE_X56Y107        LUT6 (Prop_lut6_I4_O)        0.124    17.698 r  lsu/queue[0][76]_i_6/O
                         net (fo=3, routed)           0.612    18.311    regs/queue_reg[0][76]_3
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.124    18.435 r  regs/queue[0][76]_i_3__1/O
                         net (fo=12, routed)          2.600    21.035    load_queue/output_loadA[70]
    SLICE_X7Y129         LUT3 (Prop_lut3_I2_O)        0.150    21.185 f  load_queue/queue[5][76]_i_8__1/O
                         net (fo=1, routed)           0.504    21.689    load_queue/queue[5][76]_i_8__1_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I1_O)        0.326    22.015 r  load_queue/queue[5][76]_i_6__1/O
                         net (fo=2, routed)           1.316    23.331    load_queue/queue[5][76]_i_6__1_n_0
    SLICE_X26Y118        LUT5 (Prop_lut5_I0_O)        0.124    23.455 r  load_queue/queue[4][76]_i_1__1/O
                         net (fo=1, routed)           0.000    23.455    load_queue/queue[4][76]_i_1__1_n_0
    SLICE_X26Y118        FDRE                                         r  load_queue/queue_reg[4][76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.602    24.943    load_queue/clk_IBUF_BUFG
    SLICE_X26Y118        FDRE                                         r  load_queue/queue_reg[4][76]/C
                         clock pessimism              0.187    25.130    
                         clock uncertainty           -0.035    25.095    
    SLICE_X26Y118        FDRE (Setup_fdre_C_D)        0.029    25.124    load_queue/queue_reg[4][76]
  -------------------------------------------------------------------
                         required time                         25.124    
                         arrival time                         -23.455    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.253ns  (logic 3.613ns (19.794%)  route 14.640ns (80.206%))
  Logic Levels:           18  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 24.940 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  branch_reservation/ROB_reg[15][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    branch_reservation/ROB_reg[15][56]_i_2_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.582 r  branch_reservation/ROB_reg[15][60]_i_2/O[1]
                         net (fo=112, routed)         2.455    17.037    aluA/b_forward[25]
    SLICE_X56Y103        LUT4 (Prop_lut4_I3_O)        0.303    17.340 f  aluA/queue[0][74]_i_10/O
                         net (fo=1, routed)           0.493    17.834    lsu/queue[0][74]_i_3__1
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.958 r  lsu/queue[0][74]_i_6/O
                         net (fo=3, routed)           0.805    18.763    regs/queue_reg[0][74]_3
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.887 r  regs/queue[0][74]_i_3__1/O
                         net (fo=12, routed)          2.216    21.103    load_queue/output_loadA[68]
    SLICE_X7Y129         LUT3 (Prop_lut3_I2_O)        0.124    21.227 f  load_queue/queue[5][74]_i_8__1/O
                         net (fo=1, routed)           0.442    21.669    load_queue/queue[5][74]_i_8__1_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I1_O)        0.124    21.793 r  load_queue/queue[5][74]_i_6__1/O
                         net (fo=2, routed)           1.410    23.203    load_queue/queue[5][74]_i_6__1_n_0
    SLICE_X30Y118        LUT5 (Prop_lut5_I0_O)        0.124    23.327 r  load_queue/queue[4][74]_i_1__1/O
                         net (fo=1, routed)           0.000    23.327    load_queue/queue[4][74]_i_1__1_n_0
    SLICE_X30Y118        FDRE                                         r  load_queue/queue_reg[4][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.599    24.940    load_queue/clk_IBUF_BUFG
    SLICE_X30Y118        FDRE                                         r  load_queue/queue_reg[4][74]/C
                         clock pessimism              0.187    25.127    
                         clock uncertainty           -0.035    25.092    
    SLICE_X30Y118        FDRE (Setup_fdre_C_D)        0.081    25.173    load_queue/queue_reg[4][74]
  -------------------------------------------------------------------
                         required time                         25.173    
                         arrival time                         -23.327    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 3.709ns (20.475%)  route 14.406ns (79.525%))
  Logic Levels:           17  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.447 r  branch_reservation/ROB_reg[15][56]_i_2/O[3]
                         net (fo=113, routed)         2.467    16.914    aluA/b_forward[23]
    SLICE_X57Y105        LUT4 (Prop_lut4_I3_O)        0.306    17.220 f  aluA/queue[0][72]_i_10/O
                         net (fo=1, routed)           0.407    17.627    lsu/queue[0][72]_i_3__1
    SLICE_X57Y105        LUT6 (Prop_lut6_I4_O)        0.124    17.751 r  lsu/queue[0][72]_i_6/O
                         net (fo=3, routed)           0.819    18.570    regs/queue_reg[0][72]_3
    SLICE_X49Y105        LUT6 (Prop_lut6_I1_O)        0.124    18.694 r  regs/queue[0][72]_i_3__1/O
                         net (fo=12, routed)          2.277    20.971    load_queue/output_loadA[66]
    SLICE_X9Y126         LUT3 (Prop_lut3_I2_O)        0.150    21.121 f  load_queue/queue[5][72]_i_8__1/O
                         net (fo=1, routed)           0.536    21.657    load_queue/queue[5][72]_i_8__1_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I1_O)        0.326    21.983 r  load_queue/queue[5][72]_i_6__1/O
                         net (fo=2, routed)           1.081    23.064    load_queue/queue[5][72]_i_6__1_n_0
    SLICE_X25Y118        LUT5 (Prop_lut5_I0_O)        0.124    23.188 r  load_queue/queue[4][72]_i_1__1/O
                         net (fo=1, routed)           0.000    23.188    load_queue/queue[4][72]_i_1__1_n_0
    SLICE_X25Y118        FDRE                                         r  load_queue/queue_reg[4][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.602    24.943    load_queue/clk_IBUF_BUFG
    SLICE_X25Y118        FDRE                                         r  load_queue/queue_reg[4][72]/C
                         clock pessimism              0.187    25.130    
                         clock uncertainty           -0.035    25.095    
    SLICE_X25Y118        FDRE (Setup_fdre_C_D)        0.031    25.126    load_queue/queue_reg[4][72]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                         -23.188    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            branch_queue/queue_reg[4][79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.022ns  (logic 3.859ns (21.413%)  route 14.163ns (78.587%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  branch_reservation/ROB_reg[15][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    branch_reservation/ROB_reg[15][56]_i_2_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  branch_reservation/ROB_reg[15][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    branch_reservation/ROB_reg[15][60]_i_2_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.601 r  branch_reservation/ROB_reg[15][63]_i_6/O[2]
                         net (fo=112, routed)         1.638    16.239    lsu/b_forward[30]
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.302    16.541 r  lsu/queue[10][79]_i_11/O
                         net (fo=1, routed)           0.571    17.112    regs/queue_reg[0][79]_5
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    17.236 r  regs/queue[10][79]_i_3__1/O
                         net (fo=39, routed)          1.988    19.224    regs/output_dataB_rs1[31]
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.348 r  regs/queue[0][79]_i_3__0/O
                         net (fo=12, routed)          1.961    21.309    branch_queue/output_branchA[73]
    SLICE_X28Y133        LUT3 (Prop_lut3_I2_O)        0.150    21.459 f  branch_queue/queue[5][79]_i_9__0/O
                         net (fo=1, routed)           0.441    21.900    branch_queue/queue[5][79]_i_9__0_n_0
    SLICE_X28Y133        LUT6 (Prop_lut6_I1_O)        0.326    22.226 r  branch_queue/queue[5][79]_i_6__0/O
                         net (fo=2, routed)           0.746    22.972    branch_queue/queue[5][79]_i_6__0_n_0
    SLICE_X29Y122        LUT5 (Prop_lut5_I0_O)        0.124    23.096 r  branch_queue/queue[4][79]_i_1__0/O
                         net (fo=1, routed)           0.000    23.096    branch_queue/queue[4][79]_i_1__0_n_0
    SLICE_X29Y122        FDRE                                         r  branch_queue/queue_reg[4][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.597    24.938    branch_queue/clk_IBUF_BUFG
    SLICE_X29Y122        FDRE                                         r  branch_queue/queue_reg[4][79]/C
                         clock pessimism              0.187    25.125    
                         clock uncertainty           -0.035    25.090    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)        0.029    25.119    branch_queue/queue_reg[4][79]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.096    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            branch_queue/queue_reg[5][79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.930ns  (logic 3.859ns (21.522%)  route 14.071ns (78.478%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 24.949 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  branch_reservation/ROB_reg[15][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    branch_reservation/ROB_reg[15][56]_i_2_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  branch_reservation/ROB_reg[15][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    branch_reservation/ROB_reg[15][60]_i_2_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.601 r  branch_reservation/ROB_reg[15][63]_i_6/O[2]
                         net (fo=112, routed)         1.638    16.239    lsu/b_forward[30]
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.302    16.541 r  lsu/queue[10][79]_i_11/O
                         net (fo=1, routed)           0.571    17.112    regs/queue_reg[0][79]_5
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    17.236 r  regs/queue[10][79]_i_3__1/O
                         net (fo=39, routed)          1.988    19.224    regs/output_dataB_rs1[31]
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.348 r  regs/queue[0][79]_i_3__0/O
                         net (fo=12, routed)          1.961    21.309    branch_queue/output_branchA[73]
    SLICE_X28Y133        LUT3 (Prop_lut3_I2_O)        0.150    21.459 f  branch_queue/queue[5][79]_i_9__0/O
                         net (fo=1, routed)           0.441    21.900    branch_queue/queue[5][79]_i_9__0_n_0
    SLICE_X28Y133        LUT6 (Prop_lut6_I1_O)        0.326    22.226 r  branch_queue/queue[5][79]_i_6__0/O
                         net (fo=2, routed)           0.654    22.880    branch_queue/queue[5][79]_i_6__0_n_0
    SLICE_X17Y134        LUT6 (Prop_lut6_I5_O)        0.124    23.004 r  branch_queue/queue[5][79]_i_1__0/O
                         net (fo=1, routed)           0.000    23.004    branch_queue/queue[5][79]_i_1__0_n_0
    SLICE_X17Y134        FDRE                                         r  branch_queue/queue_reg[5][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.608    24.949    branch_queue/clk_IBUF_BUFG
    SLICE_X17Y134        FDRE                                         r  branch_queue/queue_reg[5][79]/C
                         clock pessimism              0.187    25.136    
                         clock uncertainty           -0.035    25.101    
    SLICE_X17Y134        FDRE (Setup_fdre_C_D)        0.031    25.132    branch_queue/queue_reg[5][79]
  -------------------------------------------------------------------
                         required time                         25.132    
                         arrival time                         -23.004    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][75]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.842ns  (logic 3.747ns (21.001%)  route 14.095ns (78.999%))
  Logic Levels:           18  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  branch_reservation/ROB_reg[15][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    branch_reservation/ROB_reg[15][56]_i_2_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.487 r  branch_reservation/ROB_reg[15][60]_i_2/O[2]
                         net (fo=112, routed)         2.057    16.544    aluA/b_forward[26]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.302    16.846 f  aluA/queue[0][75]_i_10/O
                         net (fo=1, routed)           0.351    17.197    lsu/queue[0][75]_i_3__1
    SLICE_X48Y102        LUT6 (Prop_lut6_I4_O)        0.124    17.321 r  lsu/queue[0][75]_i_6/O
                         net (fo=3, routed)           0.691    18.012    regs/queue_reg[0][75]_3
    SLICE_X48Y102        LUT6 (Prop_lut6_I1_O)        0.124    18.136 r  regs/queue[0][75]_i_3__1/O
                         net (fo=12, routed)          2.440    20.576    load_queue/output_loadA[69]
    SLICE_X6Y129         LUT3 (Prop_lut3_I2_O)        0.150    20.726 f  load_queue/queue[5][75]_i_8__1/O
                         net (fo=1, routed)           0.469    21.195    load_queue/queue[5][75]_i_8__1_n_0
    SLICE_X6Y129         LUT6 (Prop_lut6_I1_O)        0.328    21.523 r  load_queue/queue[5][75]_i_6__1/O
                         net (fo=2, routed)           1.269    22.792    load_queue/queue[5][75]_i_6__1_n_0
    SLICE_X28Y116        LUT5 (Prop_lut5_I0_O)        0.124    22.916 r  load_queue/queue[4][75]_i_1__1/O
                         net (fo=1, routed)           0.000    22.916    load_queue/queue[4][75]_i_1__1_n_0
    SLICE_X28Y116        FDRE                                         r  load_queue/queue_reg[4][75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.604    24.945    load_queue/clk_IBUF_BUFG
    SLICE_X28Y116        FDRE                                         r  load_queue/queue_reg[4][75]/C
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.097    
    SLICE_X28Y116        FDRE (Setup_fdre_C_D)        0.031    25.128    load_queue/queue_reg[4][75]
  -------------------------------------------------------------------
                         required time                         25.128    
                         arrival time                         -22.916    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][71]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.711ns  (logic 3.637ns (20.536%)  route 14.074ns (79.464%))
  Logic Levels:           17  (CARRY4=6 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.373 r  branch_reservation/ROB_reg[15][56]_i_2/O[2]
                         net (fo=112, routed)         1.524    15.897    lsu/b_forward[22]
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.302    16.199 r  lsu/queue[10][71]_i_7/O
                         net (fo=1, routed)           0.403    16.602    regs/queue_reg[0][71]_4
    SLICE_X51Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.726 r  regs/queue[10][71]_i_3__1/O
                         net (fo=39, routed)          1.666    18.393    regs/output_dataB_rs1[23]
    SLICE_X52Y108        LUT6 (Prop_lut6_I5_O)        0.124    18.517 r  regs/queue[0][71]_i_3__1/O
                         net (fo=12, routed)          2.333    20.849    load_queue/output_loadA[65]
    SLICE_X11Y120        LUT3 (Prop_lut3_I2_O)        0.150    20.999 f  load_queue/queue[5][71]_i_8__1/O
                         net (fo=1, routed)           0.455    21.455    load_queue/queue[5][71]_i_8__1_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I1_O)        0.332    21.787 r  load_queue/queue[5][71]_i_6__1/O
                         net (fo=2, routed)           0.874    22.661    load_queue/queue[5][71]_i_6__1_n_0
    SLICE_X28Y120        LUT5 (Prop_lut5_I0_O)        0.124    22.785 r  load_queue/queue[4][71]_i_1__1/O
                         net (fo=1, routed)           0.000    22.785    load_queue/queue[4][71]_i_1__1_n_0
    SLICE_X28Y120        FDRE                                         r  load_queue/queue_reg[4][71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.600    24.941    load_queue/clk_IBUF_BUFG
    SLICE_X28Y120        FDRE                                         r  load_queue/queue_reg[4][71]/C
                         clock pessimism              0.187    25.128    
                         clock uncertainty           -0.035    25.093    
    SLICE_X28Y120        FDRE (Setup_fdre_C_D)        0.031    25.124    load_queue/queue_reg[4][71]
  -------------------------------------------------------------------
                         required time                         25.124    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            load_queue/queue_reg[4][68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.700ns  (logic 3.595ns (20.311%)  route 14.105ns (79.689%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 24.944 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.333 r  branch_reservation/ROB_reg[15][52]_i_2/O[3]
                         net (fo=112, routed)         1.777    16.110    lsu/b_forward[19]
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.306    16.416 r  lsu/queue[10][68]_i_7/O
                         net (fo=1, routed)           0.149    16.565    regs/queue_reg[0][68]_4
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.124    16.689 r  regs/queue[10][68]_i_3__1/O
                         net (fo=39, routed)          1.509    18.198    regs/output_dataB_rs1[20]
    SLICE_X48Y101        LUT6 (Prop_lut6_I5_O)        0.124    18.322 r  regs/queue[0][68]_i_3__1/O
                         net (fo=12, routed)          2.416    20.738    load_queue/output_loadA[62]
    SLICE_X12Y123        LUT3 (Prop_lut3_I2_O)        0.148    20.886 f  load_queue/queue[5][68]_i_8__1/O
                         net (fo=1, routed)           0.452    21.338    load_queue/queue[5][68]_i_8__1_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I1_O)        0.328    21.666 r  load_queue/queue[5][68]_i_6__1/O
                         net (fo=2, routed)           0.983    22.650    load_queue/queue[5][68]_i_6__1_n_0
    SLICE_X28Y117        LUT5 (Prop_lut5_I0_O)        0.124    22.774 r  load_queue/queue[4][68]_i_1__1/O
                         net (fo=1, routed)           0.000    22.774    load_queue/queue[4][68]_i_1__1_n_0
    SLICE_X28Y117        FDRE                                         r  load_queue/queue_reg[4][68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.603    24.944    load_queue/clk_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  load_queue/queue_reg[4][68]/C
                         clock pessimism              0.187    25.131    
                         clock uncertainty           -0.035    25.096    
    SLICE_X28Y117        FDRE (Setup_fdre_C_D)        0.029    25.125    load_queue/queue_reg[4][68]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -22.774    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[4][79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.695ns  (logic 3.859ns (21.809%)  route 13.836ns (78.191%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 24.949 - 20.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.553     5.074    branch_reservation/clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  branch_reservation/operation_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  branch_reservation/operation_reg[3][1]/Q
                         net (fo=5, routed)           1.302     6.831    branch_reservation/operation_reg[3][44]_0[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  branch_reservation/committed[3]_i_6/O
                         net (fo=16, routed)          0.800     7.756    branch_reservation/committed[3]_i_6_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.119     7.875 r  branch_reservation/operation[0][79]_i_28/O
                         net (fo=78, routed)          0.912     8.786    branch_reservation/operationIndex[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.332     9.118 r  branch_reservation/ROB[15][63]_i_21/O
                         net (fo=172, routed)         1.920    11.038    branch_reservation/branch_operation[65]
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.162 r  branch_reservation/ROB[15][36]_i_17/O
                         net (fo=2, routed)           1.111    12.273    branch_reservation/ROB[15][36]_i_17_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.397 r  branch_reservation/ROB[15][36]_i_8/O
                         net (fo=4, routed)           0.774    13.171    branch_reservation/ROB[15][36]_i_3_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.678 r  branch_reservation/ROB_reg[15][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.678    branch_reservation/ROB_reg[15][36]_i_2_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 r  branch_reservation/ROB_reg[15][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    branch_reservation/ROB_reg[15][40]_i_2_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  branch_reservation/ROB_reg[15][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    branch_reservation/ROB_reg[15][44]_i_2_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  branch_reservation/ROB_reg[15][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    branch_reservation/ROB_reg[15][48]_i_2_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  branch_reservation/ROB_reg[15][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    branch_reservation/ROB_reg[15][52]_i_2_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  branch_reservation/ROB_reg[15][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    branch_reservation/ROB_reg[15][56]_i_2_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  branch_reservation/ROB_reg[15][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    branch_reservation/ROB_reg[15][60]_i_2_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.601 r  branch_reservation/ROB_reg[15][63]_i_6/O[2]
                         net (fo=112, routed)         1.638    16.239    lsu/b_forward[30]
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.302    16.541 r  lsu/queue[10][79]_i_11/O
                         net (fo=1, routed)           0.571    17.112    regs/queue_reg[0][79]_5
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.124    17.236 r  regs/queue[10][79]_i_3__1/O
                         net (fo=39, routed)          1.709    18.945    regs/output_dataB_rs1[31]
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.124    19.069 r  regs/queue[0][79]_i_3/O
                         net (fo=12, routed)          2.115    21.184    alu_queue/output_aluA[73]
    SLICE_X32Y137        LUT3 (Prop_lut3_I2_O)        0.150    21.334 f  alu_queue/queue[5][79]_i_9/O
                         net (fo=1, routed)           0.305    21.639    alu_queue/queue[5][79]_i_9_n_0
    SLICE_X32Y139        LUT6 (Prop_lut6_I1_O)        0.326    21.965 r  alu_queue/queue[5][79]_i_6/O
                         net (fo=2, routed)           0.680    22.645    alu_queue/queue[5][79]_i_6_n_0
    SLICE_X43Y142        LUT5 (Prop_lut5_I0_O)        0.124    22.769 r  alu_queue/queue[4][79]_i_1/O
                         net (fo=1, routed)           0.000    22.769    alu_queue/queue[4][79]_i_1_n_0
    SLICE_X43Y142        FDRE                                         r  alu_queue/queue_reg[4][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.608    24.949    alu_queue/clk_IBUF_BUFG
    SLICE_X43Y142        FDRE                                         r  alu_queue/queue_reg[4][79]/C
                         clock pessimism              0.187    25.136    
                         clock uncertainty           -0.035    25.101    
    SLICE_X43Y142        FDRE (Setup_fdre_C_D)        0.031    25.132    alu_queue/queue_reg[4][79]
  -------------------------------------------------------------------
                         required time                         25.132    
                         arrival time                         -22.769    
  -------------------------------------------------------------------
                         slack                                  2.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mem/rdata1__reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decoderB/d2_imm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.852%)  route 0.238ns (56.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.565     1.448    mem/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  mem/rdata1__reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mem/rdata1__reg[28]/Q
                         net (fo=4, routed)           0.238     1.827    mem/instructB[28]
    SLICE_X46Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.872 r  mem/d2_imm[7]_i_1/O
                         net (fo=1, routed)           0.000     1.872    decoderB/d2_imm_reg[31]_0[7]
    SLICE_X46Y53         FDRE                                         r  decoderB/d2_imm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.831     1.959    decoderB/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  decoderB/d2_imm_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     1.835    decoderB/d2_imm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[11][50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[10][50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.226ns (53.449%)  route 0.197ns (46.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.563     1.446    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  lsu/store_buffer/store_buffer_reg[11][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  lsu/store_buffer/store_buffer_reg[11][50]/Q
                         net (fo=2, routed)           0.197     1.771    lsu/store_buffer/p_0_in17_in[18]
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.098     1.869 r  lsu/store_buffer/store_buffer[10][50]_i_1/O
                         net (fo=1, routed)           0.000     1.869    lsu/store_buffer/store_buffer[10][50]_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  lsu/store_buffer/store_buffer_reg[10][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.831     1.958    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  lsu/store_buffer/store_buffer_reg[10][50]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.829    lsu/store_buffer/store_buffer_reg[10][50]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mem/rdata1__reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            decoderB/d2_imm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.442%)  route 0.242ns (56.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.565     1.448    mem/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  mem/rdata1__reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  mem/rdata1__reg[28]/Q
                         net (fo=4, routed)           0.242     1.831    mem/instructB[28]
    SLICE_X46Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  mem/d2_imm[8]_i_1/O
                         net (fo=1, routed)           0.000     1.876    decoderB/d2_imm_reg[31]_0[8]
    SLICE_X46Y53         FDRE                                         r  decoderB/d2_imm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.831     1.959    decoderB/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  decoderB/d2_imm_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.121     1.836    decoderB/d2_imm_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[15][63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[14][63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.190ns (45.038%)  route 0.232ns (54.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.562     1.445    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  lsu/store_buffer/store_buffer_reg[15][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  lsu/store_buffer/store_buffer_reg[15][63]/Q
                         net (fo=2, routed)           0.232     1.818    lsu/store_buffer/p_0_in25_in[31]
    SLICE_X44Y45         LUT3 (Prop_lut3_I0_O)        0.049     1.867 r  lsu/store_buffer/store_buffer[14][63]_i_2/O
                         net (fo=1, routed)           0.000     1.867    lsu/store_buffer/store_buffer[14][63]_i_2_n_0
    SLICE_X44Y45         FDRE                                         r  lsu/store_buffer/store_buffer_reg[14][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.834     1.961    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  lsu/store_buffer/store_buffer_reg[14][63]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.107     1.824    lsu/store_buffer/store_buffer_reg[14][63]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lsu/tail_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_opcodeB_reg_0_3_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.492%)  route 0.441ns (77.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.566     1.449    lsu/clk_IBUF_BUFG
    SLICE_X15Y45         FDSE                                         r  lsu/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDSE (Prop_fdse_C_Q)         0.128     1.577 r  lsu/tail_reg[1]/Q
                         net (fo=25, routed)          0.441     2.018    lsu/load_opcodeB_reg_0_3_0_2/ADDRD1
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.834     1.962    lsu/load_opcodeB_reg_0_3_0_2/WCLK
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.974    lsu/load_opcodeB_reg_0_3_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lsu/tail_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.492%)  route 0.441ns (77.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.566     1.449    lsu/clk_IBUF_BUFG
    SLICE_X15Y45         FDSE                                         r  lsu/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDSE (Prop_fdse_C_Q)         0.128     1.577 r  lsu/tail_reg[1]/Q
                         net (fo=25, routed)          0.441     2.018    lsu/load_opcodeB_reg_0_3_0_2/ADDRD1
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.834     1.962    lsu/load_opcodeB_reg_0_3_0_2/WCLK
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.974    lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lsu/tail_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_opcodeB_reg_0_3_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.492%)  route 0.441ns (77.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.566     1.449    lsu/clk_IBUF_BUFG
    SLICE_X15Y45         FDSE                                         r  lsu/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDSE (Prop_fdse_C_Q)         0.128     1.577 r  lsu/tail_reg[1]/Q
                         net (fo=25, routed)          0.441     2.018    lsu/load_opcodeB_reg_0_3_0_2/ADDRD1
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.834     1.962    lsu/load_opcodeB_reg_0_3_0_2/WCLK
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.974    lsu/load_opcodeB_reg_0_3_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lsu/tail_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.492%)  route 0.441ns (77.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.566     1.449    lsu/clk_IBUF_BUFG
    SLICE_X15Y45         FDSE                                         r  lsu/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDSE (Prop_fdse_C_Q)         0.128     1.577 r  lsu/tail_reg[1]/Q
                         net (fo=25, routed)          0.441     2.018    lsu/load_opcodeB_reg_0_3_0_2/ADDRD1
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.834     1.962    lsu/load_opcodeB_reg_0_3_0_2/WCLK
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.974    lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lsu/tail_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_opcodeB_reg_0_3_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.492%)  route 0.441ns (77.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.566     1.449    lsu/clk_IBUF_BUFG
    SLICE_X15Y45         FDSE                                         r  lsu/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDSE (Prop_fdse_C_Q)         0.128     1.577 r  lsu/tail_reg[1]/Q
                         net (fo=25, routed)          0.441     2.018    lsu/load_opcodeB_reg_0_3_0_2/ADDRD1
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.834     1.962    lsu/load_opcodeB_reg_0_3_0_2/WCLK
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.974    lsu/load_opcodeB_reg_0_3_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lsu/tail_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_opcodeB_reg_0_3_0_2/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.492%)  route 0.441ns (77.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.566     1.449    lsu/clk_IBUF_BUFG
    SLICE_X15Y45         FDSE                                         r  lsu/tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDSE (Prop_fdse_C_Q)         0.128     1.577 r  lsu/tail_reg[1]/Q
                         net (fo=25, routed)          0.441     2.018    lsu/load_opcodeB_reg_0_3_0_2/ADDRD1
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.834     1.962    lsu/load_opcodeB_reg_0_3_0_2/WCLK
    SLICE_X14Y52         RAMD32                                       r  lsu/load_opcodeB_reg_0_3_0_2/RAMC_D1/CLK
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.974    lsu/load_opcodeB_reg_0_3_0_2/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7   mem/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7   mem/data_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y8   mem/data_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   mem/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9   mem/data_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9   mem/data_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7   mem/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   mem/data_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3   mem/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1   mem/data_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y52  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.463ns (46.985%)  route 5.036ns (53.015%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.025     6.628    display/activate_refresh[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.039     7.791    display/LED_N[3]
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.152     7.943 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.971    10.915    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    14.646 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.646    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 4.476ns (47.241%)  route 4.998ns (52.759%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.025     6.628    display/activate_refresh[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.042     7.794    display/LED_N[3]
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.152     7.946 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.931    10.877    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.621 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.621    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 4.235ns (45.167%)  route 5.142ns (54.833%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.025     6.628    display/activate_refresh[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.840     7.592    display/LED_N[3]
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.716 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.276    10.993    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.524 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.524    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 4.224ns (46.096%)  route 4.939ns (53.904%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.025     6.628    display/activate_refresh[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     7.598    display/LED_N[3]
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.722 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.068    10.790    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.310 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.310    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 4.215ns (46.072%)  route 4.933ns (53.928%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.025     6.628    display/activate_refresh[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.039     7.791    display/LED_N[3]
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.915 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.869    10.784    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.295 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.295    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.071ns  (logic 4.239ns (46.733%)  route 4.832ns (53.267%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.025     6.628    display/activate_refresh[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.042     7.794    display/LED_N[3]
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.124     7.918 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.765    10.683    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.218 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.218    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.441ns (49.241%)  route 4.578ns (50.759%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.025     6.628    display/activate_refresh[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124     6.752 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.846     7.598    display/LED_N[3]
    SLICE_X62Y55         LUT4 (Prop_lut4_I0_O)        0.154     7.752 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.707    10.459    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.167 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.167    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 4.355ns (55.672%)  route 3.468ns (44.328%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.045     6.648    display/activate_refresh[0]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.152     6.800 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.423     9.222    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    12.969 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.969    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.708ns  (logic 4.320ns (56.049%)  route 3.388ns (43.951%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.626     5.147    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.055     6.658    display/activate_refresh[0]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.150     6.808 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.333     9.141    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    12.855 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.855    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 4.027ns (53.060%)  route 3.563ns (46.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        1.551     5.072    clk_IBUF_BUFG
    SLICE_X54Y25         FDSE                                         r  led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDSE (Prop_fdse_C_Q)         0.518     5.590 r  led_light_reg[3]/Q
                         net (fo=1, routed)           3.563     9.153    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.662 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.662    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.390ns (60.634%)  route 0.902ns (39.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.375     1.993    display/activate_refresh[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.038 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.527     2.565    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.769 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.769    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.347ns (56.849%)  route 1.022ns (43.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.553     1.436    clk_IBUF_BUFG
    SLICE_X36Y21         FDSE                                         r  led_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  led_light_reg[0]/Q
                         net (fo=1, routed)           1.022     2.599    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.805 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.805    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.386ns (58.894%)  route 0.968ns (41.106%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.375     1.993    display/activate_refresh[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045     2.038 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.630    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.830 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.830    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.461ns (59.507%)  route 0.994ns (40.493%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.375     1.993    display/activate_refresh[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.043     2.036 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.619     2.655    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.932 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.932    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.481ns (58.835%)  route 1.036ns (41.165%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.375     1.993    display/activate_refresh[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.043     2.036 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.661     2.696    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     3.993 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.993    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.508ns (58.634%)  route 1.064ns (41.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  display/display_fourth_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/display_fourth_reg[0]/Q
                         net (fo=1, routed)           0.098     1.714    display/display_fourth_reg_n_0_[0]
    SLICE_X61Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.187     1.946    display/LED_N[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.051     1.997 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.778     2.776    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     4.046 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.046    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.395ns (53.540%)  route 1.210ns (46.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X52Y31         FDSE                                         r  led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDSE (Prop_fdse_C_Q)         0.164     1.606 r  led_light_reg[1]/Q
                         net (fo=1, routed)           1.210     2.816    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.047 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.047    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_third_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.467ns (56.890%)  route 1.112ns (43.110%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/display_third_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/display_third_reg[2]/Q
                         net (fo=1, routed)           0.056     1.672    display/display_third_reg_n_0_[2]
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.717 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.238     1.955    display/LED_N[2]
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.045     2.000 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.818     2.818    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.054 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.054    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_third_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.443ns (55.843%)  route 1.141ns (44.157%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  display/display_third_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/display_third_reg[2]/Q
                         net (fo=1, routed)           0.056     1.672    display/display_third_reg_n_0_[2]
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.717 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.249     1.966    display/LED_N[2]
    SLICE_X62Y55         LUT4 (Prop_lut4_I1_O)        0.045     2.011 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.836     2.847    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.059 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.059    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.374ns (51.821%)  route 1.278ns (48.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8409, routed)        0.553     1.436    clk_IBUF_BUFG
    SLICE_X54Y25         FDSE                                         r  led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDSE (Prop_fdse_C_Q)         0.164     1.600 r  led_light_reg[3]/Q
                         net (fo=1, routed)           1.278     2.878    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.088 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.088    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





