{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763654798110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763654798118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 00:06:37 2025 " "Processing started: Fri Nov 21 00:06:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763654798118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654798118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coe181 -c coe181 " "Command: quartus_map --read_settings_files=on --write_settings_files=off coe181 -c coe181" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654798118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763654798943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763654798943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.0/new/alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.0/new/async_memory.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/intelFPGA_lite/18.0/new/data_memory.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.0/new/inst_rom.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "pc.v" "" { Text "C:/intelFPGA_lite/18.0/new/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.0/new/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "register_file_tb.v" "" { Text "C:/intelFPGA_lite/18.0/new/register_file_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buf.v" "" { Text "C:/intelFPGA_lite/18.0/new/serial_buf.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/18.0/new/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_program_counter " "Found entity 1: tb_program_counter" {  } { { "program_counter_tb.v" "" { Text "C:/intelFPGA_lite/18.0/new/program_counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/intelFPGA_lite/18.0/new/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "mux2_tb.v" "" { Text "C:/intelFPGA_lite/18.0/new/mux2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/intelFPGA_lite/18.0/new/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.v" "" { Text "C:/intelFPGA_lite/18.0/new/adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/intelFPGA_lite/18.0/new/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_tb " "Found entity 1: sign_extender_tb" {  } { { "sign_extender_tb.v" "" { Text "C:/intelFPGA_lite/18.0/new/sign_extender_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763654813696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654813696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763654813781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "processor.v" "pc" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:pc_adder " "Elaborating entity \"adder\" for hierarchy \"adder:pc_adder\"" {  } { { "processor.v" "pc_adder" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:instruction_memory " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:instruction_memory\"" {  } { { "processor.v" "instruction_memory" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813825 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 255 inst_rom.v(30) " "Verilog HDL warning at inst_rom.v(30): number of words (0) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.0/new/inst_rom.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763654813830 "|processor|inst_rom:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 inst_rom.v(23) " "Net \"rom.data_a\" at inst_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.0/new/inst_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763654813839 "|processor|inst_rom:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 inst_rom.v(23) " "Net \"rom.waddr_a\" at inst_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.0/new/inst_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763654813840 "|processor|inst_rom:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 inst_rom.v(23) " "Net \"rom.we_a\" at inst_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.0/new/inst_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763654813840 "|processor|inst_rom:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:write_reg_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:write_reg_mux\"" {  } { { "processor.v" "write_reg_mux" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_file " "Elaborating entity \"register\" for hierarchy \"register:register_file\"" {  } { { "processor.v" "register_file" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sign_ext " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sign_ext\"" {  } { { "processor.v" "sign_ext" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:alu_b_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:alu_b_mux\"" {  } { { "processor.v" "alu_b_mux" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "processor.v" "alu_unit" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "processor.v" "data_mem" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:data_mem\|async_memory:data_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:data_mem\|async_memory:data_seg\"" {  } { { "data_memory.v" "data_seg" { Text "C:/intelFPGA_lite/18.0/new/data_memory.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813885 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(44) " "Verilog HDL warning at async_memory.v(44): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.0/new/async_memory.v" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763654813903 "|processor|data_memory:data_mem|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(45) " "Verilog HDL warning at async_memory.v(45): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.0/new/async_memory.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763654813905 "|processor|data_memory:data_mem|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(46) " "Verilog HDL warning at async_memory.v(46): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.0/new/async_memory.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763654813906 "|processor|data_memory:data_mem|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(47) " "Verilog HDL warning at async_memory.v(47): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.0/new/async_memory.v" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763654813907 "|processor|data_memory:data_mem|async_memory:data_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:data_mem\|async_memory:stack_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:data_mem\|async_memory:stack_seg\"" {  } { { "data_memory.v" "stack_seg" { Text "C:/intelFPGA_lite/18.0/new/data_memory.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_buffer data_memory:data_mem\|serial_buffer:ser " "Elaborating entity \"serial_buffer\" for hierarchy \"data_memory:data_mem\|serial_buffer:ser\"" {  } { { "data_memory.v" "ser" { Text "C:/intelFPGA_lite/18.0/new/data_memory.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654813993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[0\] GND " "Pin \"serial_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[1\] GND " "Pin \"serial_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[2\] GND " "Pin \"serial_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[3\] GND " "Pin \"serial_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[4\] GND " "Pin \"serial_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[5\] GND " "Pin \"serial_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[6\] GND " "Pin \"serial_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[7\] GND " "Pin \"serial_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_rden_out GND " "Pin \"serial_rden_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_rden_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_wren_out GND " "Pin \"serial_wren_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763654814593 "|processor|serial_wren_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763654814593 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "122 " "122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763654814604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763654814856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763654814856 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[0\] " "No output dependent on input pin \"serial_in\[0\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[1\] " "No output dependent on input pin \"serial_in\[1\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[2\] " "No output dependent on input pin \"serial_in\[2\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[3\] " "No output dependent on input pin \"serial_in\[3\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[4\] " "No output dependent on input pin \"serial_in\[4\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[5\] " "No output dependent on input pin \"serial_in\[5\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[6\] " "No output dependent on input pin \"serial_in\[6\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[7\] " "No output dependent on input pin \"serial_in\[7\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_ready_in " "No output dependent on input pin \"serial_ready_in\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_ready_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_valid_in " "No output dependent on input pin \"serial_valid_in\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.0/new/processor.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763654814908 "|processor|serial_valid_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763654814908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763654814909 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763654814909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763654814909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763654814954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 00:06:54 2025 " "Processing ended: Fri Nov 21 00:06:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763654814954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763654814954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763654814954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763654814954 ""}
