#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000248d0339f60 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000248d059e0b0_0 .net "PC", 31 0, L_00000248d061eaf0;  1 drivers
v00000248d059e650_0 .net "cycles_consumed", 31 0, v00000248d059dc50_0;  1 drivers
v00000248d059e8d0_0 .var "input_clk", 0 0;
v00000248d059ea10_0 .var "rst", 0 0;
S_00000248d051cea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000248d0339f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000248d04e1760 .functor NOR 1, v00000248d059e8d0_0, v00000248d058b240_0, C4<0>, C4<0>;
L_00000248d04e1300 .functor AND 1, v00000248d0575140_0, v00000248d05749c0_0, C4<1>, C4<1>;
L_00000248d04e0a40 .functor AND 1, L_00000248d04e1300, L_00000248d059edd0, C4<1>, C4<1>;
L_00000248d04e08f0 .functor AND 1, v00000248d0563a60_0, v00000248d05636a0_0, C4<1>, C4<1>;
L_00000248d04e1370 .functor AND 1, L_00000248d04e08f0, L_00000248d059eb50, C4<1>, C4<1>;
L_00000248d04e1d10 .functor AND 1, v00000248d058ca00_0, v00000248d058be20_0, C4<1>, C4<1>;
L_00000248d04e1f40 .functor AND 1, L_00000248d04e1d10, L_00000248d059ee70, C4<1>, C4<1>;
L_00000248d04e22c0 .functor AND 1, v00000248d0575140_0, v00000248d05749c0_0, C4<1>, C4<1>;
L_00000248d04e0960 .functor AND 1, L_00000248d04e22c0, L_00000248d059f190, C4<1>, C4<1>;
L_00000248d04e1ca0 .functor AND 1, v00000248d0563a60_0, v00000248d05636a0_0, C4<1>, C4<1>;
L_00000248d04e1a70 .functor AND 1, L_00000248d04e1ca0, L_00000248d059f230, C4<1>, C4<1>;
L_00000248d04e0ab0 .functor AND 1, v00000248d058ca00_0, v00000248d058be20_0, C4<1>, C4<1>;
L_00000248d04e1d80 .functor AND 1, L_00000248d04e0ab0, L_00000248d059f370, C4<1>, C4<1>;
L_00000248d05a5150 .functor NOT 1, L_00000248d04e1760, C4<0>, C4<0>, C4<0>;
L_00000248d05a6570 .functor NOT 1, L_00000248d04e1760, C4<0>, C4<0>, C4<0>;
L_00000248d060a7b0 .functor NOT 1, L_00000248d04e1760, C4<0>, C4<0>, C4<0>;
L_00000248d060be70 .functor NOT 1, L_00000248d04e1760, C4<0>, C4<0>, C4<0>;
L_00000248d060bcb0 .functor NOT 1, L_00000248d04e1760, C4<0>, C4<0>, C4<0>;
L_00000248d061eaf0 .functor BUFZ 32, v00000248d0590920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248d058c3c0_0 .net "EX1_ALU_OPER1", 31 0, L_00000248d05a6ea0;  1 drivers
v00000248d058cfa0_0 .net "EX1_ALU_OPER2", 31 0, L_00000248d060af90;  1 drivers
v00000248d058cc80_0 .net "EX1_PC", 31 0, v00000248d0572b20_0;  1 drivers
v00000248d058c500_0 .net "EX1_PFC", 31 0, v00000248d0573e80_0;  1 drivers
v00000248d058c5a0_0 .net "EX1_PFC_to_IF", 31 0, L_00000248d05a3fb0;  1 drivers
v00000248d058c640_0 .net "EX1_forward_to_B", 31 0, v00000248d0571900_0;  1 drivers
v00000248d058cd20_0 .net "EX1_is_beq", 0 0, v00000248d0571f40_0;  1 drivers
v00000248d058ce60_0 .net "EX1_is_bne", 0 0, v00000248d0573f20_0;  1 drivers
v00000248d058f8e0_0 .net "EX1_is_jal", 0 0, v00000248d0573480_0;  1 drivers
v00000248d058f5c0_0 .net "EX1_is_jr", 0 0, v00000248d0572da0_0;  1 drivers
v00000248d058eee0_0 .net "EX1_is_oper2_immed", 0 0, v00000248d05735c0_0;  1 drivers
v00000248d058d4a0_0 .net "EX1_memread", 0 0, v00000248d0572c60_0;  1 drivers
v00000248d058d900_0 .net "EX1_memwrite", 0 0, v00000248d0573980_0;  1 drivers
v00000248d058e800_0 .net "EX1_opcode", 11 0, v00000248d0571b80_0;  1 drivers
v00000248d058f980_0 .net "EX1_predicted", 0 0, v00000248d0571c20_0;  1 drivers
v00000248d058de00_0 .net "EX1_rd_ind", 4 0, v00000248d05726c0_0;  1 drivers
v00000248d058e4e0_0 .net "EX1_rd_indzero", 0 0, v00000248d0572e40_0;  1 drivers
v00000248d058f340_0 .net "EX1_regwrite", 0 0, v00000248d0572260_0;  1 drivers
v00000248d058d540_0 .net "EX1_rs1", 31 0, v00000248d0573660_0;  1 drivers
v00000248d058d5e0_0 .net "EX1_rs1_ind", 4 0, v00000248d0572300_0;  1 drivers
v00000248d058fa20_0 .net "EX1_rs2", 31 0, v00000248d05723a0_0;  1 drivers
v00000248d058e6c0_0 .net "EX1_rs2_ind", 4 0, v00000248d05730c0_0;  1 drivers
v00000248d058d400_0 .net "EX1_rs2_out", 31 0, L_00000248d0609fd0;  1 drivers
v00000248d058dea0_0 .net "EX2_ALU_OPER1", 31 0, v00000248d05751e0_0;  1 drivers
v00000248d058ec60_0 .net "EX2_ALU_OPER2", 31 0, v00000248d0574a60_0;  1 drivers
v00000248d058d2c0_0 .net "EX2_ALU_OUT", 31 0, L_00000248d05a4230;  1 drivers
v00000248d058d9a0_0 .net "EX2_PC", 31 0, v00000248d0574920_0;  1 drivers
v00000248d058ea80_0 .net "EX2_PFC_to_IF", 31 0, v00000248d0574d80_0;  1 drivers
v00000248d058e760_0 .net "EX2_forward_to_B", 31 0, v00000248d0574b00_0;  1 drivers
v00000248d058e8a0_0 .net "EX2_is_beq", 0 0, v00000248d0575000_0;  1 drivers
v00000248d058e080_0 .net "EX2_is_bne", 0 0, v00000248d0574740_0;  1 drivers
v00000248d058e3a0_0 .net "EX2_is_jal", 0 0, v00000248d0574ec0_0;  1 drivers
v00000248d058da40_0 .net "EX2_is_jr", 0 0, v00000248d0575280_0;  1 drivers
v00000248d058e440_0 .net "EX2_is_oper2_immed", 0 0, v00000248d05747e0_0;  1 drivers
v00000248d058e940_0 .net "EX2_memread", 0 0, v00000248d05744c0_0;  1 drivers
v00000248d058d360_0 .net "EX2_memwrite", 0 0, v00000248d0574560_0;  1 drivers
v00000248d058f520_0 .net "EX2_opcode", 11 0, v00000248d0575320_0;  1 drivers
v00000248d058db80_0 .net "EX2_predicted", 0 0, v00000248d05750a0_0;  1 drivers
v00000248d058f840_0 .net "EX2_rd_ind", 4 0, v00000248d0574880_0;  1 drivers
v00000248d058e580_0 .net "EX2_rd_indzero", 0 0, v00000248d05749c0_0;  1 drivers
v00000248d058e9e0_0 .net "EX2_regwrite", 0 0, v00000248d0575140_0;  1 drivers
v00000248d058f0c0_0 .net "EX2_rs1", 31 0, v00000248d05753c0_0;  1 drivers
v00000248d058d860_0 .net "EX2_rs1_ind", 4 0, v00000248d0575460_0;  1 drivers
v00000248d058dae0_0 .net "EX2_rs2_ind", 4 0, v00000248d0575500_0;  1 drivers
v00000248d058e260_0 .net "EX2_rs2_out", 31 0, v00000248d0575640_0;  1 drivers
v00000248d058df40_0 .net "ID_INST", 31 0, v00000248d057a970_0;  1 drivers
v00000248d058dfe0_0 .net "ID_PC", 31 0, v00000248d057add0_0;  1 drivers
v00000248d058dc20_0 .net "ID_PFC_to_EX", 31 0, L_00000248d05a01d0;  1 drivers
v00000248d058ed00_0 .net "ID_PFC_to_IF", 31 0, L_00000248d05a13f0;  1 drivers
v00000248d058d680_0 .net "ID_forward_to_B", 31 0, L_00000248d05a0b30;  1 drivers
v00000248d058d720_0 .net "ID_is_beq", 0 0, L_00000248d059fc30;  1 drivers
v00000248d058eb20_0 .net "ID_is_bne", 0 0, L_00000248d059fcd0;  1 drivers
v00000248d058ef80_0 .net "ID_is_j", 0 0, L_00000248d05a2070;  1 drivers
v00000248d058e620_0 .net "ID_is_jal", 0 0, L_00000248d05a47d0;  1 drivers
v00000248d058ebc0_0 .net "ID_is_jr", 0 0, L_00000248d059fe10;  1 drivers
v00000248d058eda0_0 .net "ID_is_oper2_immed", 0 0, L_00000248d05a5a10;  1 drivers
v00000248d058f700_0 .net "ID_memread", 0 0, L_00000248d05a2250;  1 drivers
v00000248d058d7c0_0 .net "ID_memwrite", 0 0, L_00000248d05a2b10;  1 drivers
v00000248d058f660_0 .net "ID_opcode", 11 0, v00000248d0590740_0;  1 drivers
v00000248d058f480_0 .net "ID_predicted", 0 0, v00000248d057cb30_0;  1 drivers
v00000248d058dcc0_0 .net "ID_rd_ind", 4 0, v00000248d0590c40_0;  1 drivers
v00000248d058e120_0 .net "ID_regwrite", 0 0, L_00000248d05a21b0;  1 drivers
v00000248d058f7a0_0 .net "ID_rs1", 31 0, v00000248d0577810_0;  1 drivers
v00000248d058ee40_0 .net "ID_rs1_ind", 4 0, v00000248d0590ec0_0;  1 drivers
v00000248d058dd60_0 .net "ID_rs2", 31 0, v00000248d05778b0_0;  1 drivers
v00000248d058f020_0 .net "ID_rs2_ind", 4 0, v00000248d0592180_0;  1 drivers
v00000248d058e1c0_0 .net "IF_INST", 31 0, L_00000248d05a50e0;  1 drivers
v00000248d058e300_0 .net "IF_pc", 31 0, v00000248d0590920_0;  1 drivers
v00000248d058f160_0 .net "MEM_ALU_OUT", 31 0, v00000248d0561da0_0;  1 drivers
v00000248d058f200_0 .net "MEM_Data_mem_out", 31 0, v00000248d058b9c0_0;  1 drivers
v00000248d058f2a0_0 .net "MEM_memread", 0 0, v00000248d05623e0_0;  1 drivers
v00000248d058f3e0_0 .net "MEM_memwrite", 0 0, v00000248d0563420_0;  1 drivers
v00000248d059f5f0_0 .net "MEM_opcode", 11 0, v00000248d05639c0_0;  1 drivers
v00000248d059d110_0 .net "MEM_rd_ind", 4 0, v00000248d05637e0_0;  1 drivers
v00000248d059d7f0_0 .net "MEM_rd_indzero", 0 0, v00000248d05636a0_0;  1 drivers
v00000248d059f4b0_0 .net "MEM_regwrite", 0 0, v00000248d0563a60_0;  1 drivers
v00000248d059d570_0 .net "MEM_rs2", 31 0, v00000248d0563880_0;  1 drivers
v00000248d059da70_0 .net "PC", 31 0, L_00000248d061eaf0;  alias, 1 drivers
v00000248d059f690_0 .net "STALL_ID1_FLUSH", 0 0, v00000248d057d710_0;  1 drivers
v00000248d059d930_0 .net "STALL_ID2_FLUSH", 0 0, v00000248d057b910_0;  1 drivers
v00000248d059e330_0 .net "STALL_IF_FLUSH", 0 0, v00000248d057dc10_0;  1 drivers
v00000248d059d1b0_0 .net "WB_ALU_OUT", 31 0, v00000248d058ad40_0;  1 drivers
v00000248d059f050_0 .net "WB_Data_mem_out", 31 0, v00000248d058ade0_0;  1 drivers
v00000248d059d4d0_0 .net "WB_memread", 0 0, v00000248d058ae80_0;  1 drivers
v00000248d059d610_0 .net "WB_rd_ind", 4 0, v00000248d058b880_0;  1 drivers
v00000248d059f7d0_0 .net "WB_rd_indzero", 0 0, v00000248d058be20_0;  1 drivers
v00000248d059e3d0_0 .net "WB_regwrite", 0 0, v00000248d058ca00_0;  1 drivers
v00000248d059e470_0 .net "Wrong_prediction", 0 0, L_00000248d060bd20;  1 drivers
v00000248d059df70_0 .net *"_ivl_1", 0 0, L_00000248d04e1300;  1 drivers
v00000248d059e010_0 .net *"_ivl_13", 0 0, L_00000248d04e1d10;  1 drivers
v00000248d059d430_0 .net *"_ivl_14", 0 0, L_00000248d059ee70;  1 drivers
v00000248d059f730_0 .net *"_ivl_19", 0 0, L_00000248d04e22c0;  1 drivers
v00000248d059f410_0 .net *"_ivl_2", 0 0, L_00000248d059edd0;  1 drivers
v00000248d059e6f0_0 .net *"_ivl_20", 0 0, L_00000248d059f190;  1 drivers
v00000248d059d9d0_0 .net *"_ivl_25", 0 0, L_00000248d04e1ca0;  1 drivers
v00000248d059f0f0_0 .net *"_ivl_26", 0 0, L_00000248d059f230;  1 drivers
v00000248d059e970_0 .net *"_ivl_31", 0 0, L_00000248d04e0ab0;  1 drivers
v00000248d059e5b0_0 .net *"_ivl_32", 0 0, L_00000248d059f370;  1 drivers
v00000248d059e790_0 .net *"_ivl_40", 31 0, L_00000248d05a2c50;  1 drivers
L_00000248d05c0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d059efb0_0 .net *"_ivl_43", 26 0, L_00000248d05c0c58;  1 drivers
L_00000248d05c0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d059d250_0 .net/2u *"_ivl_44", 31 0, L_00000248d05c0ca0;  1 drivers
v00000248d059d750_0 .net *"_ivl_52", 31 0, L_00000248d0611050;  1 drivers
L_00000248d05c0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d059e830_0 .net *"_ivl_55", 26 0, L_00000248d05c0d30;  1 drivers
L_00000248d05c0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d059e1f0_0 .net/2u *"_ivl_56", 31 0, L_00000248d05c0d78;  1 drivers
v00000248d059e510_0 .net *"_ivl_7", 0 0, L_00000248d04e08f0;  1 drivers
v00000248d059d2f0_0 .net *"_ivl_8", 0 0, L_00000248d059eb50;  1 drivers
v00000248d059f550_0 .net "alu_selA", 1 0, L_00000248d059ef10;  1 drivers
v00000248d059e290_0 .net "alu_selB", 1 0, L_00000248d059feb0;  1 drivers
v00000248d059d390_0 .net "clk", 0 0, L_00000248d04e1760;  1 drivers
v00000248d059dc50_0 .var "cycles_consumed", 31 0;
v00000248d059de30_0 .net "exhaz", 0 0, L_00000248d04e1370;  1 drivers
v00000248d059d6b0_0 .net "exhaz2", 0 0, L_00000248d04e1a70;  1 drivers
v00000248d059f2d0_0 .net "hlt", 0 0, v00000248d058b240_0;  1 drivers
v00000248d059dcf0_0 .net "idhaz", 0 0, L_00000248d04e0a40;  1 drivers
v00000248d059ec90_0 .net "idhaz2", 0 0, L_00000248d04e0960;  1 drivers
v00000248d059eab0_0 .net "if_id_write", 0 0, v00000248d057e2f0_0;  1 drivers
v00000248d059dd90_0 .net "input_clk", 0 0, v00000248d059e8d0_0;  1 drivers
v00000248d059ebf0_0 .net "is_branch_and_taken", 0 0, L_00000248d05a5230;  1 drivers
v00000248d059e150_0 .net "memhaz", 0 0, L_00000248d04e1f40;  1 drivers
v00000248d059d070_0 .net "memhaz2", 0 0, L_00000248d04e1d80;  1 drivers
v00000248d059ded0_0 .net "pc_src", 2 0, L_00000248d05a1710;  1 drivers
v00000248d059dbb0_0 .net "pc_write", 0 0, v00000248d057dcb0_0;  1 drivers
v00000248d059ed30_0 .net "rst", 0 0, v00000248d059ea10_0;  1 drivers
v00000248d059d890_0 .net "store_rs2_forward", 1 0, L_00000248d05a0810;  1 drivers
v00000248d059db10_0 .net "wdata_to_reg_file", 31 0, L_00000248d060bbd0;  1 drivers
E_00000248d04f8f80/0 .event negedge, v00000248d057d490_0;
E_00000248d04f8f80/1 .event posedge, v00000248d0562f20_0;
E_00000248d04f8f80 .event/or E_00000248d04f8f80/0, E_00000248d04f8f80/1;
L_00000248d059edd0 .cmp/eq 5, v00000248d0574880_0, v00000248d0572300_0;
L_00000248d059eb50 .cmp/eq 5, v00000248d05637e0_0, v00000248d0572300_0;
L_00000248d059ee70 .cmp/eq 5, v00000248d058b880_0, v00000248d0572300_0;
L_00000248d059f190 .cmp/eq 5, v00000248d0574880_0, v00000248d05730c0_0;
L_00000248d059f230 .cmp/eq 5, v00000248d05637e0_0, v00000248d05730c0_0;
L_00000248d059f370 .cmp/eq 5, v00000248d058b880_0, v00000248d05730c0_0;
L_00000248d05a2c50 .concat [ 5 27 0 0], v00000248d0590c40_0, L_00000248d05c0c58;
L_00000248d05a42d0 .cmp/ne 32, L_00000248d05a2c50, L_00000248d05c0ca0;
L_00000248d0611050 .concat [ 5 27 0 0], v00000248d0574880_0, L_00000248d05c0d30;
L_00000248d0612e50 .cmp/ne 32, L_00000248d0611050, L_00000248d05c0d78;
S_00000248d051d030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000248d04e0c00 .functor NOT 1, L_00000248d04e1370, C4<0>, C4<0>, C4<0>;
L_00000248d04e18b0 .functor AND 1, L_00000248d04e1f40, L_00000248d04e0c00, C4<1>, C4<1>;
L_00000248d04e1a00 .functor OR 1, L_00000248d04e0a40, L_00000248d04e18b0, C4<0>, C4<0>;
L_00000248d04e21e0 .functor OR 1, L_00000248d04e0a40, L_00000248d04e1370, C4<0>, C4<0>;
v00000248d0508310_0 .net *"_ivl_12", 0 0, L_00000248d04e21e0;  1 drivers
v00000248d0506970_0 .net *"_ivl_2", 0 0, L_00000248d04e0c00;  1 drivers
v00000248d0506d30_0 .net *"_ivl_5", 0 0, L_00000248d04e18b0;  1 drivers
v00000248d0507190_0 .net *"_ivl_7", 0 0, L_00000248d04e1a00;  1 drivers
v00000248d0506dd0_0 .net "alu_selA", 1 0, L_00000248d059ef10;  alias, 1 drivers
v00000248d0506a10_0 .net "exhaz", 0 0, L_00000248d04e1370;  alias, 1 drivers
v00000248d0507a50_0 .net "idhaz", 0 0, L_00000248d04e0a40;  alias, 1 drivers
v00000248d0507870_0 .net "memhaz", 0 0, L_00000248d04e1f40;  alias, 1 drivers
L_00000248d059ef10 .concat8 [ 1 1 0 0], L_00000248d04e1a00, L_00000248d04e21e0;
S_00000248d0306000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000248d04e1b50 .functor NOT 1, L_00000248d04e1a70, C4<0>, C4<0>, C4<0>;
L_00000248d04e1fb0 .functor AND 1, L_00000248d04e1d80, L_00000248d04e1b50, C4<1>, C4<1>;
L_00000248d04e0b90 .functor OR 1, L_00000248d04e0960, L_00000248d04e1fb0, C4<0>, C4<0>;
L_00000248d04e0c70 .functor NOT 1, v00000248d05735c0_0, C4<0>, C4<0>, C4<0>;
L_00000248d04e0ea0 .functor AND 1, L_00000248d04e0b90, L_00000248d04e0c70, C4<1>, C4<1>;
L_00000248d04e2020 .functor OR 1, L_00000248d04e0960, L_00000248d04e1a70, C4<0>, C4<0>;
L_00000248d04e2090 .functor NOT 1, v00000248d05735c0_0, C4<0>, C4<0>, C4<0>;
L_00000248d04e2100 .functor AND 1, L_00000248d04e2020, L_00000248d04e2090, C4<1>, C4<1>;
v00000248d0507550_0 .net "EX1_is_oper2_immed", 0 0, v00000248d05735c0_0;  alias, 1 drivers
v00000248d05083b0_0 .net *"_ivl_11", 0 0, L_00000248d04e0ea0;  1 drivers
v00000248d0507910_0 .net *"_ivl_16", 0 0, L_00000248d04e2020;  1 drivers
v00000248d0507cd0_0 .net *"_ivl_17", 0 0, L_00000248d04e2090;  1 drivers
v00000248d0507370_0 .net *"_ivl_2", 0 0, L_00000248d04e1b50;  1 drivers
v00000248d05084f0_0 .net *"_ivl_20", 0 0, L_00000248d04e2100;  1 drivers
v00000248d05079b0_0 .net *"_ivl_5", 0 0, L_00000248d04e1fb0;  1 drivers
v00000248d0508630_0 .net *"_ivl_7", 0 0, L_00000248d04e0b90;  1 drivers
v00000248d05070f0_0 .net *"_ivl_8", 0 0, L_00000248d04e0c70;  1 drivers
v00000248d0506e70_0 .net "alu_selB", 1 0, L_00000248d059feb0;  alias, 1 drivers
v00000248d0506b50_0 .net "exhaz", 0 0, L_00000248d04e1a70;  alias, 1 drivers
v00000248d0506fb0_0 .net "idhaz", 0 0, L_00000248d04e0960;  alias, 1 drivers
v00000248d0507230_0 .net "memhaz", 0 0, L_00000248d04e1d80;  alias, 1 drivers
L_00000248d059feb0 .concat8 [ 1 1 0 0], L_00000248d04e0ea0, L_00000248d04e2100;
S_00000248d0306190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000248d04e2790 .functor NOT 1, L_00000248d04e1a70, C4<0>, C4<0>, C4<0>;
L_00000248d04e24f0 .functor AND 1, L_00000248d04e1d80, L_00000248d04e2790, C4<1>, C4<1>;
L_00000248d04e25d0 .functor OR 1, L_00000248d04e0960, L_00000248d04e24f0, C4<0>, C4<0>;
L_00000248d04e2720 .functor OR 1, L_00000248d04e0960, L_00000248d04e1a70, C4<0>, C4<0>;
v00000248d0507050_0 .net *"_ivl_12", 0 0, L_00000248d04e2720;  1 drivers
v00000248d05072d0_0 .net *"_ivl_2", 0 0, L_00000248d04e2790;  1 drivers
v00000248d05074b0_0 .net *"_ivl_5", 0 0, L_00000248d04e24f0;  1 drivers
v00000248d05075f0_0 .net *"_ivl_7", 0 0, L_00000248d04e25d0;  1 drivers
v00000248d0507c30_0 .net "exhaz", 0 0, L_00000248d04e1a70;  alias, 1 drivers
v00000248d0507eb0_0 .net "idhaz", 0 0, L_00000248d04e0960;  alias, 1 drivers
v00000248d0484960_0 .net "memhaz", 0 0, L_00000248d04e1d80;  alias, 1 drivers
v00000248d0484a00_0 .net "store_rs2_forward", 1 0, L_00000248d05a0810;  alias, 1 drivers
L_00000248d05a0810 .concat8 [ 1 1 0 0], L_00000248d04e25d0, L_00000248d04e2720;
S_00000248d02b69a0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000248d0485360_0 .net "EX_ALU_OUT", 31 0, L_00000248d05a4230;  alias, 1 drivers
v00000248d0484dc0_0 .net "EX_memread", 0 0, v00000248d05744c0_0;  alias, 1 drivers
v00000248d046d940_0 .net "EX_memwrite", 0 0, v00000248d0574560_0;  alias, 1 drivers
v00000248d046ea20_0 .net "EX_opcode", 11 0, v00000248d0575320_0;  alias, 1 drivers
v00000248d0563560_0 .net "EX_rd_ind", 4 0, v00000248d0574880_0;  alias, 1 drivers
v00000248d0563600_0 .net "EX_rd_indzero", 0 0, L_00000248d0612e50;  1 drivers
v00000248d0562d40_0 .net "EX_regwrite", 0 0, v00000248d0575140_0;  alias, 1 drivers
v00000248d0563740_0 .net "EX_rs2_out", 31 0, v00000248d0575640_0;  alias, 1 drivers
v00000248d0561da0_0 .var "MEM_ALU_OUT", 31 0;
v00000248d05623e0_0 .var "MEM_memread", 0 0;
v00000248d0563420_0 .var "MEM_memwrite", 0 0;
v00000248d05639c0_0 .var "MEM_opcode", 11 0;
v00000248d05637e0_0 .var "MEM_rd_ind", 4 0;
v00000248d05636a0_0 .var "MEM_rd_indzero", 0 0;
v00000248d0563a60_0 .var "MEM_regwrite", 0 0;
v00000248d0563880_0 .var "MEM_rs2", 31 0;
v00000248d0563b00_0 .net "clk", 0 0, L_00000248d060be70;  1 drivers
v00000248d0562f20_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
E_00000248d04f8d80 .event posedge, v00000248d0562f20_0, v00000248d0563b00_0;
S_00000248d02b6b30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000248d0311470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d03114a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d03114e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d0311518 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d0311550 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d0311588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d03115c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d03115f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d0311630 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d0311668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d03116a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d03116d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d0311710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d0311748 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d0311780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d03117b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d03117f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d0311828 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d0311860 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d0311898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d03118d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d0311908 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d0311940 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d0311978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d03119b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000248d060b460 .functor XOR 1, L_00000248d060af20, v00000248d05750a0_0, C4<0>, C4<0>;
L_00000248d060b4d0 .functor NOT 1, L_00000248d060b460, C4<0>, C4<0>, C4<0>;
L_00000248d060bd90 .functor OR 1, v00000248d059ea10_0, L_00000248d060b4d0, C4<0>, C4<0>;
L_00000248d060bd20 .functor NOT 1, L_00000248d060bd90, C4<0>, C4<0>, C4<0>;
v00000248d0566c10_0 .net "ALU_OP", 3 0, v00000248d05665d0_0;  1 drivers
v00000248d0568650_0 .net "BranchDecision", 0 0, L_00000248d060af20;  1 drivers
v00000248d0568b50_0 .net "CF", 0 0, v00000248d0566030_0;  1 drivers
v00000248d0568e70_0 .net "EX_opcode", 11 0, v00000248d0575320_0;  alias, 1 drivers
v00000248d05694b0_0 .net "Wrong_prediction", 0 0, L_00000248d060bd20;  alias, 1 drivers
v00000248d05688d0_0 .net "ZF", 0 0, L_00000248d060b5b0;  1 drivers
L_00000248d05c0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000248d0568970_0 .net/2u *"_ivl_0", 31 0, L_00000248d05c0ce8;  1 drivers
v00000248d0568a10_0 .net *"_ivl_11", 0 0, L_00000248d060bd90;  1 drivers
v00000248d05683d0_0 .net *"_ivl_2", 31 0, L_00000248d05a4190;  1 drivers
v00000248d0568790_0 .net *"_ivl_6", 0 0, L_00000248d060b460;  1 drivers
v00000248d0568ab0_0 .net *"_ivl_8", 0 0, L_00000248d060b4d0;  1 drivers
v00000248d05699b0_0 .net "alu_out", 31 0, L_00000248d05a4230;  alias, 1 drivers
v00000248d0568330_0 .net "alu_outw", 31 0, v00000248d0566530_0;  1 drivers
v00000248d0568470_0 .net "is_beq", 0 0, v00000248d0575000_0;  alias, 1 drivers
v00000248d05685b0_0 .net "is_bne", 0 0, v00000248d0574740_0;  alias, 1 drivers
v00000248d0568510_0 .net "is_jal", 0 0, v00000248d0574ec0_0;  alias, 1 drivers
v00000248d0569190_0 .net "oper1", 31 0, v00000248d05751e0_0;  alias, 1 drivers
v00000248d0568bf0_0 .net "oper2", 31 0, v00000248d0574a60_0;  alias, 1 drivers
v00000248d0568c90_0 .net "pc", 31 0, v00000248d0574920_0;  alias, 1 drivers
v00000248d05686f0_0 .net "predicted", 0 0, v00000248d05750a0_0;  alias, 1 drivers
v00000248d0568830_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
L_00000248d05a4190 .arith/sum 32, v00000248d0574920_0, L_00000248d05c0ce8;
L_00000248d05a4230 .functor MUXZ 32, v00000248d0566530_0, L_00000248d05a4190, v00000248d0574ec0_0, C4<>;
S_00000248d0329ab0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000248d02b6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000248d060ac10 .functor AND 1, v00000248d0575000_0, L_00000248d060aa50, C4<1>, C4<1>;
L_00000248d060b310 .functor NOT 1, L_00000248d060aa50, C4<0>, C4<0>, C4<0>;
L_00000248d060aeb0 .functor AND 1, v00000248d0574740_0, L_00000248d060b310, C4<1>, C4<1>;
L_00000248d060af20 .functor OR 1, L_00000248d060ac10, L_00000248d060aeb0, C4<0>, C4<0>;
v00000248d0567bb0_0 .net "BranchDecision", 0 0, L_00000248d060af20;  alias, 1 drivers
v00000248d0566350_0 .net *"_ivl_2", 0 0, L_00000248d060b310;  1 drivers
v00000248d0566850_0 .net "is_beq", 0 0, v00000248d0575000_0;  alias, 1 drivers
v00000248d05676b0_0 .net "is_beq_taken", 0 0, L_00000248d060ac10;  1 drivers
v00000248d0565ef0_0 .net "is_bne", 0 0, v00000248d0574740_0;  alias, 1 drivers
v00000248d0567f70_0 .net "is_bne_taken", 0 0, L_00000248d060aeb0;  1 drivers
v00000248d0567930_0 .net "is_eq", 0 0, L_00000248d060aa50;  1 drivers
v00000248d0565f90_0 .net "oper1", 31 0, v00000248d05751e0_0;  alias, 1 drivers
v00000248d0567b10_0 .net "oper2", 31 0, v00000248d0574a60_0;  alias, 1 drivers
S_00000248d0329c40 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000248d0329ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000248d060a200 .functor XOR 1, L_00000248d05a4c30, L_00000248d05a49b0, C4<0>, C4<0>;
L_00000248d060b0e0 .functor XOR 1, L_00000248d05a4af0, L_00000248d05a4910, C4<0>, C4<0>;
L_00000248d060ba80 .functor XOR 1, L_00000248d05a4f50, L_00000248d05a4cd0, C4<0>, C4<0>;
L_00000248d060b770 .functor XOR 1, L_00000248d05a4b90, L_00000248d05a4a50, C4<0>, C4<0>;
L_00000248d060a900 .functor XOR 1, L_00000248d05a4d70, L_00000248d05a4e10, C4<0>, C4<0>;
L_00000248d060b150 .functor XOR 1, L_00000248d05a4870, L_00000248d05a4eb0, C4<0>, C4<0>;
L_00000248d060a890 .functor XOR 1, L_00000248d060f890, L_00000248d060e350, C4<0>, C4<0>;
L_00000248d060b230 .functor XOR 1, L_00000248d060f110, L_00000248d060df90, C4<0>, C4<0>;
L_00000248d060b380 .functor XOR 1, L_00000248d0610010, L_00000248d06103d0, C4<0>, C4<0>;
L_00000248d060acf0 .functor XOR 1, L_00000248d060e3f0, L_00000248d06100b0, C4<0>, C4<0>;
L_00000248d060a5f0 .functor XOR 1, L_00000248d060e530, L_00000248d060e7b0, C4<0>, C4<0>;
L_00000248d060b3f0 .functor XOR 1, L_00000248d060fd90, L_00000248d060fcf0, C4<0>, C4<0>;
L_00000248d060b070 .functor XOR 1, L_00000248d060ed50, L_00000248d060ff70, C4<0>, C4<0>;
L_00000248d060b2a0 .functor XOR 1, L_00000248d060fbb0, L_00000248d060ecb0, C4<0>, C4<0>;
L_00000248d060b620 .functor XOR 1, L_00000248d0610150, L_00000248d060efd0, C4<0>, C4<0>;
L_00000248d060a350 .functor XOR 1, L_00000248d060e170, L_00000248d060e670, C4<0>, C4<0>;
L_00000248d0609f60 .functor XOR 1, L_00000248d060f9d0, L_00000248d06106f0, C4<0>, C4<0>;
L_00000248d060b690 .functor XOR 1, L_00000248d060f570, L_00000248d0610470, C4<0>, C4<0>;
L_00000248d060a040 .functor XOR 1, L_00000248d060e030, L_00000248d0610510, C4<0>, C4<0>;
L_00000248d060a0b0 .functor XOR 1, L_00000248d060e990, L_00000248d060e850, C4<0>, C4<0>;
L_00000248d060a3c0 .functor XOR 1, L_00000248d060ec10, L_00000248d060f750, C4<0>, C4<0>;
L_00000248d060b1c0 .functor XOR 1, L_00000248d060e710, L_00000248d060ead0, C4<0>, C4<0>;
L_00000248d060a820 .functor XOR 1, L_00000248d06105b0, L_00000248d060f250, C4<0>, C4<0>;
L_00000248d060a120 .functor XOR 1, L_00000248d060e490, L_00000248d060e5d0, C4<0>, C4<0>;
L_00000248d060a190 .functor XOR 1, L_00000248d060e8f0, L_00000248d060f7f0, C4<0>, C4<0>;
L_00000248d060add0 .functor XOR 1, L_00000248d060f610, L_00000248d060ea30, C4<0>, C4<0>;
L_00000248d060a270 .functor XOR 1, L_00000248d060f390, L_00000248d060eb70, C4<0>, C4<0>;
L_00000248d060a970 .functor XOR 1, L_00000248d060f930, L_00000248d060edf0, C4<0>, C4<0>;
L_00000248d060ae40 .functor XOR 1, L_00000248d060e210, L_00000248d06101f0, C4<0>, C4<0>;
L_00000248d060a9e0 .functor XOR 1, L_00000248d060f070, L_00000248d060ee90, C4<0>, C4<0>;
L_00000248d060ac80 .functor XOR 1, L_00000248d0610330, L_00000248d060f6b0, C4<0>, C4<0>;
L_00000248d060a2e0 .functor XOR 1, L_00000248d0610650, L_00000248d060f1b0, C4<0>, C4<0>;
L_00000248d060aa50/0/0 .functor OR 1, L_00000248d060fa70, L_00000248d060ef30, L_00000248d060e0d0, L_00000248d060f2f0;
L_00000248d060aa50/0/4 .functor OR 1, L_00000248d060f430, L_00000248d060fb10, L_00000248d060f4d0, L_00000248d060e2b0;
L_00000248d060aa50/0/8 .functor OR 1, L_00000248d060fc50, L_00000248d060fe30, L_00000248d0610290, L_00000248d0611550;
L_00000248d060aa50/0/12 .functor OR 1, L_00000248d0612770, L_00000248d0612090, L_00000248d06110f0, L_00000248d0610f10;
L_00000248d060aa50/0/16 .functor OR 1, L_00000248d0610fb0, L_00000248d0612db0, L_00000248d06108d0, L_00000248d0611230;
L_00000248d060aa50/0/20 .functor OR 1, L_00000248d0612ef0, L_00000248d0611e10, L_00000248d0611eb0, L_00000248d0610a10;
L_00000248d060aa50/0/24 .functor OR 1, L_00000248d06129f0, L_00000248d06112d0, L_00000248d0610790, L_00000248d06119b0;
L_00000248d060aa50/0/28 .functor OR 1, L_00000248d0610ab0, L_00000248d0612590, L_00000248d06115f0, L_00000248d06128b0;
L_00000248d060aa50/1/0 .functor OR 1, L_00000248d060aa50/0/0, L_00000248d060aa50/0/4, L_00000248d060aa50/0/8, L_00000248d060aa50/0/12;
L_00000248d060aa50/1/4 .functor OR 1, L_00000248d060aa50/0/16, L_00000248d060aa50/0/20, L_00000248d060aa50/0/24, L_00000248d060aa50/0/28;
L_00000248d060aa50 .functor NOR 1, L_00000248d060aa50/1/0, L_00000248d060aa50/1/4, C4<0>, C4<0>;
v00000248d0563920_0 .net *"_ivl_0", 0 0, L_00000248d060a200;  1 drivers
v00000248d0563e20_0 .net *"_ivl_101", 0 0, L_00000248d06106f0;  1 drivers
v00000248d0562160_0 .net *"_ivl_102", 0 0, L_00000248d060b690;  1 drivers
v00000248d0563ba0_0 .net *"_ivl_105", 0 0, L_00000248d060f570;  1 drivers
v00000248d0562660_0 .net *"_ivl_107", 0 0, L_00000248d0610470;  1 drivers
v00000248d0563d80_0 .net *"_ivl_108", 0 0, L_00000248d060a040;  1 drivers
v00000248d0562b60_0 .net *"_ivl_11", 0 0, L_00000248d05a4910;  1 drivers
v00000248d0562de0_0 .net *"_ivl_111", 0 0, L_00000248d060e030;  1 drivers
v00000248d05627a0_0 .net *"_ivl_113", 0 0, L_00000248d0610510;  1 drivers
v00000248d0563c40_0 .net *"_ivl_114", 0 0, L_00000248d060a0b0;  1 drivers
v00000248d0561e40_0 .net *"_ivl_117", 0 0, L_00000248d060e990;  1 drivers
v00000248d0562480_0 .net *"_ivl_119", 0 0, L_00000248d060e850;  1 drivers
v00000248d0563ce0_0 .net *"_ivl_12", 0 0, L_00000248d060ba80;  1 drivers
v00000248d0563ec0_0 .net *"_ivl_120", 0 0, L_00000248d060a3c0;  1 drivers
v00000248d0562fc0_0 .net *"_ivl_123", 0 0, L_00000248d060ec10;  1 drivers
v00000248d0563100_0 .net *"_ivl_125", 0 0, L_00000248d060f750;  1 drivers
v00000248d0561ee0_0 .net *"_ivl_126", 0 0, L_00000248d060b1c0;  1 drivers
v00000248d0561f80_0 .net *"_ivl_129", 0 0, L_00000248d060e710;  1 drivers
v00000248d05632e0_0 .net *"_ivl_131", 0 0, L_00000248d060ead0;  1 drivers
v00000248d0562840_0 .net *"_ivl_132", 0 0, L_00000248d060a820;  1 drivers
v00000248d05640a0_0 .net *"_ivl_135", 0 0, L_00000248d06105b0;  1 drivers
v00000248d0561d00_0 .net *"_ivl_137", 0 0, L_00000248d060f250;  1 drivers
v00000248d0563f60_0 .net *"_ivl_138", 0 0, L_00000248d060a120;  1 drivers
v00000248d0564000_0 .net *"_ivl_141", 0 0, L_00000248d060e490;  1 drivers
v00000248d0562340_0 .net *"_ivl_143", 0 0, L_00000248d060e5d0;  1 drivers
v00000248d0562ac0_0 .net *"_ivl_144", 0 0, L_00000248d060a190;  1 drivers
v00000248d05628e0_0 .net *"_ivl_147", 0 0, L_00000248d060e8f0;  1 drivers
v00000248d05641e0_0 .net *"_ivl_149", 0 0, L_00000248d060f7f0;  1 drivers
v00000248d0561bc0_0 .net *"_ivl_15", 0 0, L_00000248d05a4f50;  1 drivers
v00000248d0564280_0 .net *"_ivl_150", 0 0, L_00000248d060add0;  1 drivers
v00000248d0562020_0 .net *"_ivl_153", 0 0, L_00000248d060f610;  1 drivers
v00000248d0564140_0 .net *"_ivl_155", 0 0, L_00000248d060ea30;  1 drivers
v00000248d0562e80_0 .net *"_ivl_156", 0 0, L_00000248d060a270;  1 drivers
v00000248d0561b20_0 .net *"_ivl_159", 0 0, L_00000248d060f390;  1 drivers
v00000248d0561c60_0 .net *"_ivl_161", 0 0, L_00000248d060eb70;  1 drivers
v00000248d05631a0_0 .net *"_ivl_162", 0 0, L_00000248d060a970;  1 drivers
v00000248d05620c0_0 .net *"_ivl_165", 0 0, L_00000248d060f930;  1 drivers
v00000248d0562c00_0 .net *"_ivl_167", 0 0, L_00000248d060edf0;  1 drivers
v00000248d0563060_0 .net *"_ivl_168", 0 0, L_00000248d060ae40;  1 drivers
v00000248d0562520_0 .net *"_ivl_17", 0 0, L_00000248d05a4cd0;  1 drivers
v00000248d0562700_0 .net *"_ivl_171", 0 0, L_00000248d060e210;  1 drivers
v00000248d0562200_0 .net *"_ivl_173", 0 0, L_00000248d06101f0;  1 drivers
v00000248d05622a0_0 .net *"_ivl_174", 0 0, L_00000248d060a9e0;  1 drivers
v00000248d05625c0_0 .net *"_ivl_177", 0 0, L_00000248d060f070;  1 drivers
v00000248d0562980_0 .net *"_ivl_179", 0 0, L_00000248d060ee90;  1 drivers
v00000248d0562a20_0 .net *"_ivl_18", 0 0, L_00000248d060b770;  1 drivers
v00000248d0563240_0 .net *"_ivl_180", 0 0, L_00000248d060ac80;  1 drivers
v00000248d0563380_0 .net *"_ivl_183", 0 0, L_00000248d0610330;  1 drivers
v00000248d05634c0_0 .net *"_ivl_185", 0 0, L_00000248d060f6b0;  1 drivers
v00000248d0564460_0 .net *"_ivl_186", 0 0, L_00000248d060a2e0;  1 drivers
v00000248d05648c0_0 .net *"_ivl_190", 0 0, L_00000248d0610650;  1 drivers
v00000248d05654a0_0 .net *"_ivl_192", 0 0, L_00000248d060f1b0;  1 drivers
v00000248d0564d20_0 .net *"_ivl_194", 0 0, L_00000248d060fa70;  1 drivers
v00000248d0565540_0 .net *"_ivl_196", 0 0, L_00000248d060ef30;  1 drivers
v00000248d05655e0_0 .net *"_ivl_198", 0 0, L_00000248d060e0d0;  1 drivers
v00000248d0564820_0 .net *"_ivl_200", 0 0, L_00000248d060f2f0;  1 drivers
v00000248d05650e0_0 .net *"_ivl_202", 0 0, L_00000248d060f430;  1 drivers
v00000248d0564dc0_0 .net *"_ivl_204", 0 0, L_00000248d060fb10;  1 drivers
v00000248d0564b40_0 .net *"_ivl_206", 0 0, L_00000248d060f4d0;  1 drivers
v00000248d0564500_0 .net *"_ivl_208", 0 0, L_00000248d060e2b0;  1 drivers
v00000248d05645a0_0 .net *"_ivl_21", 0 0, L_00000248d05a4b90;  1 drivers
v00000248d0565040_0 .net *"_ivl_210", 0 0, L_00000248d060fc50;  1 drivers
v00000248d0564aa0_0 .net *"_ivl_212", 0 0, L_00000248d060fe30;  1 drivers
v00000248d0565900_0 .net *"_ivl_214", 0 0, L_00000248d0610290;  1 drivers
v00000248d05643c0_0 .net *"_ivl_216", 0 0, L_00000248d0611550;  1 drivers
v00000248d05657c0_0 .net *"_ivl_218", 0 0, L_00000248d0612770;  1 drivers
v00000248d0565680_0 .net *"_ivl_220", 0 0, L_00000248d0612090;  1 drivers
v00000248d0564780_0 .net *"_ivl_222", 0 0, L_00000248d06110f0;  1 drivers
v00000248d0564be0_0 .net *"_ivl_224", 0 0, L_00000248d0610f10;  1 drivers
v00000248d0564a00_0 .net *"_ivl_226", 0 0, L_00000248d0610fb0;  1 drivers
v00000248d05659a0_0 .net *"_ivl_228", 0 0, L_00000248d0612db0;  1 drivers
v00000248d0564320_0 .net *"_ivl_23", 0 0, L_00000248d05a4a50;  1 drivers
v00000248d0564640_0 .net *"_ivl_230", 0 0, L_00000248d06108d0;  1 drivers
v00000248d0564960_0 .net *"_ivl_232", 0 0, L_00000248d0611230;  1 drivers
v00000248d0565720_0 .net *"_ivl_234", 0 0, L_00000248d0612ef0;  1 drivers
v00000248d0565220_0 .net *"_ivl_236", 0 0, L_00000248d0611e10;  1 drivers
v00000248d05646e0_0 .net *"_ivl_238", 0 0, L_00000248d0611eb0;  1 drivers
v00000248d0564c80_0 .net *"_ivl_24", 0 0, L_00000248d060a900;  1 drivers
v00000248d0564e60_0 .net *"_ivl_240", 0 0, L_00000248d0610a10;  1 drivers
v00000248d0564f00_0 .net *"_ivl_242", 0 0, L_00000248d06129f0;  1 drivers
v00000248d0564fa0_0 .net *"_ivl_244", 0 0, L_00000248d06112d0;  1 drivers
v00000248d0565180_0 .net *"_ivl_246", 0 0, L_00000248d0610790;  1 drivers
v00000248d0565860_0 .net *"_ivl_248", 0 0, L_00000248d06119b0;  1 drivers
v00000248d05652c0_0 .net *"_ivl_250", 0 0, L_00000248d0610ab0;  1 drivers
v00000248d0565400_0 .net *"_ivl_252", 0 0, L_00000248d0612590;  1 drivers
v00000248d0565360_0 .net *"_ivl_254", 0 0, L_00000248d06115f0;  1 drivers
v00000248d0484d20_0 .net *"_ivl_256", 0 0, L_00000248d06128b0;  1 drivers
v00000248d05681f0_0 .net *"_ivl_27", 0 0, L_00000248d05a4d70;  1 drivers
v00000248d0568290_0 .net *"_ivl_29", 0 0, L_00000248d05a4e10;  1 drivers
v00000248d0568010_0 .net *"_ivl_3", 0 0, L_00000248d05a4c30;  1 drivers
v00000248d0567750_0 .net *"_ivl_30", 0 0, L_00000248d060b150;  1 drivers
v00000248d0566df0_0 .net *"_ivl_33", 0 0, L_00000248d05a4870;  1 drivers
v00000248d0566170_0 .net *"_ivl_35", 0 0, L_00000248d05a4eb0;  1 drivers
v00000248d05674d0_0 .net *"_ivl_36", 0 0, L_00000248d060a890;  1 drivers
v00000248d05660d0_0 .net *"_ivl_39", 0 0, L_00000248d060f890;  1 drivers
v00000248d0566d50_0 .net *"_ivl_41", 0 0, L_00000248d060e350;  1 drivers
v00000248d0566a30_0 .net *"_ivl_42", 0 0, L_00000248d060b230;  1 drivers
v00000248d0567390_0 .net *"_ivl_45", 0 0, L_00000248d060f110;  1 drivers
v00000248d0568150_0 .net *"_ivl_47", 0 0, L_00000248d060df90;  1 drivers
v00000248d0566e90_0 .net *"_ivl_48", 0 0, L_00000248d060b380;  1 drivers
v00000248d0566990_0 .net *"_ivl_5", 0 0, L_00000248d05a49b0;  1 drivers
v00000248d0565e50_0 .net *"_ivl_51", 0 0, L_00000248d0610010;  1 drivers
v00000248d0567070_0 .net *"_ivl_53", 0 0, L_00000248d06103d0;  1 drivers
v00000248d0566fd0_0 .net *"_ivl_54", 0 0, L_00000248d060acf0;  1 drivers
v00000248d05662b0_0 .net *"_ivl_57", 0 0, L_00000248d060e3f0;  1 drivers
v00000248d0567a70_0 .net *"_ivl_59", 0 0, L_00000248d06100b0;  1 drivers
v00000248d0565c70_0 .net *"_ivl_6", 0 0, L_00000248d060b0e0;  1 drivers
v00000248d0566210_0 .net *"_ivl_60", 0 0, L_00000248d060a5f0;  1 drivers
v00000248d05671b0_0 .net *"_ivl_63", 0 0, L_00000248d060e530;  1 drivers
v00000248d0566cb0_0 .net *"_ivl_65", 0 0, L_00000248d060e7b0;  1 drivers
v00000248d0567110_0 .net *"_ivl_66", 0 0, L_00000248d060b3f0;  1 drivers
v00000248d0567ed0_0 .net *"_ivl_69", 0 0, L_00000248d060fd90;  1 drivers
v00000248d0566f30_0 .net *"_ivl_71", 0 0, L_00000248d060fcf0;  1 drivers
v00000248d0566710_0 .net *"_ivl_72", 0 0, L_00000248d060b070;  1 drivers
v00000248d05668f0_0 .net *"_ivl_75", 0 0, L_00000248d060ed50;  1 drivers
v00000248d0567c50_0 .net *"_ivl_77", 0 0, L_00000248d060ff70;  1 drivers
v00000248d05667b0_0 .net *"_ivl_78", 0 0, L_00000248d060b2a0;  1 drivers
v00000248d0567250_0 .net *"_ivl_81", 0 0, L_00000248d060fbb0;  1 drivers
v00000248d05679d0_0 .net *"_ivl_83", 0 0, L_00000248d060ecb0;  1 drivers
v00000248d0567570_0 .net *"_ivl_84", 0 0, L_00000248d060b620;  1 drivers
v00000248d05677f0_0 .net *"_ivl_87", 0 0, L_00000248d0610150;  1 drivers
v00000248d0567e30_0 .net *"_ivl_89", 0 0, L_00000248d060efd0;  1 drivers
v00000248d0567cf0_0 .net *"_ivl_9", 0 0, L_00000248d05a4af0;  1 drivers
v00000248d05672f0_0 .net *"_ivl_90", 0 0, L_00000248d060a350;  1 drivers
v00000248d0565b30_0 .net *"_ivl_93", 0 0, L_00000248d060e170;  1 drivers
v00000248d0565bd0_0 .net *"_ivl_95", 0 0, L_00000248d060e670;  1 drivers
v00000248d0567890_0 .net *"_ivl_96", 0 0, L_00000248d0609f60;  1 drivers
v00000248d0565d10_0 .net *"_ivl_99", 0 0, L_00000248d060f9d0;  1 drivers
v00000248d0565db0_0 .net "a", 31 0, v00000248d05751e0_0;  alias, 1 drivers
v00000248d05680b0_0 .net "b", 31 0, v00000248d0574a60_0;  alias, 1 drivers
v00000248d0567610_0 .net "out", 0 0, L_00000248d060aa50;  alias, 1 drivers
v00000248d0567430_0 .net "temp", 31 0, L_00000248d060fed0;  1 drivers
L_00000248d05a4c30 .part v00000248d05751e0_0, 0, 1;
L_00000248d05a49b0 .part v00000248d0574a60_0, 0, 1;
L_00000248d05a4af0 .part v00000248d05751e0_0, 1, 1;
L_00000248d05a4910 .part v00000248d0574a60_0, 1, 1;
L_00000248d05a4f50 .part v00000248d05751e0_0, 2, 1;
L_00000248d05a4cd0 .part v00000248d0574a60_0, 2, 1;
L_00000248d05a4b90 .part v00000248d05751e0_0, 3, 1;
L_00000248d05a4a50 .part v00000248d0574a60_0, 3, 1;
L_00000248d05a4d70 .part v00000248d05751e0_0, 4, 1;
L_00000248d05a4e10 .part v00000248d0574a60_0, 4, 1;
L_00000248d05a4870 .part v00000248d05751e0_0, 5, 1;
L_00000248d05a4eb0 .part v00000248d0574a60_0, 5, 1;
L_00000248d060f890 .part v00000248d05751e0_0, 6, 1;
L_00000248d060e350 .part v00000248d0574a60_0, 6, 1;
L_00000248d060f110 .part v00000248d05751e0_0, 7, 1;
L_00000248d060df90 .part v00000248d0574a60_0, 7, 1;
L_00000248d0610010 .part v00000248d05751e0_0, 8, 1;
L_00000248d06103d0 .part v00000248d0574a60_0, 8, 1;
L_00000248d060e3f0 .part v00000248d05751e0_0, 9, 1;
L_00000248d06100b0 .part v00000248d0574a60_0, 9, 1;
L_00000248d060e530 .part v00000248d05751e0_0, 10, 1;
L_00000248d060e7b0 .part v00000248d0574a60_0, 10, 1;
L_00000248d060fd90 .part v00000248d05751e0_0, 11, 1;
L_00000248d060fcf0 .part v00000248d0574a60_0, 11, 1;
L_00000248d060ed50 .part v00000248d05751e0_0, 12, 1;
L_00000248d060ff70 .part v00000248d0574a60_0, 12, 1;
L_00000248d060fbb0 .part v00000248d05751e0_0, 13, 1;
L_00000248d060ecb0 .part v00000248d0574a60_0, 13, 1;
L_00000248d0610150 .part v00000248d05751e0_0, 14, 1;
L_00000248d060efd0 .part v00000248d0574a60_0, 14, 1;
L_00000248d060e170 .part v00000248d05751e0_0, 15, 1;
L_00000248d060e670 .part v00000248d0574a60_0, 15, 1;
L_00000248d060f9d0 .part v00000248d05751e0_0, 16, 1;
L_00000248d06106f0 .part v00000248d0574a60_0, 16, 1;
L_00000248d060f570 .part v00000248d05751e0_0, 17, 1;
L_00000248d0610470 .part v00000248d0574a60_0, 17, 1;
L_00000248d060e030 .part v00000248d05751e0_0, 18, 1;
L_00000248d0610510 .part v00000248d0574a60_0, 18, 1;
L_00000248d060e990 .part v00000248d05751e0_0, 19, 1;
L_00000248d060e850 .part v00000248d0574a60_0, 19, 1;
L_00000248d060ec10 .part v00000248d05751e0_0, 20, 1;
L_00000248d060f750 .part v00000248d0574a60_0, 20, 1;
L_00000248d060e710 .part v00000248d05751e0_0, 21, 1;
L_00000248d060ead0 .part v00000248d0574a60_0, 21, 1;
L_00000248d06105b0 .part v00000248d05751e0_0, 22, 1;
L_00000248d060f250 .part v00000248d0574a60_0, 22, 1;
L_00000248d060e490 .part v00000248d05751e0_0, 23, 1;
L_00000248d060e5d0 .part v00000248d0574a60_0, 23, 1;
L_00000248d060e8f0 .part v00000248d05751e0_0, 24, 1;
L_00000248d060f7f0 .part v00000248d0574a60_0, 24, 1;
L_00000248d060f610 .part v00000248d05751e0_0, 25, 1;
L_00000248d060ea30 .part v00000248d0574a60_0, 25, 1;
L_00000248d060f390 .part v00000248d05751e0_0, 26, 1;
L_00000248d060eb70 .part v00000248d0574a60_0, 26, 1;
L_00000248d060f930 .part v00000248d05751e0_0, 27, 1;
L_00000248d060edf0 .part v00000248d0574a60_0, 27, 1;
L_00000248d060e210 .part v00000248d05751e0_0, 28, 1;
L_00000248d06101f0 .part v00000248d0574a60_0, 28, 1;
L_00000248d060f070 .part v00000248d05751e0_0, 29, 1;
L_00000248d060ee90 .part v00000248d0574a60_0, 29, 1;
L_00000248d0610330 .part v00000248d05751e0_0, 30, 1;
L_00000248d060f6b0 .part v00000248d0574a60_0, 30, 1;
LS_00000248d060fed0_0_0 .concat8 [ 1 1 1 1], L_00000248d060a200, L_00000248d060b0e0, L_00000248d060ba80, L_00000248d060b770;
LS_00000248d060fed0_0_4 .concat8 [ 1 1 1 1], L_00000248d060a900, L_00000248d060b150, L_00000248d060a890, L_00000248d060b230;
LS_00000248d060fed0_0_8 .concat8 [ 1 1 1 1], L_00000248d060b380, L_00000248d060acf0, L_00000248d060a5f0, L_00000248d060b3f0;
LS_00000248d060fed0_0_12 .concat8 [ 1 1 1 1], L_00000248d060b070, L_00000248d060b2a0, L_00000248d060b620, L_00000248d060a350;
LS_00000248d060fed0_0_16 .concat8 [ 1 1 1 1], L_00000248d0609f60, L_00000248d060b690, L_00000248d060a040, L_00000248d060a0b0;
LS_00000248d060fed0_0_20 .concat8 [ 1 1 1 1], L_00000248d060a3c0, L_00000248d060b1c0, L_00000248d060a820, L_00000248d060a120;
LS_00000248d060fed0_0_24 .concat8 [ 1 1 1 1], L_00000248d060a190, L_00000248d060add0, L_00000248d060a270, L_00000248d060a970;
LS_00000248d060fed0_0_28 .concat8 [ 1 1 1 1], L_00000248d060ae40, L_00000248d060a9e0, L_00000248d060ac80, L_00000248d060a2e0;
LS_00000248d060fed0_1_0 .concat8 [ 4 4 4 4], LS_00000248d060fed0_0_0, LS_00000248d060fed0_0_4, LS_00000248d060fed0_0_8, LS_00000248d060fed0_0_12;
LS_00000248d060fed0_1_4 .concat8 [ 4 4 4 4], LS_00000248d060fed0_0_16, LS_00000248d060fed0_0_20, LS_00000248d060fed0_0_24, LS_00000248d060fed0_0_28;
L_00000248d060fed0 .concat8 [ 16 16 0 0], LS_00000248d060fed0_1_0, LS_00000248d060fed0_1_4;
L_00000248d0610650 .part v00000248d05751e0_0, 31, 1;
L_00000248d060f1b0 .part v00000248d0574a60_0, 31, 1;
L_00000248d060fa70 .part L_00000248d060fed0, 0, 1;
L_00000248d060ef30 .part L_00000248d060fed0, 1, 1;
L_00000248d060e0d0 .part L_00000248d060fed0, 2, 1;
L_00000248d060f2f0 .part L_00000248d060fed0, 3, 1;
L_00000248d060f430 .part L_00000248d060fed0, 4, 1;
L_00000248d060fb10 .part L_00000248d060fed0, 5, 1;
L_00000248d060f4d0 .part L_00000248d060fed0, 6, 1;
L_00000248d060e2b0 .part L_00000248d060fed0, 7, 1;
L_00000248d060fc50 .part L_00000248d060fed0, 8, 1;
L_00000248d060fe30 .part L_00000248d060fed0, 9, 1;
L_00000248d0610290 .part L_00000248d060fed0, 10, 1;
L_00000248d0611550 .part L_00000248d060fed0, 11, 1;
L_00000248d0612770 .part L_00000248d060fed0, 12, 1;
L_00000248d0612090 .part L_00000248d060fed0, 13, 1;
L_00000248d06110f0 .part L_00000248d060fed0, 14, 1;
L_00000248d0610f10 .part L_00000248d060fed0, 15, 1;
L_00000248d0610fb0 .part L_00000248d060fed0, 16, 1;
L_00000248d0612db0 .part L_00000248d060fed0, 17, 1;
L_00000248d06108d0 .part L_00000248d060fed0, 18, 1;
L_00000248d0611230 .part L_00000248d060fed0, 19, 1;
L_00000248d0612ef0 .part L_00000248d060fed0, 20, 1;
L_00000248d0611e10 .part L_00000248d060fed0, 21, 1;
L_00000248d0611eb0 .part L_00000248d060fed0, 22, 1;
L_00000248d0610a10 .part L_00000248d060fed0, 23, 1;
L_00000248d06129f0 .part L_00000248d060fed0, 24, 1;
L_00000248d06112d0 .part L_00000248d060fed0, 25, 1;
L_00000248d0610790 .part L_00000248d060fed0, 26, 1;
L_00000248d06119b0 .part L_00000248d060fed0, 27, 1;
L_00000248d0610ab0 .part L_00000248d060fed0, 28, 1;
L_00000248d0612590 .part L_00000248d060fed0, 29, 1;
L_00000248d06115f0 .part L_00000248d060fed0, 30, 1;
L_00000248d06128b0 .part L_00000248d060fed0, 31, 1;
S_00000248d036d8b0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000248d02b6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000248d04f9680 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000248d060b5b0 .functor NOT 1, L_00000248d05a40f0, C4<0>, C4<0>, C4<0>;
v00000248d0566ad0_0 .net "A", 31 0, v00000248d05751e0_0;  alias, 1 drivers
v00000248d0567d90_0 .net "ALUOP", 3 0, v00000248d05665d0_0;  alias, 1 drivers
v00000248d0566b70_0 .net "B", 31 0, v00000248d0574a60_0;  alias, 1 drivers
v00000248d0566030_0 .var "CF", 0 0;
v00000248d05663f0_0 .net "ZF", 0 0, L_00000248d060b5b0;  alias, 1 drivers
v00000248d0566490_0 .net *"_ivl_1", 0 0, L_00000248d05a40f0;  1 drivers
v00000248d0566530_0 .var "res", 31 0;
E_00000248d04f9280 .event anyedge, v00000248d0567d90_0, v00000248d0565db0_0, v00000248d05680b0_0, v00000248d0566030_0;
L_00000248d05a40f0 .reduce/or v00000248d0566530_0;
S_00000248d036da40 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000248d02b6b30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000248d056a2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d056a328 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d056a360 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d056a398 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d056a3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d056a408 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d056a440 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d056a478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d056a4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d056a4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d056a520 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d056a558 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d056a590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d056a5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d056a600 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d056a638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d056a670 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d056a6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d056a6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d056a718 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d056a750 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d056a788 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d056a7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d056a7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d056a830 .param/l "xori" 0 9 12, C4<001110000000>;
v00000248d05665d0_0 .var "ALU_OP", 3 0;
v00000248d0566670_0 .net "opcode", 11 0, v00000248d0575320_0;  alias, 1 drivers
E_00000248d04f9240 .event anyedge, v00000248d046ea20_0;
S_00000248d0370150 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000248d0571a40_0 .net "EX1_forward_to_B", 31 0, v00000248d0571900_0;  alias, 1 drivers
v00000248d0573ac0_0 .net "EX_PFC", 31 0, v00000248d0573e80_0;  alias, 1 drivers
v00000248d05737a0_0 .net "EX_PFC_to_IF", 31 0, L_00000248d05a3fb0;  alias, 1 drivers
v00000248d0572d00_0 .net "alu_selA", 1 0, L_00000248d059ef10;  alias, 1 drivers
v00000248d0573840_0 .net "alu_selB", 1 0, L_00000248d059feb0;  alias, 1 drivers
v00000248d0572120_0 .net "ex_haz", 31 0, v00000248d0561da0_0;  alias, 1 drivers
v00000248d05724e0_0 .net "id_haz", 31 0, L_00000248d05a4230;  alias, 1 drivers
v00000248d0572580_0 .net "is_jr", 0 0, v00000248d0572da0_0;  alias, 1 drivers
v00000248d0573020_0 .net "mem_haz", 31 0, L_00000248d060bbd0;  alias, 1 drivers
v00000248d05721c0_0 .net "oper1", 31 0, L_00000248d05a6ea0;  alias, 1 drivers
v00000248d0572620_0 .net "oper2", 31 0, L_00000248d060af90;  alias, 1 drivers
v00000248d0573fc0_0 .net "pc", 31 0, v00000248d0572b20_0;  alias, 1 drivers
v00000248d0574060_0 .net "rs1", 31 0, v00000248d0573660_0;  alias, 1 drivers
v00000248d0573de0_0 .net "rs2_in", 31 0, v00000248d05723a0_0;  alias, 1 drivers
v00000248d0573520_0 .net "rs2_out", 31 0, L_00000248d0609fd0;  alias, 1 drivers
v00000248d0572bc0_0 .net "store_rs2_forward", 1 0, L_00000248d05a0810;  alias, 1 drivers
L_00000248d05a3fb0 .functor MUXZ 32, v00000248d0573e80_0, L_00000248d05a6ea0, v00000248d0572da0_0, C4<>;
S_00000248d03702e0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000248d0370150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000248d04f9880 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000248d05a61f0 .functor NOT 1, L_00000248d05a3150, C4<0>, C4<0>, C4<0>;
L_00000248d05a6340 .functor NOT 1, L_00000248d05a2570, C4<0>, C4<0>, C4<0>;
L_00000248d05a65e0 .functor NOT 1, L_00000248d05a4550, C4<0>, C4<0>, C4<0>;
L_00000248d05a6880 .functor NOT 1, L_00000248d05a33d0, C4<0>, C4<0>, C4<0>;
L_00000248d05a6730 .functor AND 32, L_00000248d05a6180, v00000248d0573660_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d05a6810 .functor AND 32, L_00000248d05a6500, L_00000248d060bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d05a6a40 .functor OR 32, L_00000248d05a6730, L_00000248d05a6810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d05a6960 .functor AND 32, L_00000248d05a66c0, v00000248d0561da0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d05a69d0 .functor OR 32, L_00000248d05a6a40, L_00000248d05a6960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d05a6e30 .functor AND 32, L_00000248d05a67a0, L_00000248d05a4230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d05a6ea0 .functor OR 32, L_00000248d05a69d0, L_00000248d05a6e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248d05695f0_0 .net *"_ivl_1", 0 0, L_00000248d05a3150;  1 drivers
v00000248d0569690_0 .net *"_ivl_13", 0 0, L_00000248d05a4550;  1 drivers
v00000248d0569730_0 .net *"_ivl_14", 0 0, L_00000248d05a65e0;  1 drivers
v00000248d05697d0_0 .net *"_ivl_19", 0 0, L_00000248d05a2610;  1 drivers
v00000248d0569910_0 .net *"_ivl_2", 0 0, L_00000248d05a61f0;  1 drivers
v00000248d056ee00_0 .net *"_ivl_23", 0 0, L_00000248d05a3470;  1 drivers
v00000248d056f1c0_0 .net *"_ivl_27", 0 0, L_00000248d05a33d0;  1 drivers
v00000248d056e5e0_0 .net *"_ivl_28", 0 0, L_00000248d05a6880;  1 drivers
v00000248d056efe0_0 .net *"_ivl_33", 0 0, L_00000248d05a2cf0;  1 drivers
v00000248d056eea0_0 .net *"_ivl_37", 0 0, L_00000248d05a4370;  1 drivers
v00000248d056eae0_0 .net *"_ivl_40", 31 0, L_00000248d05a6730;  1 drivers
v00000248d056e900_0 .net *"_ivl_42", 31 0, L_00000248d05a6810;  1 drivers
v00000248d056e2c0_0 .net *"_ivl_44", 31 0, L_00000248d05a6a40;  1 drivers
v00000248d056e360_0 .net *"_ivl_46", 31 0, L_00000248d05a6960;  1 drivers
v00000248d056ef40_0 .net *"_ivl_48", 31 0, L_00000248d05a69d0;  1 drivers
v00000248d056e860_0 .net *"_ivl_50", 31 0, L_00000248d05a6e30;  1 drivers
v00000248d056f6c0_0 .net *"_ivl_7", 0 0, L_00000248d05a2570;  1 drivers
v00000248d056f080_0 .net *"_ivl_8", 0 0, L_00000248d05a6340;  1 drivers
v00000248d056eb80_0 .net "ina", 31 0, v00000248d0573660_0;  alias, 1 drivers
v00000248d056e9a0_0 .net "inb", 31 0, L_00000248d060bbd0;  alias, 1 drivers
v00000248d056f580_0 .net "inc", 31 0, v00000248d0561da0_0;  alias, 1 drivers
v00000248d056f120_0 .net "ind", 31 0, L_00000248d05a4230;  alias, 1 drivers
v00000248d056e220_0 .net "out", 31 0, L_00000248d05a6ea0;  alias, 1 drivers
v00000248d056ea40_0 .net "s0", 31 0, L_00000248d05a6180;  1 drivers
v00000248d056e720_0 .net "s1", 31 0, L_00000248d05a6500;  1 drivers
v00000248d056f260_0 .net "s2", 31 0, L_00000248d05a66c0;  1 drivers
v00000248d056ecc0_0 .net "s3", 31 0, L_00000248d05a67a0;  1 drivers
v00000248d056ec20_0 .net "sel", 1 0, L_00000248d059ef10;  alias, 1 drivers
L_00000248d05a3150 .part L_00000248d059ef10, 1, 1;
LS_00000248d05a30b0_0_0 .concat [ 1 1 1 1], L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0;
LS_00000248d05a30b0_0_4 .concat [ 1 1 1 1], L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0;
LS_00000248d05a30b0_0_8 .concat [ 1 1 1 1], L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0;
LS_00000248d05a30b0_0_12 .concat [ 1 1 1 1], L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0;
LS_00000248d05a30b0_0_16 .concat [ 1 1 1 1], L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0;
LS_00000248d05a30b0_0_20 .concat [ 1 1 1 1], L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0;
LS_00000248d05a30b0_0_24 .concat [ 1 1 1 1], L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0;
LS_00000248d05a30b0_0_28 .concat [ 1 1 1 1], L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0, L_00000248d05a61f0;
LS_00000248d05a30b0_1_0 .concat [ 4 4 4 4], LS_00000248d05a30b0_0_0, LS_00000248d05a30b0_0_4, LS_00000248d05a30b0_0_8, LS_00000248d05a30b0_0_12;
LS_00000248d05a30b0_1_4 .concat [ 4 4 4 4], LS_00000248d05a30b0_0_16, LS_00000248d05a30b0_0_20, LS_00000248d05a30b0_0_24, LS_00000248d05a30b0_0_28;
L_00000248d05a30b0 .concat [ 16 16 0 0], LS_00000248d05a30b0_1_0, LS_00000248d05a30b0_1_4;
L_00000248d05a2570 .part L_00000248d059ef10, 0, 1;
LS_00000248d05a2d90_0_0 .concat [ 1 1 1 1], L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340;
LS_00000248d05a2d90_0_4 .concat [ 1 1 1 1], L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340;
LS_00000248d05a2d90_0_8 .concat [ 1 1 1 1], L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340;
LS_00000248d05a2d90_0_12 .concat [ 1 1 1 1], L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340;
LS_00000248d05a2d90_0_16 .concat [ 1 1 1 1], L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340;
LS_00000248d05a2d90_0_20 .concat [ 1 1 1 1], L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340;
LS_00000248d05a2d90_0_24 .concat [ 1 1 1 1], L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340;
LS_00000248d05a2d90_0_28 .concat [ 1 1 1 1], L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340, L_00000248d05a6340;
LS_00000248d05a2d90_1_0 .concat [ 4 4 4 4], LS_00000248d05a2d90_0_0, LS_00000248d05a2d90_0_4, LS_00000248d05a2d90_0_8, LS_00000248d05a2d90_0_12;
LS_00000248d05a2d90_1_4 .concat [ 4 4 4 4], LS_00000248d05a2d90_0_16, LS_00000248d05a2d90_0_20, LS_00000248d05a2d90_0_24, LS_00000248d05a2d90_0_28;
L_00000248d05a2d90 .concat [ 16 16 0 0], LS_00000248d05a2d90_1_0, LS_00000248d05a2d90_1_4;
L_00000248d05a4550 .part L_00000248d059ef10, 1, 1;
LS_00000248d05a22f0_0_0 .concat [ 1 1 1 1], L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0;
LS_00000248d05a22f0_0_4 .concat [ 1 1 1 1], L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0;
LS_00000248d05a22f0_0_8 .concat [ 1 1 1 1], L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0;
LS_00000248d05a22f0_0_12 .concat [ 1 1 1 1], L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0;
LS_00000248d05a22f0_0_16 .concat [ 1 1 1 1], L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0;
LS_00000248d05a22f0_0_20 .concat [ 1 1 1 1], L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0;
LS_00000248d05a22f0_0_24 .concat [ 1 1 1 1], L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0;
LS_00000248d05a22f0_0_28 .concat [ 1 1 1 1], L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0, L_00000248d05a65e0;
LS_00000248d05a22f0_1_0 .concat [ 4 4 4 4], LS_00000248d05a22f0_0_0, LS_00000248d05a22f0_0_4, LS_00000248d05a22f0_0_8, LS_00000248d05a22f0_0_12;
LS_00000248d05a22f0_1_4 .concat [ 4 4 4 4], LS_00000248d05a22f0_0_16, LS_00000248d05a22f0_0_20, LS_00000248d05a22f0_0_24, LS_00000248d05a22f0_0_28;
L_00000248d05a22f0 .concat [ 16 16 0 0], LS_00000248d05a22f0_1_0, LS_00000248d05a22f0_1_4;
L_00000248d05a2610 .part L_00000248d059ef10, 0, 1;
LS_00000248d05a2390_0_0 .concat [ 1 1 1 1], L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610;
LS_00000248d05a2390_0_4 .concat [ 1 1 1 1], L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610;
LS_00000248d05a2390_0_8 .concat [ 1 1 1 1], L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610;
LS_00000248d05a2390_0_12 .concat [ 1 1 1 1], L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610;
LS_00000248d05a2390_0_16 .concat [ 1 1 1 1], L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610;
LS_00000248d05a2390_0_20 .concat [ 1 1 1 1], L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610;
LS_00000248d05a2390_0_24 .concat [ 1 1 1 1], L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610;
LS_00000248d05a2390_0_28 .concat [ 1 1 1 1], L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610, L_00000248d05a2610;
LS_00000248d05a2390_1_0 .concat [ 4 4 4 4], LS_00000248d05a2390_0_0, LS_00000248d05a2390_0_4, LS_00000248d05a2390_0_8, LS_00000248d05a2390_0_12;
LS_00000248d05a2390_1_4 .concat [ 4 4 4 4], LS_00000248d05a2390_0_16, LS_00000248d05a2390_0_20, LS_00000248d05a2390_0_24, LS_00000248d05a2390_0_28;
L_00000248d05a2390 .concat [ 16 16 0 0], LS_00000248d05a2390_1_0, LS_00000248d05a2390_1_4;
L_00000248d05a3470 .part L_00000248d059ef10, 1, 1;
LS_00000248d05a3290_0_0 .concat [ 1 1 1 1], L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470;
LS_00000248d05a3290_0_4 .concat [ 1 1 1 1], L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470;
LS_00000248d05a3290_0_8 .concat [ 1 1 1 1], L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470;
LS_00000248d05a3290_0_12 .concat [ 1 1 1 1], L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470;
LS_00000248d05a3290_0_16 .concat [ 1 1 1 1], L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470;
LS_00000248d05a3290_0_20 .concat [ 1 1 1 1], L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470;
LS_00000248d05a3290_0_24 .concat [ 1 1 1 1], L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470;
LS_00000248d05a3290_0_28 .concat [ 1 1 1 1], L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470, L_00000248d05a3470;
LS_00000248d05a3290_1_0 .concat [ 4 4 4 4], LS_00000248d05a3290_0_0, LS_00000248d05a3290_0_4, LS_00000248d05a3290_0_8, LS_00000248d05a3290_0_12;
LS_00000248d05a3290_1_4 .concat [ 4 4 4 4], LS_00000248d05a3290_0_16, LS_00000248d05a3290_0_20, LS_00000248d05a3290_0_24, LS_00000248d05a3290_0_28;
L_00000248d05a3290 .concat [ 16 16 0 0], LS_00000248d05a3290_1_0, LS_00000248d05a3290_1_4;
L_00000248d05a33d0 .part L_00000248d059ef10, 0, 1;
LS_00000248d05a2bb0_0_0 .concat [ 1 1 1 1], L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880;
LS_00000248d05a2bb0_0_4 .concat [ 1 1 1 1], L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880;
LS_00000248d05a2bb0_0_8 .concat [ 1 1 1 1], L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880;
LS_00000248d05a2bb0_0_12 .concat [ 1 1 1 1], L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880;
LS_00000248d05a2bb0_0_16 .concat [ 1 1 1 1], L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880;
LS_00000248d05a2bb0_0_20 .concat [ 1 1 1 1], L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880;
LS_00000248d05a2bb0_0_24 .concat [ 1 1 1 1], L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880;
LS_00000248d05a2bb0_0_28 .concat [ 1 1 1 1], L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880, L_00000248d05a6880;
LS_00000248d05a2bb0_1_0 .concat [ 4 4 4 4], LS_00000248d05a2bb0_0_0, LS_00000248d05a2bb0_0_4, LS_00000248d05a2bb0_0_8, LS_00000248d05a2bb0_0_12;
LS_00000248d05a2bb0_1_4 .concat [ 4 4 4 4], LS_00000248d05a2bb0_0_16, LS_00000248d05a2bb0_0_20, LS_00000248d05a2bb0_0_24, LS_00000248d05a2bb0_0_28;
L_00000248d05a2bb0 .concat [ 16 16 0 0], LS_00000248d05a2bb0_1_0, LS_00000248d05a2bb0_1_4;
L_00000248d05a2cf0 .part L_00000248d059ef10, 1, 1;
LS_00000248d05a24d0_0_0 .concat [ 1 1 1 1], L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0;
LS_00000248d05a24d0_0_4 .concat [ 1 1 1 1], L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0;
LS_00000248d05a24d0_0_8 .concat [ 1 1 1 1], L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0;
LS_00000248d05a24d0_0_12 .concat [ 1 1 1 1], L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0;
LS_00000248d05a24d0_0_16 .concat [ 1 1 1 1], L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0;
LS_00000248d05a24d0_0_20 .concat [ 1 1 1 1], L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0;
LS_00000248d05a24d0_0_24 .concat [ 1 1 1 1], L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0;
LS_00000248d05a24d0_0_28 .concat [ 1 1 1 1], L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0, L_00000248d05a2cf0;
LS_00000248d05a24d0_1_0 .concat [ 4 4 4 4], LS_00000248d05a24d0_0_0, LS_00000248d05a24d0_0_4, LS_00000248d05a24d0_0_8, LS_00000248d05a24d0_0_12;
LS_00000248d05a24d0_1_4 .concat [ 4 4 4 4], LS_00000248d05a24d0_0_16, LS_00000248d05a24d0_0_20, LS_00000248d05a24d0_0_24, LS_00000248d05a24d0_0_28;
L_00000248d05a24d0 .concat [ 16 16 0 0], LS_00000248d05a24d0_1_0, LS_00000248d05a24d0_1_4;
L_00000248d05a4370 .part L_00000248d059ef10, 0, 1;
LS_00000248d05a45f0_0_0 .concat [ 1 1 1 1], L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370;
LS_00000248d05a45f0_0_4 .concat [ 1 1 1 1], L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370;
LS_00000248d05a45f0_0_8 .concat [ 1 1 1 1], L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370;
LS_00000248d05a45f0_0_12 .concat [ 1 1 1 1], L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370;
LS_00000248d05a45f0_0_16 .concat [ 1 1 1 1], L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370;
LS_00000248d05a45f0_0_20 .concat [ 1 1 1 1], L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370;
LS_00000248d05a45f0_0_24 .concat [ 1 1 1 1], L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370;
LS_00000248d05a45f0_0_28 .concat [ 1 1 1 1], L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370, L_00000248d05a4370;
LS_00000248d05a45f0_1_0 .concat [ 4 4 4 4], LS_00000248d05a45f0_0_0, LS_00000248d05a45f0_0_4, LS_00000248d05a45f0_0_8, LS_00000248d05a45f0_0_12;
LS_00000248d05a45f0_1_4 .concat [ 4 4 4 4], LS_00000248d05a45f0_0_16, LS_00000248d05a45f0_0_20, LS_00000248d05a45f0_0_24, LS_00000248d05a45f0_0_28;
L_00000248d05a45f0 .concat [ 16 16 0 0], LS_00000248d05a45f0_1_0, LS_00000248d05a45f0_1_4;
S_00000248d0328210 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000248d03702e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d05a6180 .functor AND 32, L_00000248d05a30b0, L_00000248d05a2d90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d0569230_0 .net "in1", 31 0, L_00000248d05a30b0;  1 drivers
v00000248d0568d30_0 .net "in2", 31 0, L_00000248d05a2d90;  1 drivers
v00000248d0569370_0 .net "out", 31 0, L_00000248d05a6180;  alias, 1 drivers
S_00000248d03283a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000248d03702e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d05a6500 .functor AND 32, L_00000248d05a22f0, L_00000248d05a2390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d0568dd0_0 .net "in1", 31 0, L_00000248d05a22f0;  1 drivers
v00000248d0569870_0 .net "in2", 31 0, L_00000248d05a2390;  1 drivers
v00000248d0568f10_0 .net "out", 31 0, L_00000248d05a6500;  alias, 1 drivers
S_00000248d0360950 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000248d03702e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d05a66c0 .functor AND 32, L_00000248d05a3290, L_00000248d05a2bb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d0568fb0_0 .net "in1", 31 0, L_00000248d05a3290;  1 drivers
v00000248d0569050_0 .net "in2", 31 0, L_00000248d05a2bb0;  1 drivers
v00000248d05690f0_0 .net "out", 31 0, L_00000248d05a66c0;  alias, 1 drivers
S_00000248d056b6d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000248d03702e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d05a67a0 .functor AND 32, L_00000248d05a24d0, L_00000248d05a45f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d05692d0_0 .net "in1", 31 0, L_00000248d05a24d0;  1 drivers
v00000248d0569410_0 .net "in2", 31 0, L_00000248d05a45f0;  1 drivers
v00000248d0569550_0 .net "out", 31 0, L_00000248d05a67a0;  alias, 1 drivers
S_00000248d056aa50 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000248d0370150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000248d04f9340 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000248d05a6f80 .functor NOT 1, L_00000248d05a3510, C4<0>, C4<0>, C4<0>;
L_00000248d05a6c70 .functor NOT 1, L_00000248d05a4410, C4<0>, C4<0>, C4<0>;
L_00000248d05a6dc0 .functor NOT 1, L_00000248d05a4690, C4<0>, C4<0>, C4<0>;
L_00000248d04e0dc0 .functor NOT 1, L_00000248d05a36f0, C4<0>, C4<0>, C4<0>;
L_00000248d060b8c0 .functor AND 32, L_00000248d05a6f10, v00000248d0571900_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060a4a0 .functor AND 32, L_00000248d05a6ce0, L_00000248d060bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060aac0 .functor OR 32, L_00000248d060b8c0, L_00000248d060a4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d060a6d0 .functor AND 32, L_00000248d05a6d50, v00000248d0561da0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060b540 .functor OR 32, L_00000248d060aac0, L_00000248d060a6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d060a430 .functor AND 32, L_00000248d060a660, L_00000248d05a4230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060af90 .functor OR 32, L_00000248d060b540, L_00000248d060a430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248d056f440_0 .net *"_ivl_1", 0 0, L_00000248d05a3510;  1 drivers
v00000248d056f4e0_0 .net *"_ivl_13", 0 0, L_00000248d05a4690;  1 drivers
v00000248d056c880_0 .net *"_ivl_14", 0 0, L_00000248d05a6dc0;  1 drivers
v00000248d056df00_0 .net *"_ivl_19", 0 0, L_00000248d05a3650;  1 drivers
v00000248d056cba0_0 .net *"_ivl_2", 0 0, L_00000248d05a6f80;  1 drivers
v00000248d056db40_0 .net *"_ivl_23", 0 0, L_00000248d05a3f10;  1 drivers
v00000248d056d1e0_0 .net *"_ivl_27", 0 0, L_00000248d05a36f0;  1 drivers
v00000248d056cce0_0 .net *"_ivl_28", 0 0, L_00000248d04e0dc0;  1 drivers
v00000248d056c920_0 .net *"_ivl_33", 0 0, L_00000248d05a26b0;  1 drivers
v00000248d056c100_0 .net *"_ivl_37", 0 0, L_00000248d05a3330;  1 drivers
v00000248d056c9c0_0 .net *"_ivl_40", 31 0, L_00000248d060b8c0;  1 drivers
v00000248d056c380_0 .net *"_ivl_42", 31 0, L_00000248d060a4a0;  1 drivers
v00000248d056cd80_0 .net *"_ivl_44", 31 0, L_00000248d060aac0;  1 drivers
v00000248d056d000_0 .net *"_ivl_46", 31 0, L_00000248d060a6d0;  1 drivers
v00000248d056cf60_0 .net *"_ivl_48", 31 0, L_00000248d060b540;  1 drivers
v00000248d056bac0_0 .net *"_ivl_50", 31 0, L_00000248d060a430;  1 drivers
v00000248d056d6e0_0 .net *"_ivl_7", 0 0, L_00000248d05a4410;  1 drivers
v00000248d056c4c0_0 .net *"_ivl_8", 0 0, L_00000248d05a6c70;  1 drivers
v00000248d056c6a0_0 .net "ina", 31 0, v00000248d0571900_0;  alias, 1 drivers
v00000248d056da00_0 .net "inb", 31 0, L_00000248d060bbd0;  alias, 1 drivers
v00000248d056c560_0 .net "inc", 31 0, v00000248d0561da0_0;  alias, 1 drivers
v00000248d056cb00_0 .net "ind", 31 0, L_00000248d05a4230;  alias, 1 drivers
v00000248d056d640_0 .net "out", 31 0, L_00000248d060af90;  alias, 1 drivers
v00000248d056c7e0_0 .net "s0", 31 0, L_00000248d05a6f10;  1 drivers
v00000248d056d0a0_0 .net "s1", 31 0, L_00000248d05a6ce0;  1 drivers
v00000248d056c600_0 .net "s2", 31 0, L_00000248d05a6d50;  1 drivers
v00000248d056c740_0 .net "s3", 31 0, L_00000248d060a660;  1 drivers
v00000248d056cc40_0 .net "sel", 1 0, L_00000248d059feb0;  alias, 1 drivers
L_00000248d05a3510 .part L_00000248d059feb0, 1, 1;
LS_00000248d05a3b50_0_0 .concat [ 1 1 1 1], L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80;
LS_00000248d05a3b50_0_4 .concat [ 1 1 1 1], L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80;
LS_00000248d05a3b50_0_8 .concat [ 1 1 1 1], L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80;
LS_00000248d05a3b50_0_12 .concat [ 1 1 1 1], L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80;
LS_00000248d05a3b50_0_16 .concat [ 1 1 1 1], L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80;
LS_00000248d05a3b50_0_20 .concat [ 1 1 1 1], L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80;
LS_00000248d05a3b50_0_24 .concat [ 1 1 1 1], L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80;
LS_00000248d05a3b50_0_28 .concat [ 1 1 1 1], L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80, L_00000248d05a6f80;
LS_00000248d05a3b50_1_0 .concat [ 4 4 4 4], LS_00000248d05a3b50_0_0, LS_00000248d05a3b50_0_4, LS_00000248d05a3b50_0_8, LS_00000248d05a3b50_0_12;
LS_00000248d05a3b50_1_4 .concat [ 4 4 4 4], LS_00000248d05a3b50_0_16, LS_00000248d05a3b50_0_20, LS_00000248d05a3b50_0_24, LS_00000248d05a3b50_0_28;
L_00000248d05a3b50 .concat [ 16 16 0 0], LS_00000248d05a3b50_1_0, LS_00000248d05a3b50_1_4;
L_00000248d05a4410 .part L_00000248d059feb0, 0, 1;
LS_00000248d05a35b0_0_0 .concat [ 1 1 1 1], L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70;
LS_00000248d05a35b0_0_4 .concat [ 1 1 1 1], L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70;
LS_00000248d05a35b0_0_8 .concat [ 1 1 1 1], L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70;
LS_00000248d05a35b0_0_12 .concat [ 1 1 1 1], L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70;
LS_00000248d05a35b0_0_16 .concat [ 1 1 1 1], L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70;
LS_00000248d05a35b0_0_20 .concat [ 1 1 1 1], L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70;
LS_00000248d05a35b0_0_24 .concat [ 1 1 1 1], L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70;
LS_00000248d05a35b0_0_28 .concat [ 1 1 1 1], L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70, L_00000248d05a6c70;
LS_00000248d05a35b0_1_0 .concat [ 4 4 4 4], LS_00000248d05a35b0_0_0, LS_00000248d05a35b0_0_4, LS_00000248d05a35b0_0_8, LS_00000248d05a35b0_0_12;
LS_00000248d05a35b0_1_4 .concat [ 4 4 4 4], LS_00000248d05a35b0_0_16, LS_00000248d05a35b0_0_20, LS_00000248d05a35b0_0_24, LS_00000248d05a35b0_0_28;
L_00000248d05a35b0 .concat [ 16 16 0 0], LS_00000248d05a35b0_1_0, LS_00000248d05a35b0_1_4;
L_00000248d05a4690 .part L_00000248d059feb0, 1, 1;
LS_00000248d05a2430_0_0 .concat [ 1 1 1 1], L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0;
LS_00000248d05a2430_0_4 .concat [ 1 1 1 1], L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0;
LS_00000248d05a2430_0_8 .concat [ 1 1 1 1], L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0;
LS_00000248d05a2430_0_12 .concat [ 1 1 1 1], L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0;
LS_00000248d05a2430_0_16 .concat [ 1 1 1 1], L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0;
LS_00000248d05a2430_0_20 .concat [ 1 1 1 1], L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0;
LS_00000248d05a2430_0_24 .concat [ 1 1 1 1], L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0;
LS_00000248d05a2430_0_28 .concat [ 1 1 1 1], L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0, L_00000248d05a6dc0;
LS_00000248d05a2430_1_0 .concat [ 4 4 4 4], LS_00000248d05a2430_0_0, LS_00000248d05a2430_0_4, LS_00000248d05a2430_0_8, LS_00000248d05a2430_0_12;
LS_00000248d05a2430_1_4 .concat [ 4 4 4 4], LS_00000248d05a2430_0_16, LS_00000248d05a2430_0_20, LS_00000248d05a2430_0_24, LS_00000248d05a2430_0_28;
L_00000248d05a2430 .concat [ 16 16 0 0], LS_00000248d05a2430_1_0, LS_00000248d05a2430_1_4;
L_00000248d05a3650 .part L_00000248d059feb0, 0, 1;
LS_00000248d05a44b0_0_0 .concat [ 1 1 1 1], L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650;
LS_00000248d05a44b0_0_4 .concat [ 1 1 1 1], L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650;
LS_00000248d05a44b0_0_8 .concat [ 1 1 1 1], L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650;
LS_00000248d05a44b0_0_12 .concat [ 1 1 1 1], L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650;
LS_00000248d05a44b0_0_16 .concat [ 1 1 1 1], L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650;
LS_00000248d05a44b0_0_20 .concat [ 1 1 1 1], L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650;
LS_00000248d05a44b0_0_24 .concat [ 1 1 1 1], L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650;
LS_00000248d05a44b0_0_28 .concat [ 1 1 1 1], L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650, L_00000248d05a3650;
LS_00000248d05a44b0_1_0 .concat [ 4 4 4 4], LS_00000248d05a44b0_0_0, LS_00000248d05a44b0_0_4, LS_00000248d05a44b0_0_8, LS_00000248d05a44b0_0_12;
LS_00000248d05a44b0_1_4 .concat [ 4 4 4 4], LS_00000248d05a44b0_0_16, LS_00000248d05a44b0_0_20, LS_00000248d05a44b0_0_24, LS_00000248d05a44b0_0_28;
L_00000248d05a44b0 .concat [ 16 16 0 0], LS_00000248d05a44b0_1_0, LS_00000248d05a44b0_1_4;
L_00000248d05a3f10 .part L_00000248d059feb0, 1, 1;
LS_00000248d05a2e30_0_0 .concat [ 1 1 1 1], L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10;
LS_00000248d05a2e30_0_4 .concat [ 1 1 1 1], L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10;
LS_00000248d05a2e30_0_8 .concat [ 1 1 1 1], L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10;
LS_00000248d05a2e30_0_12 .concat [ 1 1 1 1], L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10;
LS_00000248d05a2e30_0_16 .concat [ 1 1 1 1], L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10;
LS_00000248d05a2e30_0_20 .concat [ 1 1 1 1], L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10;
LS_00000248d05a2e30_0_24 .concat [ 1 1 1 1], L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10;
LS_00000248d05a2e30_0_28 .concat [ 1 1 1 1], L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10, L_00000248d05a3f10;
LS_00000248d05a2e30_1_0 .concat [ 4 4 4 4], LS_00000248d05a2e30_0_0, LS_00000248d05a2e30_0_4, LS_00000248d05a2e30_0_8, LS_00000248d05a2e30_0_12;
LS_00000248d05a2e30_1_4 .concat [ 4 4 4 4], LS_00000248d05a2e30_0_16, LS_00000248d05a2e30_0_20, LS_00000248d05a2e30_0_24, LS_00000248d05a2e30_0_28;
L_00000248d05a2e30 .concat [ 16 16 0 0], LS_00000248d05a2e30_1_0, LS_00000248d05a2e30_1_4;
L_00000248d05a36f0 .part L_00000248d059feb0, 0, 1;
LS_00000248d05a2750_0_0 .concat [ 1 1 1 1], L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0;
LS_00000248d05a2750_0_4 .concat [ 1 1 1 1], L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0;
LS_00000248d05a2750_0_8 .concat [ 1 1 1 1], L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0;
LS_00000248d05a2750_0_12 .concat [ 1 1 1 1], L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0;
LS_00000248d05a2750_0_16 .concat [ 1 1 1 1], L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0;
LS_00000248d05a2750_0_20 .concat [ 1 1 1 1], L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0;
LS_00000248d05a2750_0_24 .concat [ 1 1 1 1], L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0;
LS_00000248d05a2750_0_28 .concat [ 1 1 1 1], L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0, L_00000248d04e0dc0;
LS_00000248d05a2750_1_0 .concat [ 4 4 4 4], LS_00000248d05a2750_0_0, LS_00000248d05a2750_0_4, LS_00000248d05a2750_0_8, LS_00000248d05a2750_0_12;
LS_00000248d05a2750_1_4 .concat [ 4 4 4 4], LS_00000248d05a2750_0_16, LS_00000248d05a2750_0_20, LS_00000248d05a2750_0_24, LS_00000248d05a2750_0_28;
L_00000248d05a2750 .concat [ 16 16 0 0], LS_00000248d05a2750_1_0, LS_00000248d05a2750_1_4;
L_00000248d05a26b0 .part L_00000248d059feb0, 1, 1;
LS_00000248d05a29d0_0_0 .concat [ 1 1 1 1], L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0;
LS_00000248d05a29d0_0_4 .concat [ 1 1 1 1], L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0;
LS_00000248d05a29d0_0_8 .concat [ 1 1 1 1], L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0;
LS_00000248d05a29d0_0_12 .concat [ 1 1 1 1], L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0;
LS_00000248d05a29d0_0_16 .concat [ 1 1 1 1], L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0;
LS_00000248d05a29d0_0_20 .concat [ 1 1 1 1], L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0;
LS_00000248d05a29d0_0_24 .concat [ 1 1 1 1], L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0;
LS_00000248d05a29d0_0_28 .concat [ 1 1 1 1], L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0, L_00000248d05a26b0;
LS_00000248d05a29d0_1_0 .concat [ 4 4 4 4], LS_00000248d05a29d0_0_0, LS_00000248d05a29d0_0_4, LS_00000248d05a29d0_0_8, LS_00000248d05a29d0_0_12;
LS_00000248d05a29d0_1_4 .concat [ 4 4 4 4], LS_00000248d05a29d0_0_16, LS_00000248d05a29d0_0_20, LS_00000248d05a29d0_0_24, LS_00000248d05a29d0_0_28;
L_00000248d05a29d0 .concat [ 16 16 0 0], LS_00000248d05a29d0_1_0, LS_00000248d05a29d0_1_4;
L_00000248d05a3330 .part L_00000248d059feb0, 0, 1;
LS_00000248d05a2930_0_0 .concat [ 1 1 1 1], L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330;
LS_00000248d05a2930_0_4 .concat [ 1 1 1 1], L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330;
LS_00000248d05a2930_0_8 .concat [ 1 1 1 1], L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330;
LS_00000248d05a2930_0_12 .concat [ 1 1 1 1], L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330;
LS_00000248d05a2930_0_16 .concat [ 1 1 1 1], L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330;
LS_00000248d05a2930_0_20 .concat [ 1 1 1 1], L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330;
LS_00000248d05a2930_0_24 .concat [ 1 1 1 1], L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330;
LS_00000248d05a2930_0_28 .concat [ 1 1 1 1], L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330, L_00000248d05a3330;
LS_00000248d05a2930_1_0 .concat [ 4 4 4 4], LS_00000248d05a2930_0_0, LS_00000248d05a2930_0_4, LS_00000248d05a2930_0_8, LS_00000248d05a2930_0_12;
LS_00000248d05a2930_1_4 .concat [ 4 4 4 4], LS_00000248d05a2930_0_16, LS_00000248d05a2930_0_20, LS_00000248d05a2930_0_24, LS_00000248d05a2930_0_28;
L_00000248d05a2930 .concat [ 16 16 0 0], LS_00000248d05a2930_1_0, LS_00000248d05a2930_1_4;
S_00000248d056b3b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000248d056aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d05a6f10 .functor AND 32, L_00000248d05a3b50, L_00000248d05a35b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d056e680_0 .net "in1", 31 0, L_00000248d05a3b50;  1 drivers
v00000248d056e7c0_0 .net "in2", 31 0, L_00000248d05a35b0;  1 drivers
v00000248d056e400_0 .net "out", 31 0, L_00000248d05a6f10;  alias, 1 drivers
S_00000248d056b540 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000248d056aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d05a6ce0 .functor AND 32, L_00000248d05a2430, L_00000248d05a44b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d056f620_0 .net "in1", 31 0, L_00000248d05a2430;  1 drivers
v00000248d056f760_0 .net "in2", 31 0, L_00000248d05a44b0;  1 drivers
v00000248d056e4a0_0 .net "out", 31 0, L_00000248d05a6ce0;  alias, 1 drivers
S_00000248d056a8c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000248d056aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d05a6d50 .functor AND 32, L_00000248d05a2e30, L_00000248d05a2750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d056ed60_0 .net "in1", 31 0, L_00000248d05a2e30;  1 drivers
v00000248d056e540_0 .net "in2", 31 0, L_00000248d05a2750;  1 drivers
v00000248d056e180_0 .net "out", 31 0, L_00000248d05a6d50;  alias, 1 drivers
S_00000248d056abe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000248d056aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d060a660 .functor AND 32, L_00000248d05a29d0, L_00000248d05a2930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d056f300_0 .net "in1", 31 0, L_00000248d05a29d0;  1 drivers
v00000248d056f3a0_0 .net "in2", 31 0, L_00000248d05a2930;  1 drivers
v00000248d056e0e0_0 .net "out", 31 0, L_00000248d060a660;  alias, 1 drivers
S_00000248d056ad70 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000248d0370150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000248d04fa8c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000248d060baf0 .functor NOT 1, L_00000248d05a31f0, C4<0>, C4<0>, C4<0>;
L_00000248d060b9a0 .functor NOT 1, L_00000248d05a2a70, C4<0>, C4<0>, C4<0>;
L_00000248d060ab30 .functor NOT 1, L_00000248d05a3830, C4<0>, C4<0>, C4<0>;
L_00000248d060b930 .functor NOT 1, L_00000248d05a3970, C4<0>, C4<0>, C4<0>;
L_00000248d060b700 .functor AND 32, L_00000248d060a740, v00000248d05723a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060ba10 .functor AND 32, L_00000248d060a510, L_00000248d060bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060aba0 .functor OR 32, L_00000248d060b700, L_00000248d060ba10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d060a580 .functor AND 32, L_00000248d060ad60, v00000248d0561da0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060b850 .functor OR 32, L_00000248d060aba0, L_00000248d060a580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d060b000 .functor AND 32, L_00000248d060b7e0, L_00000248d05a4230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d0609fd0 .functor OR 32, L_00000248d060b850, L_00000248d060b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248d056e040_0 .net *"_ivl_1", 0 0, L_00000248d05a31f0;  1 drivers
v00000248d056d3c0_0 .net *"_ivl_13", 0 0, L_00000248d05a3830;  1 drivers
v00000248d056d460_0 .net *"_ivl_14", 0 0, L_00000248d060ab30;  1 drivers
v00000248d056dbe0_0 .net *"_ivl_19", 0 0, L_00000248d05a3dd0;  1 drivers
v00000248d056daa0_0 .net *"_ivl_2", 0 0, L_00000248d060baf0;  1 drivers
v00000248d056d8c0_0 .net *"_ivl_23", 0 0, L_00000248d05a4050;  1 drivers
v00000248d056b8e0_0 .net *"_ivl_27", 0 0, L_00000248d05a3970;  1 drivers
v00000248d056ddc0_0 .net *"_ivl_28", 0 0, L_00000248d060b930;  1 drivers
v00000248d056c420_0 .net *"_ivl_33", 0 0, L_00000248d05a3ab0;  1 drivers
v00000248d056d5a0_0 .net *"_ivl_37", 0 0, L_00000248d05a3c90;  1 drivers
v00000248d056d500_0 .net *"_ivl_40", 31 0, L_00000248d060b700;  1 drivers
v00000248d056d960_0 .net *"_ivl_42", 31 0, L_00000248d060ba10;  1 drivers
v00000248d056dc80_0 .net *"_ivl_44", 31 0, L_00000248d060aba0;  1 drivers
v00000248d056dd20_0 .net *"_ivl_46", 31 0, L_00000248d060a580;  1 drivers
v00000248d056de60_0 .net *"_ivl_48", 31 0, L_00000248d060b850;  1 drivers
v00000248d056b980_0 .net *"_ivl_50", 31 0, L_00000248d060b000;  1 drivers
v00000248d056dfa0_0 .net *"_ivl_7", 0 0, L_00000248d05a2a70;  1 drivers
v00000248d056c240_0 .net *"_ivl_8", 0 0, L_00000248d060b9a0;  1 drivers
v00000248d056bc00_0 .net "ina", 31 0, v00000248d05723a0_0;  alias, 1 drivers
v00000248d056ba20_0 .net "inb", 31 0, L_00000248d060bbd0;  alias, 1 drivers
v00000248d056bca0_0 .net "inc", 31 0, v00000248d0561da0_0;  alias, 1 drivers
v00000248d056bd40_0 .net "ind", 31 0, L_00000248d05a4230;  alias, 1 drivers
v00000248d056bde0_0 .net "out", 31 0, L_00000248d0609fd0;  alias, 1 drivers
v00000248d056be80_0 .net "s0", 31 0, L_00000248d060a740;  1 drivers
v00000248d056bfc0_0 .net "s1", 31 0, L_00000248d060a510;  1 drivers
v00000248d056c060_0 .net "s2", 31 0, L_00000248d060ad60;  1 drivers
v00000248d0573340_0 .net "s3", 31 0, L_00000248d060b7e0;  1 drivers
v00000248d05733e0_0 .net "sel", 1 0, L_00000248d05a0810;  alias, 1 drivers
L_00000248d05a31f0 .part L_00000248d05a0810, 1, 1;
LS_00000248d05a3790_0_0 .concat [ 1 1 1 1], L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0;
LS_00000248d05a3790_0_4 .concat [ 1 1 1 1], L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0;
LS_00000248d05a3790_0_8 .concat [ 1 1 1 1], L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0;
LS_00000248d05a3790_0_12 .concat [ 1 1 1 1], L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0;
LS_00000248d05a3790_0_16 .concat [ 1 1 1 1], L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0;
LS_00000248d05a3790_0_20 .concat [ 1 1 1 1], L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0;
LS_00000248d05a3790_0_24 .concat [ 1 1 1 1], L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0;
LS_00000248d05a3790_0_28 .concat [ 1 1 1 1], L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0, L_00000248d060baf0;
LS_00000248d05a3790_1_0 .concat [ 4 4 4 4], LS_00000248d05a3790_0_0, LS_00000248d05a3790_0_4, LS_00000248d05a3790_0_8, LS_00000248d05a3790_0_12;
LS_00000248d05a3790_1_4 .concat [ 4 4 4 4], LS_00000248d05a3790_0_16, LS_00000248d05a3790_0_20, LS_00000248d05a3790_0_24, LS_00000248d05a3790_0_28;
L_00000248d05a3790 .concat [ 16 16 0 0], LS_00000248d05a3790_1_0, LS_00000248d05a3790_1_4;
L_00000248d05a2a70 .part L_00000248d05a0810, 0, 1;
LS_00000248d05a4730_0_0 .concat [ 1 1 1 1], L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0;
LS_00000248d05a4730_0_4 .concat [ 1 1 1 1], L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0;
LS_00000248d05a4730_0_8 .concat [ 1 1 1 1], L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0;
LS_00000248d05a4730_0_12 .concat [ 1 1 1 1], L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0;
LS_00000248d05a4730_0_16 .concat [ 1 1 1 1], L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0;
LS_00000248d05a4730_0_20 .concat [ 1 1 1 1], L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0;
LS_00000248d05a4730_0_24 .concat [ 1 1 1 1], L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0;
LS_00000248d05a4730_0_28 .concat [ 1 1 1 1], L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0, L_00000248d060b9a0;
LS_00000248d05a4730_1_0 .concat [ 4 4 4 4], LS_00000248d05a4730_0_0, LS_00000248d05a4730_0_4, LS_00000248d05a4730_0_8, LS_00000248d05a4730_0_12;
LS_00000248d05a4730_1_4 .concat [ 4 4 4 4], LS_00000248d05a4730_0_16, LS_00000248d05a4730_0_20, LS_00000248d05a4730_0_24, LS_00000248d05a4730_0_28;
L_00000248d05a4730 .concat [ 16 16 0 0], LS_00000248d05a4730_1_0, LS_00000248d05a4730_1_4;
L_00000248d05a3830 .part L_00000248d05a0810, 1, 1;
LS_00000248d05a2ed0_0_0 .concat [ 1 1 1 1], L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30;
LS_00000248d05a2ed0_0_4 .concat [ 1 1 1 1], L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30;
LS_00000248d05a2ed0_0_8 .concat [ 1 1 1 1], L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30;
LS_00000248d05a2ed0_0_12 .concat [ 1 1 1 1], L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30;
LS_00000248d05a2ed0_0_16 .concat [ 1 1 1 1], L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30;
LS_00000248d05a2ed0_0_20 .concat [ 1 1 1 1], L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30;
LS_00000248d05a2ed0_0_24 .concat [ 1 1 1 1], L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30;
LS_00000248d05a2ed0_0_28 .concat [ 1 1 1 1], L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30, L_00000248d060ab30;
LS_00000248d05a2ed0_1_0 .concat [ 4 4 4 4], LS_00000248d05a2ed0_0_0, LS_00000248d05a2ed0_0_4, LS_00000248d05a2ed0_0_8, LS_00000248d05a2ed0_0_12;
LS_00000248d05a2ed0_1_4 .concat [ 4 4 4 4], LS_00000248d05a2ed0_0_16, LS_00000248d05a2ed0_0_20, LS_00000248d05a2ed0_0_24, LS_00000248d05a2ed0_0_28;
L_00000248d05a2ed0 .concat [ 16 16 0 0], LS_00000248d05a2ed0_1_0, LS_00000248d05a2ed0_1_4;
L_00000248d05a3dd0 .part L_00000248d05a0810, 0, 1;
LS_00000248d05a2f70_0_0 .concat [ 1 1 1 1], L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0;
LS_00000248d05a2f70_0_4 .concat [ 1 1 1 1], L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0;
LS_00000248d05a2f70_0_8 .concat [ 1 1 1 1], L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0;
LS_00000248d05a2f70_0_12 .concat [ 1 1 1 1], L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0;
LS_00000248d05a2f70_0_16 .concat [ 1 1 1 1], L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0;
LS_00000248d05a2f70_0_20 .concat [ 1 1 1 1], L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0;
LS_00000248d05a2f70_0_24 .concat [ 1 1 1 1], L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0;
LS_00000248d05a2f70_0_28 .concat [ 1 1 1 1], L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0, L_00000248d05a3dd0;
LS_00000248d05a2f70_1_0 .concat [ 4 4 4 4], LS_00000248d05a2f70_0_0, LS_00000248d05a2f70_0_4, LS_00000248d05a2f70_0_8, LS_00000248d05a2f70_0_12;
LS_00000248d05a2f70_1_4 .concat [ 4 4 4 4], LS_00000248d05a2f70_0_16, LS_00000248d05a2f70_0_20, LS_00000248d05a2f70_0_24, LS_00000248d05a2f70_0_28;
L_00000248d05a2f70 .concat [ 16 16 0 0], LS_00000248d05a2f70_1_0, LS_00000248d05a2f70_1_4;
L_00000248d05a4050 .part L_00000248d05a0810, 1, 1;
LS_00000248d05a38d0_0_0 .concat [ 1 1 1 1], L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050;
LS_00000248d05a38d0_0_4 .concat [ 1 1 1 1], L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050;
LS_00000248d05a38d0_0_8 .concat [ 1 1 1 1], L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050;
LS_00000248d05a38d0_0_12 .concat [ 1 1 1 1], L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050;
LS_00000248d05a38d0_0_16 .concat [ 1 1 1 1], L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050;
LS_00000248d05a38d0_0_20 .concat [ 1 1 1 1], L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050;
LS_00000248d05a38d0_0_24 .concat [ 1 1 1 1], L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050;
LS_00000248d05a38d0_0_28 .concat [ 1 1 1 1], L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050, L_00000248d05a4050;
LS_00000248d05a38d0_1_0 .concat [ 4 4 4 4], LS_00000248d05a38d0_0_0, LS_00000248d05a38d0_0_4, LS_00000248d05a38d0_0_8, LS_00000248d05a38d0_0_12;
LS_00000248d05a38d0_1_4 .concat [ 4 4 4 4], LS_00000248d05a38d0_0_16, LS_00000248d05a38d0_0_20, LS_00000248d05a38d0_0_24, LS_00000248d05a38d0_0_28;
L_00000248d05a38d0 .concat [ 16 16 0 0], LS_00000248d05a38d0_1_0, LS_00000248d05a38d0_1_4;
L_00000248d05a3970 .part L_00000248d05a0810, 0, 1;
LS_00000248d05a3e70_0_0 .concat [ 1 1 1 1], L_00000248d060b930, L_00000248d060b930, L_00000248d060b930, L_00000248d060b930;
LS_00000248d05a3e70_0_4 .concat [ 1 1 1 1], L_00000248d060b930, L_00000248d060b930, L_00000248d060b930, L_00000248d060b930;
LS_00000248d05a3e70_0_8 .concat [ 1 1 1 1], L_00000248d060b930, L_00000248d060b930, L_00000248d060b930, L_00000248d060b930;
LS_00000248d05a3e70_0_12 .concat [ 1 1 1 1], L_00000248d060b930, L_00000248d060b930, L_00000248d060b930, L_00000248d060b930;
LS_00000248d05a3e70_0_16 .concat [ 1 1 1 1], L_00000248d060b930, L_00000248d060b930, L_00000248d060b930, L_00000248d060b930;
LS_00000248d05a3e70_0_20 .concat [ 1 1 1 1], L_00000248d060b930, L_00000248d060b930, L_00000248d060b930, L_00000248d060b930;
LS_00000248d05a3e70_0_24 .concat [ 1 1 1 1], L_00000248d060b930, L_00000248d060b930, L_00000248d060b930, L_00000248d060b930;
LS_00000248d05a3e70_0_28 .concat [ 1 1 1 1], L_00000248d060b930, L_00000248d060b930, L_00000248d060b930, L_00000248d060b930;
LS_00000248d05a3e70_1_0 .concat [ 4 4 4 4], LS_00000248d05a3e70_0_0, LS_00000248d05a3e70_0_4, LS_00000248d05a3e70_0_8, LS_00000248d05a3e70_0_12;
LS_00000248d05a3e70_1_4 .concat [ 4 4 4 4], LS_00000248d05a3e70_0_16, LS_00000248d05a3e70_0_20, LS_00000248d05a3e70_0_24, LS_00000248d05a3e70_0_28;
L_00000248d05a3e70 .concat [ 16 16 0 0], LS_00000248d05a3e70_1_0, LS_00000248d05a3e70_1_4;
L_00000248d05a3ab0 .part L_00000248d05a0810, 1, 1;
LS_00000248d05a3bf0_0_0 .concat [ 1 1 1 1], L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0;
LS_00000248d05a3bf0_0_4 .concat [ 1 1 1 1], L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0;
LS_00000248d05a3bf0_0_8 .concat [ 1 1 1 1], L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0;
LS_00000248d05a3bf0_0_12 .concat [ 1 1 1 1], L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0;
LS_00000248d05a3bf0_0_16 .concat [ 1 1 1 1], L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0;
LS_00000248d05a3bf0_0_20 .concat [ 1 1 1 1], L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0;
LS_00000248d05a3bf0_0_24 .concat [ 1 1 1 1], L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0;
LS_00000248d05a3bf0_0_28 .concat [ 1 1 1 1], L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0, L_00000248d05a3ab0;
LS_00000248d05a3bf0_1_0 .concat [ 4 4 4 4], LS_00000248d05a3bf0_0_0, LS_00000248d05a3bf0_0_4, LS_00000248d05a3bf0_0_8, LS_00000248d05a3bf0_0_12;
LS_00000248d05a3bf0_1_4 .concat [ 4 4 4 4], LS_00000248d05a3bf0_0_16, LS_00000248d05a3bf0_0_20, LS_00000248d05a3bf0_0_24, LS_00000248d05a3bf0_0_28;
L_00000248d05a3bf0 .concat [ 16 16 0 0], LS_00000248d05a3bf0_1_0, LS_00000248d05a3bf0_1_4;
L_00000248d05a3c90 .part L_00000248d05a0810, 0, 1;
LS_00000248d05a3d30_0_0 .concat [ 1 1 1 1], L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90;
LS_00000248d05a3d30_0_4 .concat [ 1 1 1 1], L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90;
LS_00000248d05a3d30_0_8 .concat [ 1 1 1 1], L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90;
LS_00000248d05a3d30_0_12 .concat [ 1 1 1 1], L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90;
LS_00000248d05a3d30_0_16 .concat [ 1 1 1 1], L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90;
LS_00000248d05a3d30_0_20 .concat [ 1 1 1 1], L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90;
LS_00000248d05a3d30_0_24 .concat [ 1 1 1 1], L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90;
LS_00000248d05a3d30_0_28 .concat [ 1 1 1 1], L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90, L_00000248d05a3c90;
LS_00000248d05a3d30_1_0 .concat [ 4 4 4 4], LS_00000248d05a3d30_0_0, LS_00000248d05a3d30_0_4, LS_00000248d05a3d30_0_8, LS_00000248d05a3d30_0_12;
LS_00000248d05a3d30_1_4 .concat [ 4 4 4 4], LS_00000248d05a3d30_0_16, LS_00000248d05a3d30_0_20, LS_00000248d05a3d30_0_24, LS_00000248d05a3d30_0_28;
L_00000248d05a3d30 .concat [ 16 16 0 0], LS_00000248d05a3d30_1_0, LS_00000248d05a3d30_1_4;
S_00000248d056af00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000248d056ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d060a740 .functor AND 32, L_00000248d05a3790, L_00000248d05a4730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d056ce20_0 .net "in1", 31 0, L_00000248d05a3790;  1 drivers
v00000248d056cec0_0 .net "in2", 31 0, L_00000248d05a4730;  1 drivers
v00000248d056ca60_0 .net "out", 31 0, L_00000248d060a740;  alias, 1 drivers
S_00000248d056b220 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000248d056ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d060a510 .functor AND 32, L_00000248d05a2ed0, L_00000248d05a2f70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d056d780_0 .net "in1", 31 0, L_00000248d05a2ed0;  1 drivers
v00000248d056d820_0 .net "in2", 31 0, L_00000248d05a2f70;  1 drivers
v00000248d056bf20_0 .net "out", 31 0, L_00000248d060a510;  alias, 1 drivers
S_00000248d056b090 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000248d056ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d060ad60 .functor AND 32, L_00000248d05a38d0, L_00000248d05a3e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d056d140_0 .net "in1", 31 0, L_00000248d05a38d0;  1 drivers
v00000248d056d280_0 .net "in2", 31 0, L_00000248d05a3e70;  1 drivers
v00000248d056c1a0_0 .net "out", 31 0, L_00000248d060ad60;  alias, 1 drivers
S_00000248d0570560 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000248d056ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000248d060b7e0 .functor AND 32, L_00000248d05a3bf0, L_00000248d05a3d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000248d056c2e0_0 .net "in1", 31 0, L_00000248d05a3bf0;  1 drivers
v00000248d056d320_0 .net "in2", 31 0, L_00000248d05a3d30;  1 drivers
v00000248d056bb60_0 .net "out", 31 0, L_00000248d060b7e0;  alias, 1 drivers
S_00000248d05706f0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000248d05758b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d05758e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d0575920 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d0575958 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d0575990 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d05759c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d0575a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d0575a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d0575a70 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d0575aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d0575ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d0575b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d0575b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d0575b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d0575bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d0575bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d0575c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d0575c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d0575ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d0575cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d0575d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d0575d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d0575d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d0575db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d0575df0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000248d0572b20_0 .var "EX1_PC", 31 0;
v00000248d0573e80_0 .var "EX1_PFC", 31 0;
v00000248d0571900_0 .var "EX1_forward_to_B", 31 0;
v00000248d0571f40_0 .var "EX1_is_beq", 0 0;
v00000248d0573f20_0 .var "EX1_is_bne", 0 0;
v00000248d0573480_0 .var "EX1_is_jal", 0 0;
v00000248d0572da0_0 .var "EX1_is_jr", 0 0;
v00000248d05735c0_0 .var "EX1_is_oper2_immed", 0 0;
v00000248d0572c60_0 .var "EX1_memread", 0 0;
v00000248d0573980_0 .var "EX1_memwrite", 0 0;
v00000248d0571b80_0 .var "EX1_opcode", 11 0;
v00000248d0571c20_0 .var "EX1_predicted", 0 0;
v00000248d05726c0_0 .var "EX1_rd_ind", 4 0;
v00000248d0572e40_0 .var "EX1_rd_indzero", 0 0;
v00000248d0572260_0 .var "EX1_regwrite", 0 0;
v00000248d0573660_0 .var "EX1_rs1", 31 0;
v00000248d0572300_0 .var "EX1_rs1_ind", 4 0;
v00000248d05723a0_0 .var "EX1_rs2", 31 0;
v00000248d05730c0_0 .var "EX1_rs2_ind", 4 0;
v00000248d0572a80_0 .net "FLUSH", 0 0, v00000248d057d710_0;  alias, 1 drivers
v00000248d0572ee0_0 .net "ID_PC", 31 0, v00000248d057add0_0;  alias, 1 drivers
v00000248d0571cc0_0 .net "ID_PFC_to_EX", 31 0, L_00000248d05a01d0;  alias, 1 drivers
v00000248d0572f80_0 .net "ID_forward_to_B", 31 0, L_00000248d05a0b30;  alias, 1 drivers
v00000248d0573160_0 .net "ID_is_beq", 0 0, L_00000248d059fc30;  alias, 1 drivers
v00000248d0573700_0 .net "ID_is_bne", 0 0, L_00000248d059fcd0;  alias, 1 drivers
v00000248d0572760_0 .net "ID_is_jal", 0 0, L_00000248d05a47d0;  alias, 1 drivers
v00000248d0573a20_0 .net "ID_is_jr", 0 0, L_00000248d059fe10;  alias, 1 drivers
v00000248d05719a0_0 .net "ID_is_oper2_immed", 0 0, L_00000248d05a5a10;  alias, 1 drivers
v00000248d0573200_0 .net "ID_memread", 0 0, L_00000248d05a2250;  alias, 1 drivers
v00000248d0573b60_0 .net "ID_memwrite", 0 0, L_00000248d05a2b10;  alias, 1 drivers
v00000248d0572940_0 .net "ID_opcode", 11 0, v00000248d0590740_0;  alias, 1 drivers
v00000248d05732a0_0 .net "ID_predicted", 0 0, v00000248d057cb30_0;  alias, 1 drivers
v00000248d0573c00_0 .net "ID_rd_ind", 4 0, v00000248d0590c40_0;  alias, 1 drivers
v00000248d0573ca0_0 .net "ID_rd_indzero", 0 0, L_00000248d05a42d0;  1 drivers
v00000248d05738e0_0 .net "ID_regwrite", 0 0, L_00000248d05a21b0;  alias, 1 drivers
v00000248d0571ae0_0 .net "ID_rs1", 31 0, v00000248d0577810_0;  alias, 1 drivers
v00000248d0573d40_0 .net "ID_rs1_ind", 4 0, v00000248d0590ec0_0;  alias, 1 drivers
v00000248d0571e00_0 .net "ID_rs2", 31 0, v00000248d05778b0_0;  alias, 1 drivers
v00000248d0571d60_0 .net "ID_rs2_ind", 4 0, v00000248d0592180_0;  alias, 1 drivers
v00000248d0571ea0_0 .net "clk", 0 0, L_00000248d05a6570;  1 drivers
v00000248d0571fe0_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
E_00000248d04f9940 .event posedge, v00000248d0562f20_0, v00000248d0571ea0_0;
S_00000248d0570880 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000248d0575e30 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d0575e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d0575ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d0575ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d0575f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d0575f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d0575f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d0575fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d0575ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d0576028 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d0576060 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d0576098 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d05760d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d0576108 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d0576140 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d0576178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d05761b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d05761e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d0576220 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d0576258 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d0576290 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d05762c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d0576300 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d0576338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d0576370 .param/l "xori" 0 9 12, C4<001110000000>;
v00000248d0572080_0 .net "EX1_ALU_OPER1", 31 0, L_00000248d05a6ea0;  alias, 1 drivers
v00000248d0572440_0 .net "EX1_ALU_OPER2", 31 0, L_00000248d060af90;  alias, 1 drivers
v00000248d0572800_0 .net "EX1_PC", 31 0, v00000248d0572b20_0;  alias, 1 drivers
v00000248d05728a0_0 .net "EX1_PFC_to_IF", 31 0, L_00000248d05a3fb0;  alias, 1 drivers
v00000248d05729e0_0 .net "EX1_forward_to_B", 31 0, v00000248d0571900_0;  alias, 1 drivers
v00000248d05741a0_0 .net "EX1_is_beq", 0 0, v00000248d0571f40_0;  alias, 1 drivers
v00000248d05756e0_0 .net "EX1_is_bne", 0 0, v00000248d0573f20_0;  alias, 1 drivers
v00000248d0574ba0_0 .net "EX1_is_jal", 0 0, v00000248d0573480_0;  alias, 1 drivers
v00000248d0574240_0 .net "EX1_is_jr", 0 0, v00000248d0572da0_0;  alias, 1 drivers
v00000248d05746a0_0 .net "EX1_is_oper2_immed", 0 0, v00000248d05735c0_0;  alias, 1 drivers
v00000248d0574380_0 .net "EX1_memread", 0 0, v00000248d0572c60_0;  alias, 1 drivers
v00000248d0574420_0 .net "EX1_memwrite", 0 0, v00000248d0573980_0;  alias, 1 drivers
v00000248d0575780_0 .net "EX1_opcode", 11 0, v00000248d0571b80_0;  alias, 1 drivers
v00000248d0574c40_0 .net "EX1_predicted", 0 0, v00000248d0571c20_0;  alias, 1 drivers
v00000248d0574600_0 .net "EX1_rd_ind", 4 0, v00000248d05726c0_0;  alias, 1 drivers
v00000248d05742e0_0 .net "EX1_rd_indzero", 0 0, v00000248d0572e40_0;  alias, 1 drivers
v00000248d0574100_0 .net "EX1_regwrite", 0 0, v00000248d0572260_0;  alias, 1 drivers
v00000248d0574f60_0 .net "EX1_rs1", 31 0, v00000248d0573660_0;  alias, 1 drivers
v00000248d0574ce0_0 .net "EX1_rs1_ind", 4 0, v00000248d0572300_0;  alias, 1 drivers
v00000248d05755a0_0 .net "EX1_rs2_ind", 4 0, v00000248d05730c0_0;  alias, 1 drivers
v00000248d0574e20_0 .net "EX1_rs2_out", 31 0, L_00000248d0609fd0;  alias, 1 drivers
v00000248d05751e0_0 .var "EX2_ALU_OPER1", 31 0;
v00000248d0574a60_0 .var "EX2_ALU_OPER2", 31 0;
v00000248d0574920_0 .var "EX2_PC", 31 0;
v00000248d0574d80_0 .var "EX2_PFC_to_IF", 31 0;
v00000248d0574b00_0 .var "EX2_forward_to_B", 31 0;
v00000248d0575000_0 .var "EX2_is_beq", 0 0;
v00000248d0574740_0 .var "EX2_is_bne", 0 0;
v00000248d0574ec0_0 .var "EX2_is_jal", 0 0;
v00000248d0575280_0 .var "EX2_is_jr", 0 0;
v00000248d05747e0_0 .var "EX2_is_oper2_immed", 0 0;
v00000248d05744c0_0 .var "EX2_memread", 0 0;
v00000248d0574560_0 .var "EX2_memwrite", 0 0;
v00000248d0575320_0 .var "EX2_opcode", 11 0;
v00000248d05750a0_0 .var "EX2_predicted", 0 0;
v00000248d0574880_0 .var "EX2_rd_ind", 4 0;
v00000248d05749c0_0 .var "EX2_rd_indzero", 0 0;
v00000248d0575140_0 .var "EX2_regwrite", 0 0;
v00000248d05753c0_0 .var "EX2_rs1", 31 0;
v00000248d0575460_0 .var "EX2_rs1_ind", 4 0;
v00000248d0575500_0 .var "EX2_rs2_ind", 4 0;
v00000248d0575640_0 .var "EX2_rs2_out", 31 0;
v00000248d057c090_0 .net "FLUSH", 0 0, v00000248d057b910_0;  alias, 1 drivers
v00000248d057c950_0 .net "clk", 0 0, L_00000248d060a7b0;  1 drivers
v00000248d057ce50_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
E_00000248d04f9e00 .event posedge, v00000248d0562f20_0, v00000248d057c950_0;
S_00000248d0570a10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000248d057e3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d057e3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d057e430 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d057e468 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d057e4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d057e4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d057e510 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d057e548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d057e580 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d057e5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d057e5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d057e628 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d057e660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d057e698 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d057e6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d057e708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d057e740 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d057e778 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d057e7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d057e7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d057e820 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d057e858 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d057e890 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d057e8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d057e900 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000248d05a5690 .functor OR 1, L_00000248d059fc30, L_00000248d059fcd0, C4<0>, C4<0>;
L_00000248d05a5230 .functor AND 1, L_00000248d05a5690, L_00000248d05a59a0, C4<1>, C4<1>;
L_00000248d05a5380 .functor OR 1, L_00000248d059fc30, L_00000248d059fcd0, C4<0>, C4<0>;
L_00000248d05a6c00 .functor AND 1, L_00000248d05a5380, L_00000248d05a59a0, C4<1>, C4<1>;
L_00000248d05a5620 .functor OR 1, L_00000248d059fc30, L_00000248d059fcd0, C4<0>, C4<0>;
L_00000248d05a51c0 .functor AND 1, L_00000248d05a5620, v00000248d057cb30_0, C4<1>, C4<1>;
v00000248d057b230_0 .net "EX1_memread", 0 0, v00000248d0572c60_0;  alias, 1 drivers
v00000248d057b2d0_0 .net "EX1_opcode", 11 0, v00000248d0571b80_0;  alias, 1 drivers
v00000248d0579ed0_0 .net "EX1_rd_ind", 4 0, v00000248d05726c0_0;  alias, 1 drivers
v00000248d05794d0_0 .net "EX1_rd_indzero", 0 0, v00000248d0572e40_0;  alias, 1 drivers
v00000248d0579bb0_0 .net "EX2_memread", 0 0, v00000248d05744c0_0;  alias, 1 drivers
v00000248d0578fd0_0 .net "EX2_opcode", 11 0, v00000248d0575320_0;  alias, 1 drivers
v00000248d057b370_0 .net "EX2_rd_ind", 4 0, v00000248d0574880_0;  alias, 1 drivers
v00000248d0578df0_0 .net "EX2_rd_indzero", 0 0, v00000248d05749c0_0;  alias, 1 drivers
v00000248d057aab0_0 .net "ID_EX1_flush", 0 0, v00000248d057d710_0;  alias, 1 drivers
v00000248d057ae70_0 .net "ID_EX2_flush", 0 0, v00000248d057b910_0;  alias, 1 drivers
v00000248d0578f30_0 .net "ID_is_beq", 0 0, L_00000248d059fc30;  alias, 1 drivers
v00000248d0579c50_0 .net "ID_is_bne", 0 0, L_00000248d059fcd0;  alias, 1 drivers
v00000248d057a010_0 .net "ID_is_j", 0 0, L_00000248d05a2070;  alias, 1 drivers
v00000248d057a0b0_0 .net "ID_is_jal", 0 0, L_00000248d05a47d0;  alias, 1 drivers
v00000248d05796b0_0 .net "ID_is_jr", 0 0, L_00000248d059fe10;  alias, 1 drivers
v00000248d0579070_0 .net "ID_opcode", 11 0, v00000248d0590740_0;  alias, 1 drivers
v00000248d057ab50_0 .net "ID_rs1_ind", 4 0, v00000248d0590ec0_0;  alias, 1 drivers
v00000248d0578d50_0 .net "ID_rs2_ind", 4 0, v00000248d0592180_0;  alias, 1 drivers
v00000248d0579750_0 .net "IF_ID_flush", 0 0, v00000248d057dc10_0;  alias, 1 drivers
v00000248d0578c10_0 .net "IF_ID_write", 0 0, v00000248d057e2f0_0;  alias, 1 drivers
v00000248d057a290_0 .net "PC_src", 2 0, L_00000248d05a1710;  alias, 1 drivers
v00000248d0579d90_0 .net "PFC_to_EX", 31 0, L_00000248d05a01d0;  alias, 1 drivers
v00000248d057a150_0 .net "PFC_to_IF", 31 0, L_00000248d05a13f0;  alias, 1 drivers
v00000248d057afb0_0 .net "WB_rd_ind", 4 0, v00000248d058b880_0;  alias, 1 drivers
v00000248d0579e30_0 .net "Wrong_prediction", 0 0, L_00000248d060bd20;  alias, 1 drivers
v00000248d0579110_0 .net *"_ivl_11", 0 0, L_00000248d05a6c00;  1 drivers
v00000248d0579570_0 .net *"_ivl_13", 9 0, L_00000248d05a0bd0;  1 drivers
v00000248d05791b0_0 .net *"_ivl_15", 9 0, L_00000248d05a1e90;  1 drivers
v00000248d057a650_0 .net *"_ivl_16", 9 0, L_00000248d05a0ef0;  1 drivers
v00000248d057abf0_0 .net *"_ivl_19", 9 0, L_00000248d05a1170;  1 drivers
v00000248d057af10_0 .net *"_ivl_20", 9 0, L_00000248d05a0c70;  1 drivers
v00000248d057a510_0 .net *"_ivl_25", 0 0, L_00000248d05a5620;  1 drivers
v00000248d057a1f0_0 .net *"_ivl_27", 0 0, L_00000248d05a51c0;  1 drivers
v00000248d057a330_0 .net *"_ivl_29", 9 0, L_00000248d05a0d10;  1 drivers
v00000248d05797f0_0 .net *"_ivl_3", 0 0, L_00000248d05a5690;  1 drivers
L_00000248d05c01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000248d0579250_0 .net/2u *"_ivl_30", 9 0, L_00000248d05c01f0;  1 drivers
v00000248d0578cb0_0 .net *"_ivl_32", 9 0, L_00000248d059fa50;  1 drivers
v00000248d057a5b0_0 .net *"_ivl_35", 9 0, L_00000248d05a12b0;  1 drivers
v00000248d0578e90_0 .net *"_ivl_37", 9 0, L_00000248d05a0db0;  1 drivers
v00000248d05792f0_0 .net *"_ivl_38", 9 0, L_00000248d05a0450;  1 drivers
v00000248d057ac90_0 .net *"_ivl_40", 9 0, L_00000248d05a1990;  1 drivers
L_00000248d05c0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d0579390_0 .net/2s *"_ivl_45", 21 0, L_00000248d05c0238;  1 drivers
L_00000248d05c0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d057b050_0 .net/2s *"_ivl_50", 21 0, L_00000248d05c0280;  1 drivers
v00000248d0579cf0_0 .net *"_ivl_9", 0 0, L_00000248d05a5380;  1 drivers
v00000248d0579890_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d057aa10_0 .net "forward_to_B", 31 0, L_00000248d05a0b30;  alias, 1 drivers
v00000248d0579f70_0 .net "imm", 31 0, v00000248d0576ff0_0;  1 drivers
v00000248d057b0f0_0 .net "inst", 31 0, v00000248d057a970_0;  alias, 1 drivers
v00000248d057b190_0 .net "is_branch_and_taken", 0 0, L_00000248d05a5230;  alias, 1 drivers
v00000248d0579930_0 .net "is_oper2_immed", 0 0, L_00000248d05a5a10;  alias, 1 drivers
v00000248d05799d0_0 .net "mem_read", 0 0, L_00000248d05a2250;  alias, 1 drivers
v00000248d057a790_0 .net "mem_write", 0 0, L_00000248d05a2b10;  alias, 1 drivers
v00000248d057a3d0_0 .net "pc", 31 0, v00000248d057add0_0;  alias, 1 drivers
v00000248d0579430_0 .net "pc_write", 0 0, v00000248d057dcb0_0;  alias, 1 drivers
v00000248d057ad30_0 .net "predicted", 0 0, L_00000248d05a59a0;  1 drivers
v00000248d0579a70_0 .net "predicted_to_EX", 0 0, v00000248d057cb30_0;  alias, 1 drivers
v00000248d057a470_0 .net "reg_write", 0 0, L_00000248d05a21b0;  alias, 1 drivers
v00000248d0579610_0 .net "reg_write_from_wb", 0 0, v00000248d058ca00_0;  alias, 1 drivers
v00000248d0579b10_0 .net "rs1", 31 0, v00000248d0577810_0;  alias, 1 drivers
v00000248d057a6f0_0 .net "rs2", 31 0, v00000248d05778b0_0;  alias, 1 drivers
v00000248d057a830_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
v00000248d057a8d0_0 .net "wr_reg_data", 31 0, L_00000248d060bbd0;  alias, 1 drivers
L_00000248d05a0b30 .functor MUXZ 32, v00000248d05778b0_0, v00000248d0576ff0_0, L_00000248d05a5a10, C4<>;
L_00000248d05a0bd0 .part v00000248d057add0_0, 0, 10;
L_00000248d05a1e90 .part v00000248d057a970_0, 0, 10;
L_00000248d05a0ef0 .arith/sum 10, L_00000248d05a0bd0, L_00000248d05a1e90;
L_00000248d05a1170 .part v00000248d057a970_0, 0, 10;
L_00000248d05a0c70 .functor MUXZ 10, L_00000248d05a1170, L_00000248d05a0ef0, L_00000248d05a6c00, C4<>;
L_00000248d05a0d10 .part v00000248d057add0_0, 0, 10;
L_00000248d059fa50 .arith/sum 10, L_00000248d05a0d10, L_00000248d05c01f0;
L_00000248d05a12b0 .part v00000248d057add0_0, 0, 10;
L_00000248d05a0db0 .part v00000248d057a970_0, 0, 10;
L_00000248d05a0450 .arith/sum 10, L_00000248d05a12b0, L_00000248d05a0db0;
L_00000248d05a1990 .functor MUXZ 10, L_00000248d05a0450, L_00000248d059fa50, L_00000248d05a51c0, C4<>;
L_00000248d05a13f0 .concat8 [ 10 22 0 0], L_00000248d05a0c70, L_00000248d05c0238;
L_00000248d05a01d0 .concat8 [ 10 22 0 0], L_00000248d05a1990, L_00000248d05c0280;
S_00000248d0570240 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000248d0570a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000248d057e940 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d057e978 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d057e9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d057e9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d057ea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d057ea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d057ea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d057eac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d057eb00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d057eb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d057eb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d057eba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d057ebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d057ec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d057ec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d057ec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d057ecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d057ecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d057ed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d057ed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d057eda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d057edd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d057ee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d057ee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d057ee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000248d05a54d0 .functor OR 1, L_00000248d05a59a0, L_00000248d05a1530, C4<0>, C4<0>;
L_00000248d05a5d90 .functor OR 1, L_00000248d05a54d0, L_00000248d05a18f0, C4<0>, C4<0>;
v00000248d057cbd0_0 .net "EX1_opcode", 11 0, v00000248d0571b80_0;  alias, 1 drivers
v00000248d057b870_0 .net "EX2_opcode", 11 0, v00000248d0575320_0;  alias, 1 drivers
v00000248d057cef0_0 .net "ID_opcode", 11 0, v00000248d0590740_0;  alias, 1 drivers
v00000248d057d850_0 .net "PC_src", 2 0, L_00000248d05a1710;  alias, 1 drivers
v00000248d057c450_0 .net "Wrong_prediction", 0 0, L_00000248d060bd20;  alias, 1 drivers
L_00000248d05c03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000248d057be10_0 .net/2u *"_ivl_0", 2 0, L_00000248d05c03e8;  1 drivers
v00000248d057d2b0_0 .net *"_ivl_10", 0 0, L_00000248d05a0f90;  1 drivers
L_00000248d05c0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000248d057d990_0 .net/2u *"_ivl_12", 2 0, L_00000248d05c0508;  1 drivers
L_00000248d05c0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000248d057c630_0 .net/2u *"_ivl_14", 11 0, L_00000248d05c0550;  1 drivers
v00000248d057beb0_0 .net *"_ivl_16", 0 0, L_00000248d05a1530;  1 drivers
v00000248d057bd70_0 .net *"_ivl_19", 0 0, L_00000248d05a54d0;  1 drivers
L_00000248d05c0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000248d057d0d0_0 .net/2u *"_ivl_2", 11 0, L_00000248d05c0430;  1 drivers
L_00000248d05c0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000248d057bff0_0 .net/2u *"_ivl_20", 11 0, L_00000248d05c0598;  1 drivers
v00000248d057bf50_0 .net *"_ivl_22", 0 0, L_00000248d05a18f0;  1 drivers
v00000248d057c130_0 .net *"_ivl_25", 0 0, L_00000248d05a5d90;  1 drivers
L_00000248d05c05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000248d057bb90_0 .net/2u *"_ivl_26", 2 0, L_00000248d05c05e0;  1 drivers
L_00000248d05c0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000248d057cdb0_0 .net/2u *"_ivl_28", 2 0, L_00000248d05c0628;  1 drivers
v00000248d057dad0_0 .net *"_ivl_30", 2 0, L_00000248d05a03b0;  1 drivers
v00000248d057da30_0 .net *"_ivl_32", 2 0, L_00000248d05a04f0;  1 drivers
v00000248d057d030_0 .net *"_ivl_34", 2 0, L_00000248d05a15d0;  1 drivers
v00000248d057c770_0 .net *"_ivl_4", 0 0, L_00000248d05a0130;  1 drivers
L_00000248d05c0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000248d057b690_0 .net/2u *"_ivl_6", 2 0, L_00000248d05c0478;  1 drivers
L_00000248d05c04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000248d057c270_0 .net/2u *"_ivl_8", 11 0, L_00000248d05c04c0;  1 drivers
v00000248d057db70_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d057b410_0 .net "predicted", 0 0, L_00000248d05a59a0;  alias, 1 drivers
v00000248d057c810_0 .net "predicted_to_EX", 0 0, v00000248d057cb30_0;  alias, 1 drivers
v00000248d057c8b0_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
v00000248d057c310_0 .net "state", 1 0, v00000248d057ca90_0;  1 drivers
L_00000248d05a0130 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0430;
L_00000248d05a0f90 .cmp/eq 12, v00000248d0571b80_0, L_00000248d05c04c0;
L_00000248d05a1530 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0550;
L_00000248d05a18f0 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0598;
L_00000248d05a03b0 .functor MUXZ 3, L_00000248d05c0628, L_00000248d05c05e0, L_00000248d05a5d90, C4<>;
L_00000248d05a04f0 .functor MUXZ 3, L_00000248d05a03b0, L_00000248d05c0508, L_00000248d05a0f90, C4<>;
L_00000248d05a15d0 .functor MUXZ 3, L_00000248d05a04f0, L_00000248d05c0478, L_00000248d05a0130, C4<>;
L_00000248d05a1710 .functor MUXZ 3, L_00000248d05a15d0, L_00000248d05c03e8, L_00000248d060bd20, C4<>;
S_00000248d056fa70 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000248d0570240;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000248d057eec0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d057eef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d057ef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d057ef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d057efa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d057efd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d057f010 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d057f048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d057f080 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d057f0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d057f0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d057f128 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d057f160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d057f198 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d057f1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d057f208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d057f240 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d057f278 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d057f2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d057f2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d057f320 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d057f358 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d057f390 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d057f3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d057f400 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000248d05a5070 .functor OR 1, L_00000248d05a1490, L_00000248d05a0090, C4<0>, C4<0>;
L_00000248d05a5310 .functor OR 1, L_00000248d05a1b70, L_00000248d05a0e50, C4<0>, C4<0>;
L_00000248d05a53f0 .functor AND 1, L_00000248d05a5070, L_00000248d05a5310, C4<1>, C4<1>;
L_00000248d05a5460 .functor NOT 1, L_00000248d05a53f0, C4<0>, C4<0>, C4<0>;
L_00000248d05a5e70 .functor OR 1, v00000248d059ea10_0, L_00000248d05a5460, C4<0>, C4<0>;
L_00000248d05a59a0 .functor NOT 1, L_00000248d05a5e70, C4<0>, C4<0>, C4<0>;
v00000248d057b730_0 .net "EX_opcode", 11 0, v00000248d0575320_0;  alias, 1 drivers
v00000248d057b9b0_0 .net "ID_opcode", 11 0, v00000248d0590740_0;  alias, 1 drivers
v00000248d057b550_0 .net "Wrong_prediction", 0 0, L_00000248d060bd20;  alias, 1 drivers
L_00000248d05c02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000248d057cf90_0 .net/2u *"_ivl_0", 11 0, L_00000248d05c02c8;  1 drivers
L_00000248d05c0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000248d057cd10_0 .net/2u *"_ivl_10", 1 0, L_00000248d05c0358;  1 drivers
v00000248d057d3f0_0 .net *"_ivl_12", 0 0, L_00000248d05a1b70;  1 drivers
L_00000248d05c03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000248d057d170_0 .net/2u *"_ivl_14", 1 0, L_00000248d05c03a0;  1 drivers
v00000248d057c590_0 .net *"_ivl_16", 0 0, L_00000248d05a0e50;  1 drivers
v00000248d057c1d0_0 .net *"_ivl_19", 0 0, L_00000248d05a5310;  1 drivers
v00000248d057b7d0_0 .net *"_ivl_2", 0 0, L_00000248d05a1490;  1 drivers
v00000248d057c9f0_0 .net *"_ivl_21", 0 0, L_00000248d05a53f0;  1 drivers
v00000248d057c3b0_0 .net *"_ivl_22", 0 0, L_00000248d05a5460;  1 drivers
v00000248d057d670_0 .net *"_ivl_25", 0 0, L_00000248d05a5e70;  1 drivers
L_00000248d05c0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000248d057bcd0_0 .net/2u *"_ivl_4", 11 0, L_00000248d05c0310;  1 drivers
v00000248d057d8f0_0 .net *"_ivl_6", 0 0, L_00000248d05a0090;  1 drivers
v00000248d057c6d0_0 .net *"_ivl_9", 0 0, L_00000248d05a5070;  1 drivers
v00000248d057d490_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d057d7b0_0 .net "predicted", 0 0, L_00000248d05a59a0;  alias, 1 drivers
v00000248d057cb30_0 .var "predicted_to_EX", 0 0;
v00000248d057bc30_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
v00000248d057ca90_0 .var "state", 1 0;
E_00000248d04f9a40 .event posedge, v00000248d057d490_0, v00000248d0562f20_0;
L_00000248d05a1490 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c02c8;
L_00000248d05a0090 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0310;
L_00000248d05a1b70 .cmp/eq 2, v00000248d057ca90_0, L_00000248d05c0358;
L_00000248d05a0e50 .cmp/eq 2, v00000248d057ca90_0, L_00000248d05c03a0;
S_00000248d0571370 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000248d0570a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000248d0581450 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d0581488 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d05814c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d05814f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d0581530 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d0581568 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d05815a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d05815d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d0581610 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d0581648 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d0581680 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d05816b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d05816f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d0581728 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d0581760 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d0581798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d05817d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d0581808 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d0581840 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d0581878 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d05818b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d05818e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d0581920 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d0581958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d0581990 .param/l "xori" 0 9 12, C4<001110000000>;
v00000248d057d350_0 .net "EX1_memread", 0 0, v00000248d0572c60_0;  alias, 1 drivers
v00000248d057b4b0_0 .net "EX1_rd_ind", 4 0, v00000248d05726c0_0;  alias, 1 drivers
v00000248d057d530_0 .net "EX1_rd_indzero", 0 0, v00000248d0572e40_0;  alias, 1 drivers
v00000248d057cc70_0 .net "EX2_memread", 0 0, v00000248d05744c0_0;  alias, 1 drivers
v00000248d057d210_0 .net "EX2_rd_ind", 4 0, v00000248d0574880_0;  alias, 1 drivers
v00000248d057d5d0_0 .net "EX2_rd_indzero", 0 0, v00000248d05749c0_0;  alias, 1 drivers
v00000248d057d710_0 .var "ID_EX1_flush", 0 0;
v00000248d057b910_0 .var "ID_EX2_flush", 0 0;
v00000248d057b5f0_0 .net "ID_opcode", 11 0, v00000248d0590740_0;  alias, 1 drivers
v00000248d057ba50_0 .net "ID_rs1_ind", 4 0, v00000248d0590ec0_0;  alias, 1 drivers
v00000248d057baf0_0 .net "ID_rs2_ind", 4 0, v00000248d0592180_0;  alias, 1 drivers
v00000248d057e2f0_0 .var "IF_ID_Write", 0 0;
v00000248d057dc10_0 .var "IF_ID_flush", 0 0;
v00000248d057dcb0_0 .var "PC_Write", 0 0;
v00000248d057dd50_0 .net "Wrong_prediction", 0 0, L_00000248d060bd20;  alias, 1 drivers
E_00000248d04f9d40/0 .event anyedge, v00000248d05694b0_0, v00000248d0572c60_0, v00000248d0572e40_0, v00000248d0573d40_0;
E_00000248d04f9d40/1 .event anyedge, v00000248d05726c0_0, v00000248d0571d60_0, v00000248d0484dc0_0, v00000248d05749c0_0;
E_00000248d04f9d40/2 .event anyedge, v00000248d0563560_0, v00000248d0572940_0;
E_00000248d04f9d40 .event/or E_00000248d04f9d40/0, E_00000248d04f9d40/1, E_00000248d04f9d40/2;
S_00000248d05703d0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000248d0570a10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000248d05899e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d0589a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d0589a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d0589a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d0589ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d0589af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d0589b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d0589b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d0589ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d0589bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d0589c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d0589c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d0589c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d0589cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d0589cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d0589d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d0589d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d0589d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d0589dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d0589e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d0589e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d0589e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d0589eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d0589ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d0589f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000248d05a5540 .functor OR 1, L_00000248d059faf0, L_00000248d05a0630, C4<0>, C4<0>;
L_00000248d05a6030 .functor OR 1, L_00000248d05a5540, L_00000248d05a0590, C4<0>, C4<0>;
L_00000248d05a5ee0 .functor OR 1, L_00000248d05a6030, L_00000248d05a1a30, C4<0>, C4<0>;
L_00000248d05a60a0 .functor OR 1, L_00000248d05a5ee0, L_00000248d05a10d0, C4<0>, C4<0>;
L_00000248d05a62d0 .functor OR 1, L_00000248d05a60a0, L_00000248d05a06d0, C4<0>, C4<0>;
L_00000248d05a5fc0 .functor OR 1, L_00000248d05a62d0, L_00000248d05a1ad0, C4<0>, C4<0>;
L_00000248d05a5700 .functor OR 1, L_00000248d05a5fc0, L_00000248d05a0770, C4<0>, C4<0>;
L_00000248d05a5a10 .functor OR 1, L_00000248d05a5700, L_00000248d05a1210, C4<0>, C4<0>;
L_00000248d05a5a80 .functor OR 1, L_00000248d05a2110, L_00000248d05a3a10, C4<0>, C4<0>;
L_00000248d05a5b60 .functor OR 1, L_00000248d05a5a80, L_00000248d05a3010, C4<0>, C4<0>;
L_00000248d05a5c40 .functor OR 1, L_00000248d05a5b60, L_00000248d05a27f0, C4<0>, C4<0>;
L_00000248d05a5cb0 .functor OR 1, L_00000248d05a5c40, L_00000248d05a2890, C4<0>, C4<0>;
v00000248d057e110_0 .net "ID_opcode", 11 0, v00000248d0590740_0;  alias, 1 drivers
L_00000248d05c0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000248d057de90_0 .net/2u *"_ivl_0", 11 0, L_00000248d05c0670;  1 drivers
L_00000248d05c0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000248d057df30_0 .net/2u *"_ivl_10", 11 0, L_00000248d05c0700;  1 drivers
L_00000248d05c0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000248d057dfd0_0 .net/2u *"_ivl_102", 11 0, L_00000248d05c0bc8;  1 drivers
L_00000248d05c0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000248d057ddf0_0 .net/2u *"_ivl_106", 11 0, L_00000248d05c0c10;  1 drivers
v00000248d057e070_0 .net *"_ivl_12", 0 0, L_00000248d05a0590;  1 drivers
v00000248d057e1b0_0 .net *"_ivl_15", 0 0, L_00000248d05a6030;  1 drivers
L_00000248d05c0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000248d057e250_0 .net/2u *"_ivl_16", 11 0, L_00000248d05c0748;  1 drivers
v00000248d0577e50_0 .net *"_ivl_18", 0 0, L_00000248d05a1a30;  1 drivers
v00000248d0578670_0 .net *"_ivl_2", 0 0, L_00000248d059faf0;  1 drivers
v00000248d0578490_0 .net *"_ivl_21", 0 0, L_00000248d05a5ee0;  1 drivers
L_00000248d05c0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000248d0576690_0 .net/2u *"_ivl_22", 11 0, L_00000248d05c0790;  1 drivers
v00000248d0576730_0 .net *"_ivl_24", 0 0, L_00000248d05a10d0;  1 drivers
v00000248d0577090_0 .net *"_ivl_27", 0 0, L_00000248d05a60a0;  1 drivers
L_00000248d05c07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000248d05769b0_0 .net/2u *"_ivl_28", 11 0, L_00000248d05c07d8;  1 drivers
v00000248d0576c30_0 .net *"_ivl_30", 0 0, L_00000248d05a06d0;  1 drivers
v00000248d0578170_0 .net *"_ivl_33", 0 0, L_00000248d05a62d0;  1 drivers
L_00000248d05c0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d0576cd0_0 .net/2u *"_ivl_34", 11 0, L_00000248d05c0820;  1 drivers
v00000248d0577ef0_0 .net *"_ivl_36", 0 0, L_00000248d05a1ad0;  1 drivers
v00000248d0576a50_0 .net *"_ivl_39", 0 0, L_00000248d05a5fc0;  1 drivers
L_00000248d05c06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000248d0577bd0_0 .net/2u *"_ivl_4", 11 0, L_00000248d05c06b8;  1 drivers
L_00000248d05c0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000248d0577590_0 .net/2u *"_ivl_40", 11 0, L_00000248d05c0868;  1 drivers
v00000248d05771d0_0 .net *"_ivl_42", 0 0, L_00000248d05a0770;  1 drivers
v00000248d05783f0_0 .net *"_ivl_45", 0 0, L_00000248d05a5700;  1 drivers
L_00000248d05c08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000248d0577f90_0 .net/2u *"_ivl_46", 11 0, L_00000248d05c08b0;  1 drivers
v00000248d0577a90_0 .net *"_ivl_48", 0 0, L_00000248d05a1210;  1 drivers
L_00000248d05c08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000248d0578ad0_0 .net/2u *"_ivl_52", 11 0, L_00000248d05c08f8;  1 drivers
L_00000248d05c0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000248d0577130_0 .net/2u *"_ivl_56", 11 0, L_00000248d05c0940;  1 drivers
v00000248d0578990_0 .net *"_ivl_6", 0 0, L_00000248d05a0630;  1 drivers
L_00000248d05c0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000248d05774f0_0 .net/2u *"_ivl_60", 11 0, L_00000248d05c0988;  1 drivers
L_00000248d05c09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000248d0578530_0 .net/2u *"_ivl_64", 11 0, L_00000248d05c09d0;  1 drivers
L_00000248d05c0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000248d05787b0_0 .net/2u *"_ivl_68", 11 0, L_00000248d05c0a18;  1 drivers
L_00000248d05c0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000248d0576e10_0 .net/2u *"_ivl_72", 11 0, L_00000248d05c0a60;  1 drivers
v00000248d0577b30_0 .net *"_ivl_74", 0 0, L_00000248d05a2110;  1 drivers
L_00000248d05c0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000248d0577db0_0 .net/2u *"_ivl_76", 11 0, L_00000248d05c0aa8;  1 drivers
v00000248d05788f0_0 .net *"_ivl_78", 0 0, L_00000248d05a3a10;  1 drivers
v00000248d0577270_0 .net *"_ivl_81", 0 0, L_00000248d05a5a80;  1 drivers
L_00000248d05c0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000248d0577630_0 .net/2u *"_ivl_82", 11 0, L_00000248d05c0af0;  1 drivers
v00000248d0577c70_0 .net *"_ivl_84", 0 0, L_00000248d05a3010;  1 drivers
v00000248d0578030_0 .net *"_ivl_87", 0 0, L_00000248d05a5b60;  1 drivers
L_00000248d05c0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000248d05767d0_0 .net/2u *"_ivl_88", 11 0, L_00000248d05c0b38;  1 drivers
v00000248d0578210_0 .net *"_ivl_9", 0 0, L_00000248d05a5540;  1 drivers
v00000248d0577310_0 .net *"_ivl_90", 0 0, L_00000248d05a27f0;  1 drivers
v00000248d05764b0_0 .net *"_ivl_93", 0 0, L_00000248d05a5c40;  1 drivers
L_00000248d05c0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000248d0578710_0 .net/2u *"_ivl_94", 11 0, L_00000248d05c0b80;  1 drivers
v00000248d0578850_0 .net *"_ivl_96", 0 0, L_00000248d05a2890;  1 drivers
v00000248d0576eb0_0 .net *"_ivl_99", 0 0, L_00000248d05a5cb0;  1 drivers
v00000248d05773b0_0 .net "is_beq", 0 0, L_00000248d059fc30;  alias, 1 drivers
v00000248d05780d0_0 .net "is_bne", 0 0, L_00000248d059fcd0;  alias, 1 drivers
v00000248d05776d0_0 .net "is_j", 0 0, L_00000248d05a2070;  alias, 1 drivers
v00000248d0578a30_0 .net "is_jal", 0 0, L_00000248d05a47d0;  alias, 1 drivers
v00000248d0577450_0 .net "is_jr", 0 0, L_00000248d059fe10;  alias, 1 drivers
v00000248d0576af0_0 .net "is_oper2_immed", 0 0, L_00000248d05a5a10;  alias, 1 drivers
v00000248d0577770_0 .net "memread", 0 0, L_00000248d05a2250;  alias, 1 drivers
v00000248d0576870_0 .net "memwrite", 0 0, L_00000248d05a2b10;  alias, 1 drivers
v00000248d0576910_0 .net "regwrite", 0 0, L_00000248d05a21b0;  alias, 1 drivers
L_00000248d059faf0 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0670;
L_00000248d05a0630 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c06b8;
L_00000248d05a0590 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0700;
L_00000248d05a1a30 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0748;
L_00000248d05a10d0 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0790;
L_00000248d05a06d0 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c07d8;
L_00000248d05a1ad0 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0820;
L_00000248d05a0770 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0868;
L_00000248d05a1210 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c08b0;
L_00000248d059fc30 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c08f8;
L_00000248d059fcd0 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0940;
L_00000248d059fe10 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0988;
L_00000248d05a47d0 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c09d0;
L_00000248d05a2070 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0a18;
L_00000248d05a2110 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0a60;
L_00000248d05a3a10 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0aa8;
L_00000248d05a3010 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0af0;
L_00000248d05a27f0 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0b38;
L_00000248d05a2890 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0b80;
L_00000248d05a21b0 .reduce/nor L_00000248d05a5cb0;
L_00000248d05a2250 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0bc8;
L_00000248d05a2b10 .cmp/eq 12, v00000248d0590740_0, L_00000248d05c0c10;
S_00000248d0571500 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000248d0570a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000248d0589f60 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d0589f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d0589fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d058a008 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d058a040 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d058a078 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d058a0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d058a0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d058a120 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d058a158 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d058a190 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d058a1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d058a200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d058a238 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d058a270 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d058a2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d058a2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d058a318 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d058a350 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d058a388 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d058a3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d058a3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d058a430 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d058a468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d058a4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000248d0576ff0_0 .var "Immed", 31 0;
v00000248d0578350_0 .net "Inst", 31 0, v00000248d057a970_0;  alias, 1 drivers
v00000248d05782b0_0 .net "opcode", 11 0, v00000248d0590740_0;  alias, 1 drivers
E_00000248d04fa200 .event anyedge, v00000248d0572940_0, v00000248d0578350_0;
S_00000248d0570ba0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000248d0570a10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000248d0577810_0 .var "Read_data1", 31 0;
v00000248d05778b0_0 .var "Read_data2", 31 0;
v00000248d0576f50_0 .net "Read_reg1", 4 0, v00000248d0590ec0_0;  alias, 1 drivers
v00000248d0577950_0 .net "Read_reg2", 4 0, v00000248d0592180_0;  alias, 1 drivers
v00000248d05779f0_0 .net "Write_data", 31 0, L_00000248d060bbd0;  alias, 1 drivers
v00000248d0576b90_0 .net "Write_en", 0 0, v00000248d058ca00_0;  alias, 1 drivers
v00000248d0577d10_0 .net "Write_reg", 4 0, v00000248d058b880_0;  alias, 1 drivers
v00000248d0576410_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d0576550_0 .var/i "i", 31 0;
v00000248d05765f0 .array "reg_file", 0 31, 31 0;
v00000248d0576d70_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
E_00000248d04f9f80 .event posedge, v00000248d057d490_0;
S_00000248d05700b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000248d0570ba0;
 .timescale 0 0;
v00000248d05785d0_0 .var/i "i", 31 0;
S_00000248d0570d30 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000248d058a4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d058a518 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d058a550 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d058a588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d058a5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d058a5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d058a630 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d058a668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d058a6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d058a6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d058a710 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d058a748 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d058a780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d058a7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d058a7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d058a828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d058a860 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d058a898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d058a8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d058a908 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d058a940 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d058a978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d058a9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d058a9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d058aa20 .param/l "xori" 0 9 12, C4<001110000000>;
v00000248d057a970_0 .var "ID_INST", 31 0;
v00000248d057add0_0 .var "ID_PC", 31 0;
v00000248d0590740_0 .var "ID_opcode", 11 0;
v00000248d0590c40_0 .var "ID_rd_ind", 4 0;
v00000248d0590ec0_0 .var "ID_rs1_ind", 4 0;
v00000248d0592180_0 .var "ID_rs2_ind", 4 0;
v00000248d05907e0_0 .net "IF_FLUSH", 0 0, v00000248d057dc10_0;  alias, 1 drivers
v00000248d0590b00_0 .net "IF_INST", 31 0, L_00000248d05a50e0;  alias, 1 drivers
v00000248d05920e0_0 .net "IF_PC", 31 0, v00000248d0590920_0;  alias, 1 drivers
v00000248d058fd40_0 .net "clk", 0 0, L_00000248d05a5150;  1 drivers
v00000248d0591aa0_0 .net "if_id_Write", 0 0, v00000248d057e2f0_0;  alias, 1 drivers
v00000248d0591460_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
E_00000248d04fa580 .event posedge, v00000248d0562f20_0, v00000248d058fd40_0;
S_00000248d0570ec0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000248d058d040_0 .net "EX1_PFC", 31 0, L_00000248d05a3fb0;  alias, 1 drivers
v00000248d058d220_0 .net "EX2_PFC", 31 0, v00000248d0574d80_0;  alias, 1 drivers
v00000248d058b380_0 .net "ID_PFC", 31 0, L_00000248d05a13f0;  alias, 1 drivers
v00000248d058bba0_0 .net "PC_src", 2 0, L_00000248d05a1710;  alias, 1 drivers
v00000248d058bf60_0 .net "PC_write", 0 0, v00000248d057dcb0_0;  alias, 1 drivers
L_00000248d05c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000248d058c8c0_0 .net/2u *"_ivl_0", 31 0, L_00000248d05c0088;  1 drivers
v00000248d058b060_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d058c1e0_0 .net "inst", 31 0, L_00000248d05a50e0;  alias, 1 drivers
v00000248d058cf00_0 .net "inst_mem_in", 31 0, v00000248d0590920_0;  alias, 1 drivers
v00000248d058c0a0_0 .net "pc_reg_in", 31 0, L_00000248d05a5bd0;  1 drivers
v00000248d058b6a0_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
L_00000248d059f9b0 .arith/sum 32, v00000248d0590920_0, L_00000248d05c0088;
S_00000248d0571050 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000248d0570ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000248d05a50e0 .functor BUFZ 32, L_00000248d05a17b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248d0591500_0 .net "Data_Out", 31 0, L_00000248d05a50e0;  alias, 1 drivers
v00000248d0590880 .array "InstMem", 0 1023, 31 0;
v00000248d0591820_0 .net *"_ivl_0", 31 0, L_00000248d05a17b0;  1 drivers
v00000248d0591000_0 .net *"_ivl_3", 9 0, L_00000248d05a09f0;  1 drivers
v00000248d0590f60_0 .net *"_ivl_4", 11 0, L_00000248d05a0310;  1 drivers
L_00000248d05c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248d058ff20_0 .net *"_ivl_7", 1 0, L_00000248d05c01a8;  1 drivers
v00000248d0592220_0 .net "addr", 31 0, v00000248d0590920_0;  alias, 1 drivers
v00000248d05915a0_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d05901a0_0 .var/i "i", 31 0;
L_00000248d05a17b0 .array/port v00000248d0590880, L_00000248d05a0310;
L_00000248d05a09f0 .part v00000248d0590920_0, 0, 10;
L_00000248d05a0310 .concat [ 10 2 0 0], L_00000248d05a09f0, L_00000248d05c01a8;
S_00000248d05711e0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000248d0570ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000248d04f9a00 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000248d058fde0_0 .net "DataIn", 31 0, L_00000248d05a5bd0;  alias, 1 drivers
v00000248d0590920_0 .var "DataOut", 31 0;
v00000248d0591d20_0 .net "PC_Write", 0 0, v00000248d057dcb0_0;  alias, 1 drivers
v00000248d0591e60_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d05916e0_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
S_00000248d056ff20 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000248d0570ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000248d04f9e40 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000248d04e2640 .functor NOT 1, L_00000248d05a1030, C4<0>, C4<0>, C4<0>;
L_00000248d04e26b0 .functor NOT 1, L_00000248d05a1850, C4<0>, C4<0>, C4<0>;
L_00000248d04e2480 .functor AND 1, L_00000248d04e2640, L_00000248d04e26b0, C4<1>, C4<1>;
L_00000248d04e2560 .functor NOT 1, L_00000248d05a1d50, C4<0>, C4<0>, C4<0>;
L_00000248d047c780 .functor AND 1, L_00000248d04e2480, L_00000248d04e2560, C4<1>, C4<1>;
L_00000248d047cd30 .functor AND 32, L_00000248d05a08b0, L_00000248d059f9b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d047c550 .functor NOT 1, L_00000248d05a1350, C4<0>, C4<0>, C4<0>;
L_00000248d047cef0 .functor NOT 1, L_00000248d05a1cb0, C4<0>, C4<0>, C4<0>;
L_00000248d05a57e0 .functor AND 1, L_00000248d047c550, L_00000248d047cef0, C4<1>, C4<1>;
L_00000248d05a5770 .functor AND 1, L_00000248d05a57e0, L_00000248d05a1df0, C4<1>, C4<1>;
L_00000248d05a6ab0 .functor AND 32, L_00000248d05a1c10, L_00000248d05a13f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d05a55b0 .functor OR 32, L_00000248d047cd30, L_00000248d05a6ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d05a6b20 .functor NOT 1, L_00000248d05a0270, C4<0>, C4<0>, C4<0>;
L_00000248d05a6260 .functor AND 1, L_00000248d05a6b20, L_00000248d059ff50, C4<1>, C4<1>;
L_00000248d05a5af0 .functor NOT 1, L_00000248d05a0a90, C4<0>, C4<0>, C4<0>;
L_00000248d05a5e00 .functor AND 1, L_00000248d05a6260, L_00000248d05a5af0, C4<1>, C4<1>;
L_00000248d05a5f50 .functor AND 32, L_00000248d059fd70, v00000248d0590920_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d05a5850 .functor OR 32, L_00000248d05a55b0, L_00000248d05a5f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d05a58c0 .functor NOT 1, L_00000248d05a0950, C4<0>, C4<0>, C4<0>;
L_00000248d05a6650 .functor AND 1, L_00000248d05a58c0, L_00000248d059fb90, C4<1>, C4<1>;
L_00000248d05a52a0 .functor AND 1, L_00000248d05a6650, L_00000248d05a1670, C4<1>, C4<1>;
L_00000248d05a5930 .functor AND 32, L_00000248d059f910, L_00000248d05a3fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d05a63b0 .functor OR 32, L_00000248d05a5850, L_00000248d05a5930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248d05a6420 .functor NOT 1, L_00000248d059fff0, C4<0>, C4<0>, C4<0>;
L_00000248d05a6b90 .functor AND 1, L_00000248d05a1fd0, L_00000248d05a6420, C4<1>, C4<1>;
L_00000248d05a6490 .functor NOT 1, L_00000248d059f870, C4<0>, C4<0>, C4<0>;
L_00000248d05a68f0 .functor AND 1, L_00000248d05a6b90, L_00000248d05a6490, C4<1>, C4<1>;
L_00000248d05a6110 .functor AND 32, L_00000248d05a1f30, v00000248d0574d80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d05a5bd0 .functor OR 32, L_00000248d05a63b0, L_00000248d05a6110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248d058ffc0_0 .net *"_ivl_1", 0 0, L_00000248d05a1030;  1 drivers
v00000248d0590100_0 .net *"_ivl_11", 0 0, L_00000248d05a1d50;  1 drivers
v00000248d058fac0_0 .net *"_ivl_12", 0 0, L_00000248d04e2560;  1 drivers
v00000248d058fb60_0 .net *"_ivl_14", 0 0, L_00000248d047c780;  1 drivers
v00000248d0591dc0_0 .net *"_ivl_16", 31 0, L_00000248d05a08b0;  1 drivers
v00000248d0590240_0 .net *"_ivl_18", 31 0, L_00000248d047cd30;  1 drivers
v00000248d058fca0_0 .net *"_ivl_2", 0 0, L_00000248d04e2640;  1 drivers
v00000248d05910a0_0 .net *"_ivl_21", 0 0, L_00000248d05a1350;  1 drivers
v00000248d0590060_0 .net *"_ivl_22", 0 0, L_00000248d047c550;  1 drivers
v00000248d0591b40_0 .net *"_ivl_25", 0 0, L_00000248d05a1cb0;  1 drivers
v00000248d05902e0_0 .net *"_ivl_26", 0 0, L_00000248d047cef0;  1 drivers
v00000248d0590420_0 .net *"_ivl_28", 0 0, L_00000248d05a57e0;  1 drivers
v00000248d05904c0_0 .net *"_ivl_31", 0 0, L_00000248d05a1df0;  1 drivers
v00000248d0590560_0 .net *"_ivl_32", 0 0, L_00000248d05a5770;  1 drivers
v00000248d0590600_0 .net *"_ivl_34", 31 0, L_00000248d05a1c10;  1 drivers
v00000248d0591960_0 .net *"_ivl_36", 31 0, L_00000248d05a6ab0;  1 drivers
v00000248d05906a0_0 .net *"_ivl_38", 31 0, L_00000248d05a55b0;  1 drivers
v00000248d0591140_0 .net *"_ivl_41", 0 0, L_00000248d05a0270;  1 drivers
v00000248d05911e0_0 .net *"_ivl_42", 0 0, L_00000248d05a6b20;  1 drivers
v00000248d0591be0_0 .net *"_ivl_45", 0 0, L_00000248d059ff50;  1 drivers
v00000248d0590ba0_0 .net *"_ivl_46", 0 0, L_00000248d05a6260;  1 drivers
v00000248d05909c0_0 .net *"_ivl_49", 0 0, L_00000248d05a0a90;  1 drivers
v00000248d0591f00_0 .net *"_ivl_5", 0 0, L_00000248d05a1850;  1 drivers
v00000248d0591c80_0 .net *"_ivl_50", 0 0, L_00000248d05a5af0;  1 drivers
v00000248d0590ce0_0 .net *"_ivl_52", 0 0, L_00000248d05a5e00;  1 drivers
v00000248d0591fa0_0 .net *"_ivl_54", 31 0, L_00000248d059fd70;  1 drivers
v00000248d0592040_0 .net *"_ivl_56", 31 0, L_00000248d05a5f50;  1 drivers
v00000248d0590a60_0 .net *"_ivl_58", 31 0, L_00000248d05a5850;  1 drivers
v00000248d0591280_0 .net *"_ivl_6", 0 0, L_00000248d04e26b0;  1 drivers
v00000248d0591320_0 .net *"_ivl_61", 0 0, L_00000248d05a0950;  1 drivers
v00000248d0590d80_0 .net *"_ivl_62", 0 0, L_00000248d05a58c0;  1 drivers
v00000248d0590e20_0 .net *"_ivl_65", 0 0, L_00000248d059fb90;  1 drivers
v00000248d05913c0_0 .net *"_ivl_66", 0 0, L_00000248d05a6650;  1 drivers
v00000248d0591a00_0 .net *"_ivl_69", 0 0, L_00000248d05a1670;  1 drivers
v00000248d0591780_0 .net *"_ivl_70", 0 0, L_00000248d05a52a0;  1 drivers
v00000248d0591640_0 .net *"_ivl_72", 31 0, L_00000248d059f910;  1 drivers
v00000248d058fc00_0 .net *"_ivl_74", 31 0, L_00000248d05a5930;  1 drivers
v00000248d05918c0_0 .net *"_ivl_76", 31 0, L_00000248d05a63b0;  1 drivers
v00000248d058fe80_0 .net *"_ivl_79", 0 0, L_00000248d05a1fd0;  1 drivers
v00000248d0592540_0 .net *"_ivl_8", 0 0, L_00000248d04e2480;  1 drivers
v00000248d0592680_0 .net *"_ivl_81", 0 0, L_00000248d059fff0;  1 drivers
v00000248d0592860_0 .net *"_ivl_82", 0 0, L_00000248d05a6420;  1 drivers
v00000248d05924a0_0 .net *"_ivl_84", 0 0, L_00000248d05a6b90;  1 drivers
v00000248d0592400_0 .net *"_ivl_87", 0 0, L_00000248d059f870;  1 drivers
v00000248d05925e0_0 .net *"_ivl_88", 0 0, L_00000248d05a6490;  1 drivers
v00000248d0592720_0 .net *"_ivl_90", 0 0, L_00000248d05a68f0;  1 drivers
v00000248d05927c0_0 .net *"_ivl_92", 31 0, L_00000248d05a1f30;  1 drivers
v00000248d0592900_0 .net *"_ivl_94", 31 0, L_00000248d05a6110;  1 drivers
v00000248d05929a0_0 .net "ina", 31 0, L_00000248d059f9b0;  1 drivers
v00000248d05922c0_0 .net "inb", 31 0, L_00000248d05a13f0;  alias, 1 drivers
v00000248d0592360_0 .net "inc", 31 0, v00000248d0590920_0;  alias, 1 drivers
v00000248d058c6e0_0 .net "ind", 31 0, L_00000248d05a3fb0;  alias, 1 drivers
v00000248d058bd80_0 .net "ine", 31 0, v00000248d0574d80_0;  alias, 1 drivers
L_00000248d05c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d058b100_0 .net "inf", 31 0, L_00000248d05c00d0;  1 drivers
L_00000248d05c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d058c460_0 .net "ing", 31 0, L_00000248d05c0118;  1 drivers
L_00000248d05c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248d058b920_0 .net "inh", 31 0, L_00000248d05c0160;  1 drivers
v00000248d058d180_0 .net "out", 31 0, L_00000248d05a5bd0;  alias, 1 drivers
v00000248d058c820_0 .net "sel", 2 0, L_00000248d05a1710;  alias, 1 drivers
L_00000248d05a1030 .part L_00000248d05a1710, 2, 1;
L_00000248d05a1850 .part L_00000248d05a1710, 1, 1;
L_00000248d05a1d50 .part L_00000248d05a1710, 0, 1;
LS_00000248d05a08b0_0_0 .concat [ 1 1 1 1], L_00000248d047c780, L_00000248d047c780, L_00000248d047c780, L_00000248d047c780;
LS_00000248d05a08b0_0_4 .concat [ 1 1 1 1], L_00000248d047c780, L_00000248d047c780, L_00000248d047c780, L_00000248d047c780;
LS_00000248d05a08b0_0_8 .concat [ 1 1 1 1], L_00000248d047c780, L_00000248d047c780, L_00000248d047c780, L_00000248d047c780;
LS_00000248d05a08b0_0_12 .concat [ 1 1 1 1], L_00000248d047c780, L_00000248d047c780, L_00000248d047c780, L_00000248d047c780;
LS_00000248d05a08b0_0_16 .concat [ 1 1 1 1], L_00000248d047c780, L_00000248d047c780, L_00000248d047c780, L_00000248d047c780;
LS_00000248d05a08b0_0_20 .concat [ 1 1 1 1], L_00000248d047c780, L_00000248d047c780, L_00000248d047c780, L_00000248d047c780;
LS_00000248d05a08b0_0_24 .concat [ 1 1 1 1], L_00000248d047c780, L_00000248d047c780, L_00000248d047c780, L_00000248d047c780;
LS_00000248d05a08b0_0_28 .concat [ 1 1 1 1], L_00000248d047c780, L_00000248d047c780, L_00000248d047c780, L_00000248d047c780;
LS_00000248d05a08b0_1_0 .concat [ 4 4 4 4], LS_00000248d05a08b0_0_0, LS_00000248d05a08b0_0_4, LS_00000248d05a08b0_0_8, LS_00000248d05a08b0_0_12;
LS_00000248d05a08b0_1_4 .concat [ 4 4 4 4], LS_00000248d05a08b0_0_16, LS_00000248d05a08b0_0_20, LS_00000248d05a08b0_0_24, LS_00000248d05a08b0_0_28;
L_00000248d05a08b0 .concat [ 16 16 0 0], LS_00000248d05a08b0_1_0, LS_00000248d05a08b0_1_4;
L_00000248d05a1350 .part L_00000248d05a1710, 2, 1;
L_00000248d05a1cb0 .part L_00000248d05a1710, 1, 1;
L_00000248d05a1df0 .part L_00000248d05a1710, 0, 1;
LS_00000248d05a1c10_0_0 .concat [ 1 1 1 1], L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770;
LS_00000248d05a1c10_0_4 .concat [ 1 1 1 1], L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770;
LS_00000248d05a1c10_0_8 .concat [ 1 1 1 1], L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770;
LS_00000248d05a1c10_0_12 .concat [ 1 1 1 1], L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770;
LS_00000248d05a1c10_0_16 .concat [ 1 1 1 1], L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770;
LS_00000248d05a1c10_0_20 .concat [ 1 1 1 1], L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770;
LS_00000248d05a1c10_0_24 .concat [ 1 1 1 1], L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770;
LS_00000248d05a1c10_0_28 .concat [ 1 1 1 1], L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770, L_00000248d05a5770;
LS_00000248d05a1c10_1_0 .concat [ 4 4 4 4], LS_00000248d05a1c10_0_0, LS_00000248d05a1c10_0_4, LS_00000248d05a1c10_0_8, LS_00000248d05a1c10_0_12;
LS_00000248d05a1c10_1_4 .concat [ 4 4 4 4], LS_00000248d05a1c10_0_16, LS_00000248d05a1c10_0_20, LS_00000248d05a1c10_0_24, LS_00000248d05a1c10_0_28;
L_00000248d05a1c10 .concat [ 16 16 0 0], LS_00000248d05a1c10_1_0, LS_00000248d05a1c10_1_4;
L_00000248d05a0270 .part L_00000248d05a1710, 2, 1;
L_00000248d059ff50 .part L_00000248d05a1710, 1, 1;
L_00000248d05a0a90 .part L_00000248d05a1710, 0, 1;
LS_00000248d059fd70_0_0 .concat [ 1 1 1 1], L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00;
LS_00000248d059fd70_0_4 .concat [ 1 1 1 1], L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00;
LS_00000248d059fd70_0_8 .concat [ 1 1 1 1], L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00;
LS_00000248d059fd70_0_12 .concat [ 1 1 1 1], L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00;
LS_00000248d059fd70_0_16 .concat [ 1 1 1 1], L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00;
LS_00000248d059fd70_0_20 .concat [ 1 1 1 1], L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00;
LS_00000248d059fd70_0_24 .concat [ 1 1 1 1], L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00;
LS_00000248d059fd70_0_28 .concat [ 1 1 1 1], L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00, L_00000248d05a5e00;
LS_00000248d059fd70_1_0 .concat [ 4 4 4 4], LS_00000248d059fd70_0_0, LS_00000248d059fd70_0_4, LS_00000248d059fd70_0_8, LS_00000248d059fd70_0_12;
LS_00000248d059fd70_1_4 .concat [ 4 4 4 4], LS_00000248d059fd70_0_16, LS_00000248d059fd70_0_20, LS_00000248d059fd70_0_24, LS_00000248d059fd70_0_28;
L_00000248d059fd70 .concat [ 16 16 0 0], LS_00000248d059fd70_1_0, LS_00000248d059fd70_1_4;
L_00000248d05a0950 .part L_00000248d05a1710, 2, 1;
L_00000248d059fb90 .part L_00000248d05a1710, 1, 1;
L_00000248d05a1670 .part L_00000248d05a1710, 0, 1;
LS_00000248d059f910_0_0 .concat [ 1 1 1 1], L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0;
LS_00000248d059f910_0_4 .concat [ 1 1 1 1], L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0;
LS_00000248d059f910_0_8 .concat [ 1 1 1 1], L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0;
LS_00000248d059f910_0_12 .concat [ 1 1 1 1], L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0;
LS_00000248d059f910_0_16 .concat [ 1 1 1 1], L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0;
LS_00000248d059f910_0_20 .concat [ 1 1 1 1], L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0;
LS_00000248d059f910_0_24 .concat [ 1 1 1 1], L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0;
LS_00000248d059f910_0_28 .concat [ 1 1 1 1], L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0, L_00000248d05a52a0;
LS_00000248d059f910_1_0 .concat [ 4 4 4 4], LS_00000248d059f910_0_0, LS_00000248d059f910_0_4, LS_00000248d059f910_0_8, LS_00000248d059f910_0_12;
LS_00000248d059f910_1_4 .concat [ 4 4 4 4], LS_00000248d059f910_0_16, LS_00000248d059f910_0_20, LS_00000248d059f910_0_24, LS_00000248d059f910_0_28;
L_00000248d059f910 .concat [ 16 16 0 0], LS_00000248d059f910_1_0, LS_00000248d059f910_1_4;
L_00000248d05a1fd0 .part L_00000248d05a1710, 2, 1;
L_00000248d059fff0 .part L_00000248d05a1710, 1, 1;
L_00000248d059f870 .part L_00000248d05a1710, 0, 1;
LS_00000248d05a1f30_0_0 .concat [ 1 1 1 1], L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0;
LS_00000248d05a1f30_0_4 .concat [ 1 1 1 1], L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0;
LS_00000248d05a1f30_0_8 .concat [ 1 1 1 1], L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0;
LS_00000248d05a1f30_0_12 .concat [ 1 1 1 1], L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0;
LS_00000248d05a1f30_0_16 .concat [ 1 1 1 1], L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0;
LS_00000248d05a1f30_0_20 .concat [ 1 1 1 1], L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0;
LS_00000248d05a1f30_0_24 .concat [ 1 1 1 1], L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0;
LS_00000248d05a1f30_0_28 .concat [ 1 1 1 1], L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0, L_00000248d05a68f0;
LS_00000248d05a1f30_1_0 .concat [ 4 4 4 4], LS_00000248d05a1f30_0_0, LS_00000248d05a1f30_0_4, LS_00000248d05a1f30_0_8, LS_00000248d05a1f30_0_12;
LS_00000248d05a1f30_1_4 .concat [ 4 4 4 4], LS_00000248d05a1f30_0_16, LS_00000248d05a1f30_0_20, LS_00000248d05a1f30_0_24, LS_00000248d05a1f30_0_28;
L_00000248d05a1f30 .concat [ 16 16 0 0], LS_00000248d05a1f30_1_0, LS_00000248d05a1f30_1_4;
S_00000248d0571690 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000248d058ab60_0 .net "Write_Data", 31 0, v00000248d0563880_0;  alias, 1 drivers
v00000248d058b740_0 .net "addr", 31 0, v00000248d0561da0_0;  alias, 1 drivers
v00000248d058aac0_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d058ac00_0 .net "mem_out", 31 0, v00000248d058b9c0_0;  alias, 1 drivers
v00000248d058b600_0 .net "mem_read", 0 0, v00000248d05623e0_0;  alias, 1 drivers
v00000248d058d0e0_0 .net "mem_write", 0 0, v00000248d0563420_0;  alias, 1 drivers
S_00000248d056f8e0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000248d0571690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000248d058ba60 .array "DataMem", 1023 0, 31 0;
v00000248d058b4c0_0 .net "Data_In", 31 0, v00000248d0563880_0;  alias, 1 drivers
v00000248d058b9c0_0 .var "Data_Out", 31 0;
v00000248d058bc40_0 .net "Write_en", 0 0, v00000248d0563420_0;  alias, 1 drivers
v00000248d058c960_0 .net "addr", 31 0, v00000248d0561da0_0;  alias, 1 drivers
v00000248d058b560_0 .net "clk", 0 0, L_00000248d04e1760;  alias, 1 drivers
v00000248d058b2e0_0 .var/i "i", 31 0;
S_00000248d056fc00 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000248d0594a80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000248d0594ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000248d0594af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000248d0594b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000248d0594b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000248d0594b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000248d0594bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000248d0594c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000248d0594c40 .param/l "j" 0 9 19, C4<000010000000>;
P_00000248d0594c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000248d0594cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000248d0594ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000248d0594d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000248d0594d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000248d0594d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000248d0594dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000248d0594e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000248d0594e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000248d0594e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000248d0594ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000248d0594ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000248d0594f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000248d0594f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000248d0594f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000248d0594fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000248d058b1a0_0 .net "MEM_ALU_OUT", 31 0, v00000248d0561da0_0;  alias, 1 drivers
v00000248d058c780_0 .net "MEM_Data_mem_out", 31 0, v00000248d058b9c0_0;  alias, 1 drivers
v00000248d058aca0_0 .net "MEM_memread", 0 0, v00000248d05623e0_0;  alias, 1 drivers
v00000248d058bce0_0 .net "MEM_opcode", 11 0, v00000248d05639c0_0;  alias, 1 drivers
v00000248d058afc0_0 .net "MEM_rd_ind", 4 0, v00000248d05637e0_0;  alias, 1 drivers
v00000248d058b7e0_0 .net "MEM_rd_indzero", 0 0, v00000248d05636a0_0;  alias, 1 drivers
v00000248d058cdc0_0 .net "MEM_regwrite", 0 0, v00000248d0563a60_0;  alias, 1 drivers
v00000248d058ad40_0 .var "WB_ALU_OUT", 31 0;
v00000248d058ade0_0 .var "WB_Data_mem_out", 31 0;
v00000248d058ae80_0 .var "WB_memread", 0 0;
v00000248d058b880_0 .var "WB_rd_ind", 4 0;
v00000248d058be20_0 .var "WB_rd_indzero", 0 0;
v00000248d058ca00_0 .var "WB_regwrite", 0 0;
v00000248d058bb00_0 .net "clk", 0 0, L_00000248d060bcb0;  1 drivers
v00000248d058b240_0 .var "hlt", 0 0;
v00000248d058af20_0 .net "rst", 0 0, v00000248d059ea10_0;  alias, 1 drivers
E_00000248d04f9a80 .event posedge, v00000248d0562f20_0, v00000248d058bb00_0;
S_00000248d056fd90 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000248d051cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000248d060bc40 .functor AND 32, v00000248d058ade0_0, L_00000248d0610830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060be00 .functor NOT 1, v00000248d058ae80_0, C4<0>, C4<0>, C4<0>;
L_00000248d060bb60 .functor AND 32, v00000248d058ad40_0, L_00000248d0611f50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000248d060bbd0 .functor OR 32, L_00000248d060bc40, L_00000248d060bb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248d058b420_0 .net "Write_Data_RegFile", 31 0, L_00000248d060bbd0;  alias, 1 drivers
v00000248d058c140_0 .net *"_ivl_0", 31 0, L_00000248d0610830;  1 drivers
v00000248d058caa0_0 .net *"_ivl_2", 31 0, L_00000248d060bc40;  1 drivers
v00000248d058bec0_0 .net *"_ivl_4", 0 0, L_00000248d060be00;  1 drivers
v00000248d058cb40_0 .net *"_ivl_6", 31 0, L_00000248d0611f50;  1 drivers
v00000248d058c000_0 .net *"_ivl_8", 31 0, L_00000248d060bb60;  1 drivers
v00000248d058c280_0 .net "alu_out", 31 0, v00000248d058ad40_0;  alias, 1 drivers
v00000248d058cbe0_0 .net "mem_out", 31 0, v00000248d058ade0_0;  alias, 1 drivers
v00000248d058c320_0 .net "mem_read", 0 0, v00000248d058ae80_0;  alias, 1 drivers
LS_00000248d0610830_0_0 .concat [ 1 1 1 1], v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0;
LS_00000248d0610830_0_4 .concat [ 1 1 1 1], v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0;
LS_00000248d0610830_0_8 .concat [ 1 1 1 1], v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0;
LS_00000248d0610830_0_12 .concat [ 1 1 1 1], v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0;
LS_00000248d0610830_0_16 .concat [ 1 1 1 1], v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0;
LS_00000248d0610830_0_20 .concat [ 1 1 1 1], v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0;
LS_00000248d0610830_0_24 .concat [ 1 1 1 1], v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0;
LS_00000248d0610830_0_28 .concat [ 1 1 1 1], v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0, v00000248d058ae80_0;
LS_00000248d0610830_1_0 .concat [ 4 4 4 4], LS_00000248d0610830_0_0, LS_00000248d0610830_0_4, LS_00000248d0610830_0_8, LS_00000248d0610830_0_12;
LS_00000248d0610830_1_4 .concat [ 4 4 4 4], LS_00000248d0610830_0_16, LS_00000248d0610830_0_20, LS_00000248d0610830_0_24, LS_00000248d0610830_0_28;
L_00000248d0610830 .concat [ 16 16 0 0], LS_00000248d0610830_1_0, LS_00000248d0610830_1_4;
LS_00000248d0611f50_0_0 .concat [ 1 1 1 1], L_00000248d060be00, L_00000248d060be00, L_00000248d060be00, L_00000248d060be00;
LS_00000248d0611f50_0_4 .concat [ 1 1 1 1], L_00000248d060be00, L_00000248d060be00, L_00000248d060be00, L_00000248d060be00;
LS_00000248d0611f50_0_8 .concat [ 1 1 1 1], L_00000248d060be00, L_00000248d060be00, L_00000248d060be00, L_00000248d060be00;
LS_00000248d0611f50_0_12 .concat [ 1 1 1 1], L_00000248d060be00, L_00000248d060be00, L_00000248d060be00, L_00000248d060be00;
LS_00000248d0611f50_0_16 .concat [ 1 1 1 1], L_00000248d060be00, L_00000248d060be00, L_00000248d060be00, L_00000248d060be00;
LS_00000248d0611f50_0_20 .concat [ 1 1 1 1], L_00000248d060be00, L_00000248d060be00, L_00000248d060be00, L_00000248d060be00;
LS_00000248d0611f50_0_24 .concat [ 1 1 1 1], L_00000248d060be00, L_00000248d060be00, L_00000248d060be00, L_00000248d060be00;
LS_00000248d0611f50_0_28 .concat [ 1 1 1 1], L_00000248d060be00, L_00000248d060be00, L_00000248d060be00, L_00000248d060be00;
LS_00000248d0611f50_1_0 .concat [ 4 4 4 4], LS_00000248d0611f50_0_0, LS_00000248d0611f50_0_4, LS_00000248d0611f50_0_8, LS_00000248d0611f50_0_12;
LS_00000248d0611f50_1_4 .concat [ 4 4 4 4], LS_00000248d0611f50_0_16, LS_00000248d0611f50_0_20, LS_00000248d0611f50_0_24, LS_00000248d0611f50_0_28;
L_00000248d0611f50 .concat [ 16 16 0 0], LS_00000248d0611f50_1_0, LS_00000248d0611f50_1_4;
    .scope S_00000248d05711e0;
T_0 ;
    %wait E_00000248d04f9a40;
    %load/vec4 v00000248d05916e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000248d0590920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000248d0591d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000248d058fde0_0;
    %assign/vec4 v00000248d0590920_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000248d0571050;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d05901a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000248d05901a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000248d05901a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %load/vec4 v00000248d05901a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248d05901a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d0590880, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000248d0570d30;
T_2 ;
    %wait E_00000248d04fa580;
    %load/vec4 v00000248d0591460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000248d057add0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d057a970_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0590c40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0592180_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0590ec0_0, 0;
    %assign/vec4 v00000248d0590740_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000248d0591aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000248d05907e0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000248d057add0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d057a970_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0590c40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0592180_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0590ec0_0, 0;
    %assign/vec4 v00000248d0590740_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000248d0591aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000248d0590b00_0;
    %assign/vec4 v00000248d057a970_0, 0;
    %load/vec4 v00000248d05920e0_0;
    %assign/vec4 v00000248d057add0_0, 0;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000248d0592180_0, 0;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000248d0590740_0, 4, 5;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000248d0590740_0, 4, 5;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000248d0590b00_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000248d0590ec0_0, 0;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000248d0590c40_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000248d0590c40_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000248d0590b00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000248d0590c40_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000248d0570ba0;
T_3 ;
    %wait E_00000248d04f9a40;
    %load/vec4 v00000248d0576d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d0576550_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000248d0576550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000248d0576550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d05765f0, 0, 4;
    %load/vec4 v00000248d0576550_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248d0576550_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000248d0577d10_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000248d0576b90_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000248d05779f0_0;
    %load/vec4 v00000248d0577d10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d05765f0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d05765f0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000248d0570ba0;
T_4 ;
    %wait E_00000248d04f9f80;
    %load/vec4 v00000248d0577d10_0;
    %load/vec4 v00000248d0576f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000248d0577d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000248d0576b90_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000248d05779f0_0;
    %assign/vec4 v00000248d0577810_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000248d0576f50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000248d05765f0, 4;
    %assign/vec4 v00000248d0577810_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000248d0570ba0;
T_5 ;
    %wait E_00000248d04f9f80;
    %load/vec4 v00000248d0577d10_0;
    %load/vec4 v00000248d0577950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000248d0577d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000248d0576b90_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000248d05779f0_0;
    %assign/vec4 v00000248d05778b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000248d0577950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000248d05765f0, 4;
    %assign/vec4 v00000248d05778b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000248d0570ba0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000248d05700b0;
    %jmp t_0;
    .scope S_00000248d05700b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d05785d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000248d05785d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000248d05785d0_0;
    %ix/getv/s 4, v00000248d05785d0_0;
    %load/vec4a v00000248d05765f0, 4;
    %ix/getv/s 4, v00000248d05785d0_0;
    %load/vec4a v00000248d05765f0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000248d05785d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248d05785d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000248d0570ba0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000248d0571500;
T_7 ;
    %wait E_00000248d04fa200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d0576ff0_0, 0, 32;
    %load/vec4 v00000248d05782b0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000248d05782b0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000248d0578350_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000248d0576ff0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000248d05782b0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000248d05782b0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000248d05782b0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000248d0578350_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000248d0576ff0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000248d0578350_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000248d0578350_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000248d0576ff0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000248d056fa70;
T_8 ;
    %wait E_00000248d04f9a40;
    %load/vec4 v00000248d057bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000248d057ca90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000248d057b730_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000248d057b730_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000248d057ca90_0;
    %load/vec4 v00000248d057b550_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000248d057ca90_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000248d057ca90_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000248d057ca90_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000248d057ca90_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000248d057ca90_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000248d057ca90_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000248d056fa70;
T_9 ;
    %wait E_00000248d04f9a40;
    %load/vec4 v00000248d057bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057cb30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000248d057d7b0_0;
    %assign/vec4 v00000248d057cb30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000248d0571370;
T_10 ;
    %wait E_00000248d04f9d40;
    %load/vec4 v00000248d057dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057dcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057e2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057dc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057d710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057b910_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000248d057d350_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000248d057d530_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000248d057ba50_0;
    %load/vec4 v00000248d057b4b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000248d057baf0_0;
    %load/vec4 v00000248d057b4b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000248d057cc70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000248d057d5d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000248d057ba50_0;
    %load/vec4 v00000248d057d210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000248d057baf0_0;
    %load/vec4 v00000248d057d210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057e2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057dc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057b910_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000248d057b5f0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057dcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057e2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057b910_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057dcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248d057e2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d057b910_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000248d05706f0;
T_11 ;
    %wait E_00000248d04f9940;
    %load/vec4 v00000248d0571fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000248d0572e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0571900_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0573480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0572da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0573f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0571f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05735c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0571c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0573e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0573980_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0572c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0572260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d05723a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0573660_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0572b20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d05726c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d05730c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0572300_0, 0;
    %assign/vec4 v00000248d0571b80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000248d0572a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000248d0572940_0;
    %assign/vec4 v00000248d0571b80_0, 0;
    %load/vec4 v00000248d0573d40_0;
    %assign/vec4 v00000248d0572300_0, 0;
    %load/vec4 v00000248d0571d60_0;
    %assign/vec4 v00000248d05730c0_0, 0;
    %load/vec4 v00000248d0573c00_0;
    %assign/vec4 v00000248d05726c0_0, 0;
    %load/vec4 v00000248d0572ee0_0;
    %assign/vec4 v00000248d0572b20_0, 0;
    %load/vec4 v00000248d0571ae0_0;
    %assign/vec4 v00000248d0573660_0, 0;
    %load/vec4 v00000248d0571e00_0;
    %assign/vec4 v00000248d05723a0_0, 0;
    %load/vec4 v00000248d05738e0_0;
    %assign/vec4 v00000248d0572260_0, 0;
    %load/vec4 v00000248d0573200_0;
    %assign/vec4 v00000248d0572c60_0, 0;
    %load/vec4 v00000248d0573b60_0;
    %assign/vec4 v00000248d0573980_0, 0;
    %load/vec4 v00000248d0571cc0_0;
    %assign/vec4 v00000248d0573e80_0, 0;
    %load/vec4 v00000248d05732a0_0;
    %assign/vec4 v00000248d0571c20_0, 0;
    %load/vec4 v00000248d05719a0_0;
    %assign/vec4 v00000248d05735c0_0, 0;
    %load/vec4 v00000248d0573160_0;
    %assign/vec4 v00000248d0571f40_0, 0;
    %load/vec4 v00000248d0573700_0;
    %assign/vec4 v00000248d0573f20_0, 0;
    %load/vec4 v00000248d0573a20_0;
    %assign/vec4 v00000248d0572da0_0, 0;
    %load/vec4 v00000248d0572760_0;
    %assign/vec4 v00000248d0573480_0, 0;
    %load/vec4 v00000248d0572f80_0;
    %assign/vec4 v00000248d0571900_0, 0;
    %load/vec4 v00000248d0573ca0_0;
    %assign/vec4 v00000248d0572e40_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000248d0572e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0571900_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0573480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0572da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0573f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0571f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05735c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0571c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0573e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0573980_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0572c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0572260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d05723a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0573660_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0572b20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d05726c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d05730c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0572300_0, 0;
    %assign/vec4 v00000248d0571b80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000248d0570880;
T_12 ;
    %wait E_00000248d04f9e00;
    %load/vec4 v00000248d057ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000248d05749c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0574d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0574b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0574ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0575280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0574740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0575000_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05747e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05750a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0574560_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05744c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0575140_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0575640_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d05753c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0574920_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0574880_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0575500_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0575460_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000248d0575320_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0574a60_0, 0;
    %assign/vec4 v00000248d05751e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000248d057c090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000248d0572080_0;
    %assign/vec4 v00000248d05751e0_0, 0;
    %load/vec4 v00000248d0572440_0;
    %assign/vec4 v00000248d0574a60_0, 0;
    %load/vec4 v00000248d0575780_0;
    %assign/vec4 v00000248d0575320_0, 0;
    %load/vec4 v00000248d0574ce0_0;
    %assign/vec4 v00000248d0575460_0, 0;
    %load/vec4 v00000248d05755a0_0;
    %assign/vec4 v00000248d0575500_0, 0;
    %load/vec4 v00000248d0574600_0;
    %assign/vec4 v00000248d0574880_0, 0;
    %load/vec4 v00000248d0572800_0;
    %assign/vec4 v00000248d0574920_0, 0;
    %load/vec4 v00000248d0574f60_0;
    %assign/vec4 v00000248d05753c0_0, 0;
    %load/vec4 v00000248d0574e20_0;
    %assign/vec4 v00000248d0575640_0, 0;
    %load/vec4 v00000248d0574100_0;
    %assign/vec4 v00000248d0575140_0, 0;
    %load/vec4 v00000248d0574380_0;
    %assign/vec4 v00000248d05744c0_0, 0;
    %load/vec4 v00000248d0574420_0;
    %assign/vec4 v00000248d0574560_0, 0;
    %load/vec4 v00000248d0574c40_0;
    %assign/vec4 v00000248d05750a0_0, 0;
    %load/vec4 v00000248d05746a0_0;
    %assign/vec4 v00000248d05747e0_0, 0;
    %load/vec4 v00000248d05741a0_0;
    %assign/vec4 v00000248d0575000_0, 0;
    %load/vec4 v00000248d05756e0_0;
    %assign/vec4 v00000248d0574740_0, 0;
    %load/vec4 v00000248d0574240_0;
    %assign/vec4 v00000248d0575280_0, 0;
    %load/vec4 v00000248d0574ba0_0;
    %assign/vec4 v00000248d0574ec0_0, 0;
    %load/vec4 v00000248d05729e0_0;
    %assign/vec4 v00000248d0574b00_0, 0;
    %load/vec4 v00000248d05728a0_0;
    %assign/vec4 v00000248d0574d80_0, 0;
    %load/vec4 v00000248d05742e0_0;
    %assign/vec4 v00000248d05749c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000248d05749c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0574d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0574b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0574ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0575280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0574740_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0575000_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05747e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05750a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0574560_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05744c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0575140_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0575640_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d05753c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0574920_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0574880_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0575500_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d0575460_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000248d0575320_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0574a60_0, 0;
    %assign/vec4 v00000248d05751e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000248d036da40;
T_13 ;
    %wait E_00000248d04f9240;
    %load/vec4 v00000248d0566670_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000248d05665d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000248d036d8b0;
T_14 ;
    %wait E_00000248d04f9280;
    %load/vec4 v00000248d0567d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000248d0566ad0_0;
    %pad/u 33;
    %load/vec4 v00000248d0566b70_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000248d0566530_0, 0;
    %assign/vec4 v00000248d0566030_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000248d0566ad0_0;
    %pad/u 33;
    %load/vec4 v00000248d0566b70_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000248d0566530_0, 0;
    %assign/vec4 v00000248d0566030_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000248d0566ad0_0;
    %pad/u 33;
    %load/vec4 v00000248d0566b70_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000248d0566530_0, 0;
    %assign/vec4 v00000248d0566030_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000248d0566ad0_0;
    %pad/u 33;
    %load/vec4 v00000248d0566b70_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000248d0566530_0, 0;
    %assign/vec4 v00000248d0566030_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000248d0566ad0_0;
    %pad/u 33;
    %load/vec4 v00000248d0566b70_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000248d0566530_0, 0;
    %assign/vec4 v00000248d0566030_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000248d0566ad0_0;
    %pad/u 33;
    %load/vec4 v00000248d0566b70_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000248d0566530_0, 0;
    %assign/vec4 v00000248d0566030_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000248d0566b70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000248d0566030_0;
    %load/vec4 v00000248d0566b70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000248d0566ad0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000248d0566b70_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000248d0566b70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000248d0566030_0, 0;
    %load/vec4 v00000248d0566ad0_0;
    %ix/getv 4, v00000248d0566b70_0;
    %shiftl 4;
    %assign/vec4 v00000248d0566530_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000248d0566b70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000248d0566030_0;
    %load/vec4 v00000248d0566b70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000248d0566ad0_0;
    %load/vec4 v00000248d0566b70_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000248d0566b70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000248d0566030_0, 0;
    %load/vec4 v00000248d0566ad0_0;
    %ix/getv 4, v00000248d0566b70_0;
    %shiftr 4;
    %assign/vec4 v00000248d0566530_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d0566030_0, 0;
    %load/vec4 v00000248d0566ad0_0;
    %load/vec4 v00000248d0566b70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000248d0566530_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248d0566030_0, 0;
    %load/vec4 v00000248d0566b70_0;
    %load/vec4 v00000248d0566ad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000248d0566530_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000248d02b69a0;
T_15 ;
    %wait E_00000248d04f8d80;
    %load/vec4 v00000248d0562f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000248d05636a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0563a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d0563420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d05623e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000248d05639c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d05637e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d0563880_0, 0;
    %assign/vec4 v00000248d0561da0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000248d0485360_0;
    %assign/vec4 v00000248d0561da0_0, 0;
    %load/vec4 v00000248d0563740_0;
    %assign/vec4 v00000248d0563880_0, 0;
    %load/vec4 v00000248d0563560_0;
    %assign/vec4 v00000248d05637e0_0, 0;
    %load/vec4 v00000248d046ea20_0;
    %assign/vec4 v00000248d05639c0_0, 0;
    %load/vec4 v00000248d0484dc0_0;
    %assign/vec4 v00000248d05623e0_0, 0;
    %load/vec4 v00000248d046d940_0;
    %assign/vec4 v00000248d0563420_0, 0;
    %load/vec4 v00000248d0562d40_0;
    %assign/vec4 v00000248d0563a60_0, 0;
    %load/vec4 v00000248d0563600_0;
    %assign/vec4 v00000248d05636a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000248d056f8e0;
T_16 ;
    %wait E_00000248d04f9f80;
    %load/vec4 v00000248d058bc40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000248d058b4c0_0;
    %load/vec4 v00000248d058c960_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d058ba60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000248d056f8e0;
T_17 ;
    %wait E_00000248d04f9f80;
    %load/vec4 v00000248d058c960_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000248d058ba60, 4;
    %assign/vec4 v00000248d058b9c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000248d056f8e0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d058b2e0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000248d058b2e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000248d058b2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248d058ba60, 0, 4;
    %load/vec4 v00000248d058b2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248d058b2e0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000248d056f8e0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248d058b2e0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000248d058b2e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000248d058b2e0_0;
    %load/vec4a v00000248d058ba60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000248d058b2e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000248d058b2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248d058b2e0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000248d056fc00;
T_20 ;
    %wait E_00000248d04f9a80;
    %load/vec4 v00000248d058af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000248d058be20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d058b240_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d058ca00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000248d058ae80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000248d058b880_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000248d058ade0_0, 0;
    %assign/vec4 v00000248d058ad40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000248d058b1a0_0;
    %assign/vec4 v00000248d058ad40_0, 0;
    %load/vec4 v00000248d058c780_0;
    %assign/vec4 v00000248d058ade0_0, 0;
    %load/vec4 v00000248d058aca0_0;
    %assign/vec4 v00000248d058ae80_0, 0;
    %load/vec4 v00000248d058afc0_0;
    %assign/vec4 v00000248d058b880_0, 0;
    %load/vec4 v00000248d058cdc0_0;
    %assign/vec4 v00000248d058ca00_0, 0;
    %load/vec4 v00000248d058b7e0_0;
    %assign/vec4 v00000248d058be20_0, 0;
    %load/vec4 v00000248d058bce0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000248d058b240_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000248d051cea0;
T_21 ;
    %wait E_00000248d04f8f80;
    %load/vec4 v00000248d059ed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000248d059dc50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000248d059dc50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000248d059dc50_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000248d0339f60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248d059e8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248d059ea10_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000248d0339f60;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000248d059e8d0_0;
    %inv;
    %assign/vec4 v00000248d059e8d0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000248d0339f60;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248d059ea10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248d059ea10_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000248d059e650_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
