INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sources_1/new/shiftAB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftA
INFO: [VRFC 10-311] analyzing module shiftB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab01/lab01.srcs/sim_1/new/shiftABTester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftABTester
