# Memory Management in tpu_top_with_io_complete.v

## à¸ à¸²à¸à¸£à¸§à¸¡à¸à¸²à¸£à¸ˆà¸±à¸”à¸à¸²à¸£ Memory

Module `tpu_top_with_io_complete.v` à¹ƒà¸Šà¹‰ **Block RAM** à¹à¸šà¸šà¸‡à¹ˆà¸²à¸¢à¹† à¹à¸¢à¸à¹€à¸›à¹‡à¸™ 3 banks à¸ªà¸³à¸«à¸£à¸±à¸šà¹€à¸à¹‡à¸šà¸‚à¹‰à¸­à¸¡à¸¹à¸¥:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚          Memory Architecture                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Matrix A Memory  â”‚  Matrix B Memory  â”‚ Result  â”‚
â”‚   [0:63] x 16-bit â”‚   [0:63] x 16-bit â”‚ [0:63]  â”‚
â”‚   (128 bytes)     â”‚   (128 bytes)     â”‚ (128 B) â”‚
â”‚                   â”‚                   â”‚         â”‚
â”‚   8x8 FP16        â”‚   8x8 FP16        â”‚ 8x8 FP16â”‚
â”‚   Activations     â”‚   Weights         â”‚ Output  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 1. Memory Banks (3 Banks)

### Memory Declarations
```verilog
// Matrix A memory (8x8 = 64 FP16 values = 128 bytes)
reg [15:0] matrix_a_mem [0:63];

// Matrix B memory (8x8 = 64 FP16 values = 128 bytes)
reg [15:0] matrix_b_mem [0:63];

// Result memory (8x8 = 64 FP16 values = 128 bytes)
reg [15:0] result_mem [0:63];
```

### Memory Sizes
- **à¹à¸•à¹ˆà¸¥à¸° bank**: 64 elements Ã— 16 bits = 1,024 bits = 128 bytes
- **à¸£à¸§à¸¡à¸—à¸±à¹‰à¸‡à¸«à¸¡à¸”**: 3 banks Ã— 128 bytes = **384 bytes**
- **Format**: FP16 (Half-Precision Floating Point)

---

## 2. Memory Interface Signals

### Control Signals
```verilog
wire [7:0] mem_addr;        // Address (0-63 à¹ƒà¸Šà¹‰à¹à¸„à¹ˆ 6 bits)
wire [15:0] mem_data_in;    // Data to write (FP16)
wire [15:0] mem_data_out;   // Data to read (FP16)
wire mem_we;                // Write Enable
wire [1:0] mem_select;      // Bank Select
```

### Bank Selection (`mem_select`)
- `2'b00` = Matrix A memory (activations)
- `2'b01` = Matrix B memory (weights)
- `2'b10` = Result memory (output)
- `2'b11` = Reserved (à¹„à¸¡à¹ˆà¹ƒà¸Šà¹‰à¸‡à¸²à¸™)

---

## 3. Memory Write Logic

### Write Operation (Synchronous)
```verilog
always @(posedge clk) begin
    if (!rst_n) begin
        // Optional: Initialize memory to zero
    end else if (mem_we) begin
        case (mem_select)
            2'b00: matrix_a_mem[mem_addr[5:0]] <= mem_data_in;
            2'b01: matrix_b_mem[mem_addr[5:0]] <= mem_data_in;
            2'b10: result_mem[mem_addr[5:0]] <= mem_data_in;
            default: ;
        endcase
    end
end
```

### à¸„à¸¸à¸“à¸ªà¸¡à¸šà¸±à¸•à¸´:
- âœ… **Synchronous write**: à¹€à¸‚à¸µà¸¢à¸™à¸‚à¹‰à¸­à¸¡à¸¹à¸¥à¸•à¸²à¸¡ clock edge
- âœ… **Single-port write**: à¹€à¸‚à¸µà¸¢à¸™à¹„à¸”à¹‰à¸„à¸£à¸±à¹‰à¸‡à¸¥à¸° 1 à¸•à¸³à¹à¸«à¸™à¹ˆà¸‡
- âœ… **Bank selection**: à¹€à¸¥à¸·à¸­à¸ bank à¸”à¹‰à¸§à¸¢ `mem_select`
- âš ï¸ **Write priority**: Interface à¸—à¸µà¹ˆ active à¸ˆà¸°à¸„à¸§à¸šà¸„à¸¸à¸¡ memory

---

## 4. Memory Read Logic

### Read Operation (Combinational)
```verilog
reg [15:0] mem_read_data;

always @(*) begin
    case (mem_select)
        2'b00: mem_read_data = matrix_a_mem[mem_addr[5:0]];
        2'b01: mem_read_data = matrix_b_mem[mem_addr[5:0]];
        2'b10: mem_read_data = result_mem[mem_addr[5:0]];
        default: mem_read_data = 16'h0000;
    endcase
end

assign mem_data_out = mem_read_data;
```

### à¸„à¸¸à¸“à¸ªà¸¡à¸šà¸±à¸•à¸´:
- âœ… **Combinational read**: à¸­à¹ˆà¸²à¸™à¹„à¸”à¹‰à¸—à¸±à¸™à¸—à¸µà¹„à¸¡à¹ˆà¸•à¹‰à¸­à¸‡à¸£à¸­ clock
- âœ… **Single-port read**: à¸­à¹ˆà¸²à¸™à¹„à¸”à¹‰à¸„à¸£à¸±à¹‰à¸‡à¸¥à¸° 1 à¸•à¸³à¹à¸«à¸™à¹ˆà¸‡
- âš ï¸ **Read latency**: 0 cycles (à¹à¸•à¹ˆà¸¡à¸µ combinational delay)

---

## 5. Memory Access Patterns

### Pattern 1: Loading Data (à¸ˆà¸²à¸ Interface)
```
External Interface â†’ mem_data_in â†’ matrix_a_mem/matrix_b_mem
                                    (Sequential write, address 0-63)
```

### Pattern 2: Computing (Systolic Array)
```
matrix_a_mem[0:7] â†’ Systolic Array â†’ systolic_results[8][8]
matrix_b_mem[0:7] â†’ (8x8 MAC units) â†’ (Parallel compute)
```

**à¸«à¸¡à¸²à¸¢à¹€à¸«à¸•à¸¸**: Systolic array à¸­à¹ˆà¸²à¸™à¹à¸šà¸š **parallel broadcast**:
- Matrix A â†’ à¸ªà¹ˆà¸‡à¹„à¸›à¹à¸•à¹ˆà¸¥à¸° row (8 values à¸à¸£à¹‰à¸­à¸¡à¸à¸±à¸™)
- Matrix B â†’ à¸ªà¹ˆà¸‡à¹„à¸›à¹à¸•à¹ˆà¸¥à¸° column (8 values à¸à¸£à¹‰à¸­à¸¡à¸à¸±à¸™)

### Pattern 3: Storing Results
```
systolic_results[8][8] â†’ result_mem[0:63]
                         (Sequential write, 1 row per cycle)
```

```verilog
// Store all 8x8 results to result memory
if (row_counter < 8) begin
    for (j = 0; j < 8; j = j + 1) begin
        result_mem[row_counter * 8 + j] <= systolic_results[row_counter][j];
    end
    row_counter <= row_counter + 1;
end
```

---

## 6. Memory Mapping (Address Layout)

### Matrix A Memory Layout (8x8)
```
Address  â”‚ Row â”‚ Col â”‚ Element â”‚ Description
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
0        â”‚  0  â”‚  0  â”‚ A[0][0] â”‚ Row 0, Col 0
1        â”‚  0  â”‚  1  â”‚ A[0][1] â”‚ Row 0, Col 1
...      â”‚ ... â”‚ ... â”‚ ...     â”‚ ...
7        â”‚  0  â”‚  7  â”‚ A[0][7] â”‚ Row 0, Col 7
8        â”‚  1  â”‚  0  â”‚ A[1][0] â”‚ Row 1, Col 0
...      â”‚ ... â”‚ ... â”‚ ...     â”‚ ...
63       â”‚  7  â”‚  7  â”‚ A[7][7] â”‚ Row 7, Col 7
```

**Formula**: `address = row * 8 + col`

### Matrix B Memory Layout (8x8)
```
à¹€à¸«à¸¡à¸·à¸­à¸™à¸à¸±à¸š Matrix A
Address 0-63 â†’ B[0][0] to B[7][7]
```

### Result Memory Layout (8x8)
```
à¹€à¸«à¸¡à¸·à¸­à¸™à¸à¸±à¸š Matrix A à¹à¸¥à¸° B
Address 0-63 â†’ Result[0][0] to Result[7][7]
```

---

## 7. Memory Access from Different Interfaces

### Interface Multiplexing
```verilog
assign mem_addr = (interface_mode == 2'b00) ? btn_mem_addr :
                  (interface_mode == 2'b01) ? uart_mem_addr :
                  (interface_mode == 2'b10) ? spi_mem_addr : 8'h00;

assign mem_data_in = (interface_mode == 2'b00) ? btn_mem_din :
                     (interface_mode == 2'b01) ? uart_mem_din :
                     (interface_mode == 2'b10) ? spi_mem_din : 16'h0000;

assign mem_we = (interface_mode == 2'b00) ? btn_mem_we :
                (interface_mode == 2'b01) ? uart_mem_we :
                (interface_mode == 2'b10) ? spi_mem_we : 1'b0;
```

### Interface Modes
1. **Button/Switch Mode** (`switches[15:14] = 00`)
   - à¹€à¸‚à¸µà¸¢à¸™à¸‚à¹‰à¸­à¸¡à¸¹à¸¥à¸—à¸µà¸¥à¸° byte
   - à¹ƒà¸Šà¹‰ switches[7:0] à¹€à¸›à¹‡à¸™ address
   - à¸à¸” btn_down à¹€à¸à¸·à¹ˆà¸­à¹€à¸‚à¸µà¸¢à¸™

2. **UART Mode** (`switches[15:14] = 01`)
   - à¸£à¸±à¸šà¸‚à¹‰à¸­à¸¡à¸¹à¸¥à¸œà¹ˆà¸²à¸™ serial port
   - Protocol: Command + Address + Data
   - 115200 baud rate

3. **SPI Mode** (`switches[15:14] = 10`)
   - à¸£à¸­à¸‡à¸£à¸±à¸šà¹ƒà¸™à¸­à¸™à¸²à¸„à¸• (à¸¢à¸±à¸‡à¹„à¸¡à¹ˆ implement à¹€à¸•à¹‡à¸¡)

---

## 8. Memory Timing Diagram

### Write Operation
```
Clock:    __|â€¾â€¾|__|â€¾â€¾|__|â€¾â€¾|__|â€¾â€¾|__
mem_we:   ______|â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾|________
mem_addr: ----< Valid >----------
mem_data: ----< Valid >----------
Memory:   ------[Write]----------
```

### Read Operation
```
Clock:    __|â€¾â€¾|__|â€¾â€¾|__|â€¾â€¾|__
mem_addr: ----< Valid >------
mem_data: ----< Data Valid >-
         (Combinational, ~2ns delay)
```

---

## 9. Memory Bandwidth Analysis

### Write Bandwidth
- **Per cycle**: 1 write Ã— 16 bits = 16 bits/cycle
- **@100MHz**: 16 bits Ã— 100M = **1.6 Gbps** = 200 MB/s

### Read Bandwidth (Systolic Array)
- **Parallel read**: 16 values Ã— 16 bits = 256 bits/cycle
- **@100MHz**: 256 bits Ã— 100M = **25.6 Gbps** = 3.2 GB/s

**Note**: Systolic array à¸­à¹ˆà¸²à¸™à¹à¸šà¸š parallel à¸—à¸³à¹ƒà¸«à¹‰ bandwidth à¸ªà¸¹à¸‡à¸¡à¸²à¸

---

## 10. Memory Issues & Limitations

### âš ï¸ à¸›à¸±à¸à¸«à¸²à¸—à¸µà¹ˆà¸à¸š

#### 1. **Single-Port Limitation**
```
à¸›à¸±à¸à¸«à¸²: à¹€à¸‚à¸µà¸¢à¸™à¹„à¸”à¹‰à¸„à¸£à¸±à¹‰à¸‡à¸¥à¸° 1 address
à¸œà¸¥à¸à¸£à¸°à¸—à¸š: à¸•à¹‰à¸­à¸‡à¹ƒà¸Šà¹‰à¹€à¸§à¸¥à¸² 64 cycles à¹ƒà¸™à¸à¸²à¸£à¹‚à¸«à¸¥à¸” matrix à¹à¸•à¹ˆà¸¥à¸°à¸•à¸±à¸§
```

#### 2. **No Memory Initialization**
```verilog
always @(posedge clk) begin
    if (!rst_n) begin
        // Optional: Initialize memory to zero
        // âš ï¸ à¹„à¸¡à¹ˆà¸¡à¸µà¸à¸²à¸£ clear memory
    end
```
**à¸›à¸±à¸à¸«à¸²**: à¸«à¸¥à¸±à¸‡ reset memory à¸¢à¸±à¸‡à¹€à¸«à¸¥à¸·à¸­à¸„à¹ˆà¸²à¹€à¸à¹ˆà¸² (unknown state)

#### 3. **Systolic Array Access Pattern**
```verilog
// à¸›à¸±à¸ˆà¸ˆà¸¸à¸šà¸±à¸™: à¸­à¹ˆà¸²à¸™à¹à¸„à¹ˆ element à¹à¸£à¸à¸‚à¸­à¸‡à¹à¸•à¹ˆà¸¥à¸° row
.a_in_0(matrix_a_mem[0]),  // Row 0, Col 0
.a_in_1(matrix_a_mem[1]),  // Row 0, Col 1 ??? (à¸„à¸§à¸£à¹€à¸›à¹‡à¸™ Row 1)
```
**âš ï¸ BUG**: à¸à¸²à¸£ map address à¹„à¸¡à¹ˆà¸–à¸¹à¸à¸•à¹‰à¸­à¸‡!

#### 4. **No Write Conflict Resolution**
```
à¸–à¹‰à¸² 2 interfaces à¸à¸¢à¸²à¸¢à¸²à¸¡à¹€à¸‚à¸µà¸¢à¸™à¸à¸£à¹‰à¸­à¸¡à¸à¸±à¸™ â†’ à¹„à¸¡à¹ˆà¸¡à¸µà¸à¸²à¸£à¸ˆà¸±à¸”à¸à¸²à¸£ conflict
```

---

## 11. à¸à¸²à¸£à¸›à¸£à¸±à¸šà¸›à¸£à¸¸à¸‡à¸—à¸µà¹ˆà¹à¸™à¸°à¸™à¸³

### ğŸ”§ Improvement 1: Memory Initialization
```verilog
integer init_i;
always @(posedge clk) begin
    if (!rst_n) begin
        for (init_i = 0; init_i < 64; init_i = init_i + 1) begin
            matrix_a_mem[init_i] <= 16'h0000;
            matrix_b_mem[init_i] <= 16'h0000;
            result_mem[init_i] <= 16'h0000;
        end
    end else if (mem_we) begin
        // ... write logic ...
    end
end
```

### ğŸ”§ Improvement 2: Dual-Port Memory
```verilog
// à¹ƒà¸Šà¹‰ Block RAM à¹à¸šà¸š dual-port
// Port A: à¸ªà¸³à¸«à¸£à¸±à¸š external interface (write/read)
// Port B: à¸ªà¸³à¸«à¸£à¸±à¸š systolic array (read-only)
```

### ğŸ”§ Improvement 3: Fix Systolic Array Mapping
```verilog
// à¹à¸à¹‰à¹„à¸‚à¸à¸²à¸£ map à¹ƒà¸«à¹‰à¸–à¸¹à¸à¸•à¹‰à¸­à¸‡
.a_in_0(matrix_a_mem[0 * 8 + 0]),  // Row 0
.a_in_1(matrix_a_mem[1 * 8 + 0]),  // Row 1
.a_in_2(matrix_a_mem[2 * 8 + 0]),  // Row 2
// ...
```

### ğŸ”§ Improvement 4: Memory Arbiter
```verilog
// à¹€à¸à¸´à¹ˆà¸¡ arbiter à¸ªà¸³à¸«à¸£à¸±à¸šà¸ˆà¸±à¸”à¸à¸²à¸£ memory access conflicts
module memory_arbiter (
    input [2:0] request,      // From 3 interfaces
    output [2:0] grant,       // Grant to 1 interface
    input clk, rst_n
);
```

---

## 12. Synthesis Results

### Expected Resource Usage (Artix-7)
```
Memory Type: Distributed RAM à¸«à¸£à¸·à¸­ Block RAM

Distributed RAM:
- 384 bytes = 3,072 bits
- à¹ƒà¸Šà¹‰ ~768 LUTs (4 bits per LUT)

Block RAM:
- 3 banks Ã— 2 RAMB18 = 6 RAMB18 blocks
- à¸«à¸£à¸·à¸­ 3 RAMB36 blocks (à¸–à¹‰à¸² synthesis optimize)
```

### Vivado à¸ˆà¸°à¹€à¸¥à¸·à¸­à¸à¹à¸šà¸šà¹„à¸«à¸™?
- **à¸–à¹‰à¸² memory à¹€à¸¥à¹‡à¸** (< 1KB): Distributed RAM (LUTs)
- **à¸–à¹‰à¸² memory à¹ƒà¸«à¸à¹ˆ** (> 1KB): Block RAM
- **à¸›à¸à¸•à¸´**: Vivado à¹€à¸¥à¸·à¸­à¸ Block RAM à¹€à¸à¸£à¸²à¸°à¸›à¸£à¸°à¸«à¸¢à¸±à¸” LUTs

---

## 13. à¸à¸²à¸£à¹ƒà¸Šà¹‰à¸‡à¸²à¸™ Memory (Example)

### Example 1: à¹‚à¸«à¸¥à¸” Matrix A à¸œà¹ˆà¸²à¸™ UART
```python
# Python script
import serial

uart = serial.Serial('/dev/ttyUSB0', 115200)

# à¹‚à¸«à¸¥à¸” matrix A (8x8 = 64 values)
for addr in range(64):
    fp16_value = float_to_fp16(matrix_a[addr])
    uart.write(bytes([0x57]))  # 'W' = Write command
    uart.write(bytes([addr]))  # Address
    uart.write(bytes([fp16_value >> 8]))    # High byte
    uart.write(bytes([fp16_value & 0xFF]))  # Low byte
```

### Example 2: à¹‚à¸«à¸¥à¸”à¸œà¹ˆà¸²à¸™ Button Mode
```
1. Set switches[15:14] = 00 (Button mode)
2. Set switches[9:8] = 00 (Select Matrix A)
3. Set switches[7:0] = address (0-63)
4. à¸à¸” btn_down à¹€à¸à¸·à¹ˆà¸­à¹€à¸‚à¸µà¸¢à¸™à¸„à¹ˆà¸²
5. à¸—à¸³à¸‹à¹‰à¸³à¸ªà¸³à¸«à¸£à¸±à¸š address 0-63
```

---

## à¸ªà¸£à¸¸à¸› Memory Architecture

| Feature | Description |
|---------|-------------|
| **Total Size** | 384 bytes (3 banks Ã— 128 bytes) |
| **Data Format** | FP16 (16-bit floating point) |
| **Banks** | 3 banks (Matrix A, B, Result) |
| **Access** | Single-port (1 read/write per cycle) |
| **Read Type** | Combinational (0 cycle latency) |
| **Write Type** | Synchronous (1 cycle latency) |
| **Systolic Access** | Parallel broadcast (16 values) |
| **Synthesis** | Block RAM (RAMB18/RAMB36) |

---

**Last Updated**: November 17, 2025
**Module**: tpu_top_with_io_complete.v
**Memory Size**: 384 bytes total
