"I36" ((("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R10" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M3" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"C5" ((("PRIMLIB" "csft5a" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I31" ((("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M16" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M55" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R8" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"I6" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"C1" ((("PRIMLIB" "csft5a" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R33" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"R20" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"R32" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M25" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M23" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M0" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"R26" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M2" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"I38" ((("Stimulator_IMP" "Digital_Stimulus_ST" "functional" "functional") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R37" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"R4" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M4" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M9" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"I29" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R21" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"I5" ((("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M34" ((("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I27" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M18" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R17" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"nand2_1" ((("GATES_HD" "nand2" "schematic" "schematic") ("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch")))
"M26" ((("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R14" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"MN2" ((("PRIMLIB" "ne" "spectre" "spectre") ("GATES_HD" "nand2" "schematic" "schematic")))
"R35" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"MN1" ((("PRIMLIB" "ne" "spectre" "spectre") ("GATES_HD" "nand2" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("GATES_3V" "invrv3" "schematic" "schematic")))
"M47" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I1" ((("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"R2" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M17" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I17" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R34" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"ne" ((("PRIMLIB" "ne" "spectre" "spectre") ("GATES_HD" "invr" "schematic" "schematic")))
"R5" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M45" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M5" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M12" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M29" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R25" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M30" ((("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R28" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M15" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I35" ((("analogLib" "idc" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R29" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M32" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M20" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M27" ((("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I34" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R12" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"R3" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M1" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"R15" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M21" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I7" ((("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M52" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R16" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"R13" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"R6" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"I10" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"V12" ((("analogLib" "vpwl" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I45" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M10" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I3" ((("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R9" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"R19" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M22" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"invr_1" ((("GATES_HD" "invr" "schematic" "schematic") ("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch")) (("GATES_3V" "invrv3" "schematic" "schematic") ("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch")))
"I47" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R36" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M33" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R18" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M31" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R11" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"I30" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R30" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M36" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R27" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M13" ((("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"I9" ((("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M41" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"MP2" ((("PRIMLIB" "pe" "spectre" "spectre") ("GATES_HD" "nand2" "schematic" "schematic")))
"M19" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M39" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I48" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"V4" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M7" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"pe" ((("PRIMLIB" "pe" "spectre" "spectre") ("GATES_HD" "invr" "schematic" "schematic")))
"V3" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I0" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"M42" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"MP1" ((("PRIMLIB" "pe" "spectre" "spectre") ("GATES_HD" "nand2" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("GATES_3V" "invrv3" "schematic" "schematic")))
"M11" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R31" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"R23" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"I49" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"V1" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R7" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M8" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"R0" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I4" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I2" ((("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"M6" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M24" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M56" ((("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M46" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M14" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R22" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
"M38" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M35" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"M44" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"V0" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I33" ((("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"I46" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_TestBench" "TB_OneChannel_imp" "schematic" "schematic")))
"R24" ((("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "ResistiveDivider" "schematic" "schematic")))
