// Seed: 2721242094
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    output supply1 id_4
);
  wire id_6;
  assign module_1.id_3 = 0;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd31,
    parameter id_3 = 32'd32
) (
    output uwire _id_0,
    output tri1 id_1,
    input wand id_2,
    input tri1 _id_3,
    input supply0 id_4
);
  assign id_1 = id_4;
  tri1 [id_3  &  1 : 1] id_6 = -1;
  logic [-1 : id_0] id_7;
  wand id_8 = 1;
  uwire id_9 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_4,
      id_1
  );
endmodule
