Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 08:48:41 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_116_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 Delay1No31_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.849ns (24.495%)  route 2.617ns (75.505%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.465ns (routing 1.219ns, distribution 1.246ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.109ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y9 (CLOCK_ROOT)    net (fo=83354, routed)       2.465     3.500    Delay1No31_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X144Y503       FDCE                                         r  Delay1No31_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y503       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.579 r  Delay1No31_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.712     4.291    Delay1No30_instance/Y_reg[33]_0[2]
    SLICE_X143Y557       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.415 r  Delay1No30_instance/geqOp_carry_i_15__5/O
                         net (fo=1, routed)           0.009     4.424    Sum10_8_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X143Y557       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.610 r  Sum10_8_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.636    Sum10_8_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X143Y558       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.651 r  Sum10_8_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.677    Sum10_8_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y559       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.729 r  Sum10_8_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.390     5.119    Delay1No30_instance/CO[0]
    SLICE_X142Y567       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.158 r  Delay1No30_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.240     5.398    Delay1No30_instance/Sum10_8_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X144Y566       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     5.488 r  Delay1No30_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.180     5.668    Delay1No30_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X144Y565       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.703 r  Delay1No30_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.404     6.107    Delay1No31_instance/shiftVal__5[0]
    SLICE_X143Y556       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     6.157 r  Delay1No31_instance/shiftedFracY_d1[8]_i_3__5/O
                         net (fo=4, routed)           0.269     6.426    Delay1No31_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X142Y559       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     6.516 r  Delay1No31_instance/shiftedFracY_d1[8]_i_1__5/O
                         net (fo=2, routed)           0.312     6.828    Delay1No30_instance/Y_reg[26]_0[2]
    SLICE_X147Y561       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     6.917 r  Delay1No30_instance/shiftedFracY_d1[24]_i_1__5/O
                         net (fo=1, routed)           0.049     6.966    Sum10_8_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X147Y561       FDRE                                         r  Sum10_8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y9 (CLOCK_ROOT)    net (fo=83354, routed)       2.136     6.877    Sum10_8_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->2]   
    SLICE_X147Y561       FDRE                                         r  Sum10_8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.408     7.285    
                         clock uncertainty           -0.035     7.250    
    SLICE_X147Y561       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.275    Sum10_8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.275    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  0.309    




