<html>
<head>
<title>Welcome to MARS Lab aka Microprocessor Architecture Research Secretsauce</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#7c51a1>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/4_03.gif'></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/MARS/img/4_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>
				<tr>
					<td>
						<table width=100% cellpadding=0 cellspacing=0>
							<tr>
								<td align=left>
									<img src='/MARS/img/4_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/MARS/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>

				</tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/w_bg.gif' width=1px height=3px><br>
						<img src='/MARS/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars4_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/MARS/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars4_>[ <a href='/MARS/mars.html'>MARS</a> | <a href='/MARS/people.html'>People</a> | <a href='/MARS/research.html'>Research</a> | Publications | <a href='/MARS/software.html'>Software</a> | <a href='/MARS/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>
				<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></td></tr>
				<tr>
					<td align=center>
						<table width=740px class=mars4_ cellspacing=0 cellpadding=0>
							<tr height=20px>
								<td width=10px></td>
								<td width=144px align=center background="/MARS/img/pub_tab_front.gif">
<a href='/MARS/publications/all_all.html'><b>All Papers</b></a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/all_journal.html'>Journal Articles</a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/all_conference.html'>Conference Papers</a>
								</td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/all_workshop+poster.html'>Workshop and Poster</a>
								</td>
                                                                <td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/all_bookchapters.html'>Book Chapters</a>
                                                                </td>
								<td width=144px align=center background="/MARS/img/pub_tab_back.gif">
<a href='/MARS/publications/all_thesis.html'>Theses</a>
								</td>
								<td width=10px></td>
							</tr>
						</table>
						<table width=740px class=mars4_ cellspacing=0 cellpadding=0 style="border: 1px solid #e5dcec;">

							<!--
					</td>
				</tr>
				<tr>
					<td align=center>
						-->
							<tr>
								<td colspan=5 align=center>
									<table width=700px cellspacing=1 cellpadding=1>
										<tr>
											<td align=left>
			<img src='/MARS/img/w_bg.gif' width=1px height=30px><br>
			<span class=mars4_>
			<a href='/MARS/publications/all_all.html'><b>All Technical Papers (by date)</b></a><br>
			<a href='/MARS/publications/ml_all.html'>Systems for Machine Learning</a><br>
			<a href='/MARS/publications/sustainability_all.html'>Sustainability</a><br>
			<a href='/MARS/publications/uarch_all.html'>Conventional Processor Architecture and Compilers, Performance Modeling</a><br>
			<a href='/MARS/publications/secure_all.html'>Secure, Dependable and Autonomic Computing, DRM</a><br>
			<a href='/MARS/publications/embed_all.html'>Embedded Computing</a><br>
			<a href='/MARS/publications/lpower_all.html'>Low-Power Techniques</a><br>
			<a href='/MARS/publications/fpga_all.html'>FPGA Techniques</a><br>
			<a href='/MARS/publications/soc_all.html'>3D ICs, SoC, Physical Design and EDA Tools</a><br>
			<a href='/MARS/publications/parallel_all.html'>Multicore, Parallel Architecture and Systems</a><br>
			<a href='/MARS/publications/gfx_all.html'>Support for 3D Graphics</a>
			</span>
											</td>
										</tr>
<!--
							<tr>
								<td align=center>
									<img src='/MARS/img/4_bg.gif' width=700px height=1px>
								</td>
							</tr>
-->
							<!--<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></tr></td>-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>All Refereed Papers<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2023</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Mariam Elgamal, Gage Hills, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, Carole-Jean Wu. "<b>ACT: Designing Sustainable Computer Systems With An Architectural Carbon Modeling Tool</b>." In <i>IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences 2022</i>, To appear, 2023.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://conf.researchr.org/home/tinyml-symp-2023' target=_blank>TinyML-23</a></span></td><td align='justify'><span class=mars4_>Vivek Parmer, Syed Shakib Sarwar, Ziyun Li, Hsien-Hsin S. Lee, Barbara De Salvo, Manan Suri. "<b>Memory-Oriented Design Space Exploration of Edge-AI Hardware for XR Applications</b>." To appear in <i>tinyML Research Symposium</i>, 2023.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://iclr.cc/Conferences/2023' target=_blank>ICLR-2023</a></span></td><td align='justify'><span class=mars4_>Jiaxun Cui, Xiaomeng Yang, Mulong Luo, Geunbae Lee, Peter Stone, Hsien-Hsin S. Lee, Benjamin Lee, G. Edward Suh, Wenjie Xiong, Yuandong Tian. "<b>MACTA: A Multi-agent Reinforcement Learning Approach for Cache Timing Attacks and Detection</b>." To appear in <i>the 11th International Conference on Learning Representations</i>, Kigali, Rwanda, May, 2023.<br>[<a href='/MARS/pub/iclr2023.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2023/' target=_blank>HPCA-29</a></span></td><td align='justify'><span class=mars4_>Mulong Luo, Wenjie Xiong, Geunbae Lee, Yueying Li, Xiaomeng Yang, Amy Zhang, Yuandong Tian, Hsien-Hsin S. Lee, G. Edward Suh. "<b>AutoCAT: Reinforcement Learning for Automated Exploration of Cache Timing-Channel Attacks</b>." To appear in <i>Proceedings of the 29th IEEE International Symposium on High-Performance Computer Architecture</i>, Montreal, QC, Canada, Feb, 2023.<br>[<a href='/MARS/pub/hpca2023.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2022</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2013/2013_phd_forum.html' target=_blank>NeurIPS-TSRML</a></span></td><td align='justify'><span class=mars4_>Hanieh Hashemi, Wenjie Xiong, Liu Ke, Kiwan Maeng, Murali Annavaram, G. Edward Suh, and Hsien-Hsin S. Lee. "<b>Private Data Leakage via Exploiting Access Patterns of Sparse Features in Deep Learning-based Recommendation Systems</b>." In <i>the 2022 Trust and Socially Responsible Machine Learning co-located with NeurIPS</i>, 2022.<br>[<a href='/MARS/pub/neurips22.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://mlsys.org/' target=_blank>MLSys-2022</a></span></td><td align='justify'><span class=mars4_>Carole-Jean Wu, Ramya Raghavendra, Udit Gupta, Bilge Acun, Newsha Ardalani, Kiwan Maeng, Gloria Chang, Fiona Aga Behram, James Huang, Charles Bai, Michael Gschwind, Anurag Gupta, Myle Ott, Anastasia Melnikov, Salvatore Candido, David Brooks, Geeta Chauhan, Benjamin Lee, Hsien-Hsin S. Lee, Bugra Akyildiz, Max Balandat, Joe Spisak, Ravi Jain, Mike Rabbat, Kim Hazelwood. "<b>Sustainable AI: Environmental Implications, Challenges and Opportunities</b>." In Proceedings of <i>the 5th Conference on Machine Learning and Systems</i>, Santa Clara, CA, August, 2022.<br>[<a href='/MARS/pub/mlsys2022.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://iscaconf.org/isca2022/' target=_blank>ISCA-49</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Mariam Elgamal, Gage Hills, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, Carole-Jean Wu. "<b>ACT: Designing Sustainable Computer Systems with an Architectural Carbon Modeling Tool</b>." In Proceedings of <i>the 49th ACM/IEEE International Symposium on Computer Architecture</i>, New York City, New York, pp.784-799, June, 2022.<br>[<a href='/MARS/pub/isca2022.pdf'>pdf</a>] [<a href='/MARS/present/isca2022.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://ispass.org/ispass2022/' target=_blank>ISPASS-2022</a></span></td><td align='justify'><span class=mars4_>Yongqin Wang, Edward Suh, Wenjie Xiong, Benjamin Lefaudeux, Brian Knott, Murali Annavaram, Hsien-Hsin S. Lee. "<b>Characterization of MPC-based Private Inferences for Transformer-based Models</b>." In Proceedings of <i>the 2022 ACM/IEEE International Symposium on Performance Analysis of Systems and Software</i>, Singapore, pp.187-197, May, 2022.<br>[<a href='/MARS/pub/ispass2022.pdf'>pdf</a>] [<a href='/MARS/present/ispass2022.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Young Geun Kim, Sylvia Lee, Jordan Tse, Hsien-Hsin S. Lee, Gu-Yeon Wei, David Brooks, Carole-Jean Wu. "<b>Chasing Carbon: The Elusive Environmental Footprint of Computing</b>." In <i>IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences 2021</i>, May/June, Vol.42, Issue 4, pp.37-47, 2022.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2022/' target=_blank>HPCA-28</a></span></td><td align='justify'><span class=mars4_>Wenjie Xiong, Liu Ke, Dimitrije Jankov, Michael Kounavis, Xiaochen Wang, Eric Northup, Jie Amy Yang, Bilge Acun, Carole-Jean Wu, Ping Tak Peter Tang, G. Edward Suh, Xuan Zhang, and Hsien-Hsin S. Lee.. "<b>SecNDP: Secure Near-Data Processing with Untrusted Memory</b>." In Proceedings of <i>the 28th IEEE International Symposium on High Performance Computer Architecture</i>, Seoul, South Korea, pp.244-258, April, 2022.<br>[<a href='/MARS/pub/hpca2022-1.pdf'>pdf</a>] [<a href='/MARS/present/hpca2022-1.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2022/' target=_blank>HPCA-28</a></span></td><td align='justify'><span class=mars4_>Liu Ke, Udit Gupta, Mark Hempstead, Carole-Jean Wu, Hsien-Hsin S. Lee, and Xuan Zhang. "<b>Hercules: Heterogeneity-aware Inference Serving for At-scale Personalized Recommendation</b>." In Proceedings of <i>the 28th IEEE International Symposium on High Performance Computer Architecture</i>, Seoul, South Korea, pp.141-154, April, 2022.<br>[<a href='/MARS/pub/hpca2022-2.pdf'>pdf</a>] [<a href='/MARS/present/hpca2022-2.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://ieeexplore.ieee.org/abstract/document/9489313' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Liu Ke, Xuan Zhang, Jinin So, Jong-Geon Lee, Shin-Haeng Kang, Sukhan Lee, Songyi Han, YeonGon Cho, JIN Hyun Kim, Yongsuk Kwon, KyungSoo Kim, Jin Jung, Ilkwon Yun, Sung Joo Park, Hyunsun Park, Joonho Song, Jeonghyeon Cho, Kyomin Sohn, Nam Sung Kim, and Hsien-Hsin S. Lee. "<b>Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM</b>." In <i>IEEE MICRO Special Issue on Processing in Memory</i>, January/February, Vol.42, Issue 1, pp.116-127, 2022.<br>[<a href='/MARS/pub/ieee_micro_si_pim2022.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2021</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://www.microarch.org/micro54/' target=_blank>MICRO-54</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Samuel Hsia, Jeff Zhang, Mark Wilkening, Javin Pombra, Hsien-Hsin S. Lee, Gu-Yeon Wei, Carole-Jean Wu, and David Brooks. "<b>RecPipe: Co-Designing Models and Hardware to Jointly Optimize Recommendation Quality and Performance</b>." In Proceedings of <i>the IEEE International Symposium on Microarchitecture</i>, Athens, Greece, pp.870-884, October, 2021.<br>[<a href='/MARS/pub/micro2021.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2021/' target=_blank>HPCA-27</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Young Geun Kim, Sylvia Lee, Jordan Tse, Hsien-Hsin S. Lee, Gu-Yeon Wei, David Brooks, Carole-Jean Wu. "<b>Chasing Carbon: The Elusive Environmental Footprint of Computing</b>." In Proceedings of <i>the IEEE International Symposium on High-Performance Computer Architecture</i>, Seoul, South Korea, pp.854-867, February, 2021.<br>[<a href='/MARS/pub/hpca2021-carbon.pdf'>pdf</a>] [<a href='/MARS/present/hpca2021-carbon.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://hpca-conf.org/2021/' target=_blank>HPCA-27</a></span></td><td align='justify'><span class=mars4_>Brandon Reagen, Woo-Seok Choi, Yeongil Ko, Vincent T. Lee, Hsien-Hsin S. Lee, Gu-Yeon Wei, David Brooks. "<b>Cheetah: Optimizing and Accelerating Homomorphic Encryption for Private Inference</b>." In Proceedings of <i>the IEEE International Symposium on High-Performance Computer Architecture</i>, Seoul, South Korea, pp.26-39, February, 2021.<br>[<a href='/MARS/pub/hpca2021-cheetah.pdf'>pdf</a>] [<a href='/MARS/present/hpca2021-cheetah.pps'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2020</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://iscaconf.org/isca2020/' target=_blank>ISCA-47</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Samuel Hsia, Vikram Saraph, Xiaodong Wang, Brandon Reagen, Gu-Yeon Wei, Hsien-Hsin S. Lee, David Brooks, and Carole-Jean Wu. "<b>DeepRecSys: A System for Optimizing End-to-End At-Scale Neural Recommendation Inference</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Computer Architecture</i>, Valencia, Spain, pp.982-995, June, 2020.<br>[<a href='/MARS/pub/isca2020-2.pdf'>pdf</a>] [<a href='/MARS/present/isca2020-2.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://iscaconf.org/isca2020/' target=_blank>ISCA-47</a></span></td><td align='justify'><span class=mars4_>Liu Ke, Udit Gupta, Benjamin Y. Cho, David Brooks, Vikas Chandra, Utku Diril, Amin Firoozshahian, Kim Hazelwood, Bill Jia, Hsien-Hsin S. Lee, Meng Li, Bert Maher, Dheevatsa Mudigere, Maxim Naumov, Martin Schatz, Mikhail Smelyanskiy, Xiaodong Wang, Brandon Reagen, Carole-Jean Wu, Mark Hempstead, and Xuan Zhang. "<b>RecNMP: Accelerating Personalized Recommendation with Near-Memory Processing</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Computer Architecture</i>, Valencia, Spain, pp.790-803, June, 2020.<br>[<a href='/MARS/pub/isca2020-1.pdf'>pdf</a>] [<a href='/MARS/present/isca2020-1.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://www.hpca-conf.org/2020/' target=_blank>HPCA-26</a></span></td><td align='justify'><span class=mars4_>Udit Gupta, Carole-Jean Wu, Xiaodong Wang, Maxim Naumov, Brandon Reagen, David Brooks, Bradford Cottel, Kim Hazelwood, Mark Hempstead, Bill Jia, Hsien-Hsin S. Lee, Andrey Malevich, Dheevatsa Mudigere, Mikhail Smelyanskiy, Liang Xiong, Xuan Zhang. "<b>The Architectural Implications of Facebook's DNN-based Personalized Recommendation</b>." In Proceedings of <i>the IEEE International Symposium on High-Performance Computer Architecture</i>, San Diego, CA, pp.488-501, February, 2020.<br>[<a href='/MARS/pub/hpca2020.pdf'>pdf</a>] [<a href='/MARS/present/hpca2020.pdf'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2017</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE-2017</span></td><td align='justify'><span class=mars4_>Tianjian Li, Yan Han, Xiaoyao Liang, Hsien-Hsin S. Lee, and Li Jiang. "<b>Fault Clustering Technique for 3D Memory BISR</b>." In Proceedings of <i>the 2017 Design, Autoation and Test in Europe Conference and Exhibition (DATE)</i>, Lausanne, Switzerland, March, 2017.<br>[<a href='/MARS/pub/date17.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2015</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://ieeexplore.ieee.org/document/6616546' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS 3D Massively Parallel Processor with Stacked Memory</b>." In <i>IEEE Transactions on Computers</i>, Vol. 64, No.1, pp.112-125, January, 2015.<br>[<a href='/MARS/pub/tc15.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2014</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro47/' target=_blank>MICRO-47</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Joo Hwan Lee, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>GPUMech: GPU Performance Modeling Technique based on Interval Analysis</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Microarchitecture</i>, pp.268-279, Cambridge, UK, December, 2014.<br>[<a href='/MARS/pub/micro14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/2014socc/home/' target=_blank>SoCC-14</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>ATAC: Ambient Temperature-Aware Capping for Power Efficient Datacenters</b>." In Proceedings of <i>the ACM Symposium on Cloud Computing, pp.17:1-17:14</i>, Seattle, WA, November, 2014.<br>[<a href='/MARS/pub/socc14.pdf'>pdf</a>] [<a href='/MARS/present/socc14.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2014/' target=_blank>IPDPS</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Lifeng Nai, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels</b>." In <i>the 28th International Symposium on Parallel & Distributed Processing Symposium</i>, Phoenix, AZ, 2014.<br>[<a href='/MARS/pub/ipdps14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computingfrontiers.org/2014/' target=_blank>CF-14</a></span></td><td align='justify'><span class=mars4_>Lifeng Nai, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "<b>Cache-Conscious Graph Collaborative Filtering on Multi-socket Multicore Systems</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, Cagliari, Italy, May, 2014.<br>[<a href='/MARS/pub/cf14.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2013</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2013/2013_phd_forum.html' target=_blank>IPDPSW</a></span></td><td align='justify'><span class=mars4_>Lifeng Nai and Hsien-Hsin S. Lee. "<b>Reducing False Transactional Conflicts With Speculative Sub-blocking State - An Empirical Study for ASF Transactional Memory System</b>." In <i>the 27th International Symposium on Parallel & Distributed Processing Workshops and PhD Forum</i>, Boston, MA, May, 2013.<br>[<a href='/MARS/pub/ipdpsw13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2013.eew.technion.ac.il/' target=_blank>ISCA-40</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Sungkap Yeo, and Hsien-Hsin S. Lee. "<b>Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory System</b>." In Proceedings of <i>the 40th International Symposium on Computer Architecture, pp.440-451</i>, Tel-Aviv, Israel, June, 2013.<br>[<a href='/MARS/pub/isca40.pdf'>pdf</a>] [<a href='/MARS/present/isca40.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>J. Supercomput</span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Dong Oh Son, Seung Gu Kang, Jong Myon Kim, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>An Efficient Scheduling Scheme Using Estimated Execution Time for Heterogeneous Computing Systems</b>." In <i>Jounral of Supercomputing, Vol.65, Issue 2, pp.886-902</i>, 2013..<br>[<a href='/MARS/pub/jsupercomputing13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TVLSI</span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV</b>." In <i>IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No.1, pp.1-13</i>, January, 2013.<br>[<a href='/MARS/pub/tvlsi13.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2012</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://2012.cloudcom.org/' target=_blank>CloudCom</a></span></td><td align='justify'><span class=mars4_>Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>Migration Energy-Aware Workload Consolidation in Enterprise Clouds</b>." In Proceedings of <i>the IEEE International Conference on Cloud Computing Technology and Science, pp.405-410</i>, December, 2012.<br>[<a href='/MARS/pub/cloudcom12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE Computer</span></td><td align='justify'><span class=mars4_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>SimWare: A Holistic Warehouse-scale Computer Simulator</b>." In <i>IEEE Computer, Volume 45, Number 9, pp.48-55</i>, September, 2012.<br>[<a href='/MARS/pub/computer12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/MARS/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/wddd12/' target=_blank>WDDD</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Can Multi-Level Cell PCM Be Reliable and Usable? Analyzing the Impact of Resistance Drift</b>." In <i>the 10th Annual Workshop on Duplicating, Deconstructing and Debunking in conjunction with the 39th International Symposium on Computer Architecture</i>, Portland, OR, June, 2012.<br>[<a href='/MARS/pub/wddd12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.amazon.com/Energy-Efficient-Thermal-Management-Centers/dp/1441971238/ref=sr_1_1?ie=UTF8&qid=1332815214&sr=8-1' target=_blank>Data Centers</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>Peeling the Power Onion of Data Centers</b>." Chapter 3 in Energy Efficient Thermal Management of Data Centers, pp.137-168, Yogendra Joshi and Pramod Kumar (Editors), Springer, 2012.<br>[<a href='/MARS/pub/dcenterbook.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>3D-MAPS: 3D Massively Parallel Processor with Stacked Memory</b>." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/MARS/pub/isscc12.pdf'>pdf</a>] [<a href='/MARS/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.jp' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Xiaodong Wang, Dilip Vasudevan, and Hsien-Hsin S. Lee. "<b>Global Built-In Self-Repair for 3-D Memories with Redundancy Sharing and Parallel Testing</b>." In Proceedings of <i>the IEEE International 3D System Integration Conference</i>, Osaka, Japan, 2012.<br>[<a href='/MARS/pub/3dic12.pdf'>pdf</a>] [<a href='/MARS/present/3dic12.pptx'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2011</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ancsconf.org' target=_blank>ANCS</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Matteo Monchiero, Yoshio Turner, and Hsien-Hsin S. Lee. "<b>Ally: OS-Transparent Packet Inspection Using Sequestered Cores</b>." In Proceedings of <i>the ACM/IEEE Symposium on Architectures for Networking and Communications Systems, pp.1-11</i>, Brooklyn, NY, October, 2011. (<font color=red>Best Paper Award of ANCS 2011</font>)<br>[<a href='/MARS/pub/ancs11.pdf'>pdf</a>] [<a href='/MARS/present/ancs11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccd-conf.com/' target=_blank>ICCD</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores</b>." In Proceedings of <i>the XXIX IEEE International Conference on Computer Design, pp.90-95</i>, University of Massachusetts, Amherst, USA, October, 2011.<br>[<a href='/MARS/pub/iccd11.pdf'>pdf</a>] [<a href='/MARS/present/iccd11.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature</b>." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/MARS/pub/icpp11.pdf'>pdf</a>] [<a href='/MARS/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/MARS/pub/mwscas11.pdf'>pdf</a>] [<a href='/MARS/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://dl.acm.org/citation.cfm?id=2003706' target=_blank>ACM TODAES</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation</b>." ACM Transactions on Design Automation of Electronic Systems, Vol.16, Issue 4, October, 2011.<br>[<a href='/MARS/pub/todaes11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE Computer</span></td><td align='justify'><span class=mars4_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>Using Mathematical Modeling in Provisioning a Heterogeneous Cloud Computing Environment</b>." In <i>IEEE Computer, Volume 44, Number 8, pp.55-62</i>, August, 2011.<br>[<a href='/MARS/pub/computer11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 30, Issue 5, pp.732-745, 2011.<br>[<a href='/MARS/pub/tcad11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.elsevierdirect.com/samplechapters/9780123849885/Section_10.pdf' target=_blank>GPU Computing GEMS</a></span></td><td align='justify'><span class=mars4_>Abderrahim Benquassmi, Eric Fontaine, and Hsien-Hsin S. Lee. "<b>Parallelization of Katsevich CT Image Reconstruction Algorithm on Generic Multi-Core Processors and GPGPU</b>." In <i>GPU Computing GEMS, Section 10 Medical Imaging, Chapter 41, Wen-Mei Hwu (editor in chief), pp.658-577</i>, Morgan Kaufmann Publishers, 2011.<br>[<a href='/MARS/pub/gpugems.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://http://www.jilp.org/vol13/index.html' target=_blank>JILP</a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Data Prefetching by Exploiting Global and Local Access Patterns</b>." In <i>the Journal of Instruction-Level Parallelism</i>, Volume 13, 2011, ISSN 1942-9525.<br>[<a href='/MARS/pub/jilp11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Protect Phase-Change Memory against Malicious Wear-out</b>." In <i>IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences of 2010</i>, pp.119-127, January/February, 2011.<br>[<a href='/MARS/pub/top_picks_2011.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2010</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro43/' target=_blank>MICRO-43</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. "<b>SAFER: Stuck-At-Fault Error Recovery for Memories</b>." In Proceedings of <i>the 43th ACM/IEEE International Symposium on Microarchitecture</i>, pp.115-124, Atlanta, Georgia, December, 2010.<br>[<a href='/MARS/pub/micro43.pdf'>pdf</a>] [<a href='/MARS/present/micro43.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://3dtest.tttc-events.org/' target=_blank>3D-TEST</a></span></td><td align='justify'><span class=mars4_>Dean Lewis, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "<b>Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor</b>." In <i>the first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)</i>, Austin, Texas, November, 2010.<br>[<a href='/MARS/pub/3dtest10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory</b>." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/MARS/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2010.inria.fr/' target=_blank>ISCA-37</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping</b>." In Proceedings of <i>the 37th International Symposium on Computer Architecture</i>, pp.383-394, Saint-Malo, France, June, 2010. (<font color=red>One of the 11 papers selected as IEEE MICRO's Top Picks from the Computer Architecture Conferences of 2010</font>)<br>[<a href='/MARS/pub/isca37.pdf'>pdf</a>] [<a href='/MARS/present/isca37.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://taco.acm.org/' target=_blank>ACM TACO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. "<b>Chameleon: Virtualizing Idle Acceleration Cores of A Heterogeneous Multi-Core Processor for Caching and Prefetching</b>." In <i>ACM Transactions on Architecture and Code Optimization</i>, Vol. 7, No. 1, pp.3:1-3:35, April, 2010.<br>[<a href='/MARS/pub/taco10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.elsevier.com/wps/find/journaldescription.cws_home/622895/description#description' target=_blank>JPDC</a></span></td><td align='justify'><span class=mars4_>Jun Yang, Lan Gao, Youtao Zhang, Marek Chrobak, and Hsien-Hsin S. Lee. "<b>A Low-Cost Memory Remapping Scheme for Address Bus Protection</b>." In <i>Journal of Parallel and Distributed Computing, Elsevier</i>, Vol. 70, Issue 5, pp.443-457, 2010.<br>[<a href='/MARS/pub/jpdc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/MARS/pub/asplos15.pdf'>pdf</a>] [<a href='/MARS/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b>." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/MARS/pub/hpca16.pdf'>pdf</a>] [<a href='/MARS/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2009</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs</b>." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/MARS/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Architectural Evaluation of 3D Stacked RRAM Caches</b>." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/MARS/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/portal/site/design/menuitem.a322795383cd6e4ab8c0ae108bcd45f3/index.jsp?&pName=design_level1&path=design/content&file=dtcfpsepoct09.xml&xsl=article.xsl&' target=_blank>IEEE D&T</a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Krishnendu Chakrabarty. "<b>Test Challenges for 3D Integrated Circuits</b>." In <i>IEEE Design & Test of Computers, Special Issue on 3D IC Design and Test</i>, Vol.26, Issue 5, pg. 26-35, Sept/Oct, 2009.<br>[<a href='/MARS/pub/ieeedt-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.islped.org' target=_blank>ISLPED</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Simon Ford, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b>." In <i>International Symposium on Low Power Electronics and Design</i>, pp.165-170, San Francisco, CA, August, 2009. (<font color=red>Selected as one of seven papers of the conference highlight for publicity and press.</font>)<br>[<a href='/MARS/pub/islped09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Testing Circuit-Partitioned 3D IC Designs</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/MARS/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/MARS/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "<b>High Performance Non-blocking Switch Design in 3D Die-Stacking Technology</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/MARS/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/MARS/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sigops.org/osr.html' target=_blank>ACM OSR</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>PROPHET: Goal-Oriented Provisioning for Highly Tunable Multicore Processors in Cloud Computing</b>." In <i>ACM SIGOPS Operating Systems Review special issue on the Interaction among the OS, Compilers, and Multicore Processors</i>, Vol. 43, No. 2, pp.102-103, April, 2009.<br>[<a href='/MARS/pub/osr09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/node/552' target=_blank>3D Integration</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Test Strategies for 3D Die Stacked Integrated Circuits</b>." In <i>Workshop on 3D Integration --- Technology, Architecture, Design, Automation, and Test in conjunction with Design, Automation and Test in Europe (DATE-09)</i>, Nice, France, April, 2009.<br>[<a href='/MARS/pub/date3d09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.jilp.org/dpc' target=_blank>DPC </a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Data Prefetching Mechanism by Exploiting Global and Local Access Patterns</b>." In <i>The Journal of Instruction-Level Parallelism Data Prefetching Championship (DPC-1)</i>, Raleigh, NC, February, 2009.<br> [<a href='/MARS/present/dpc09.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/MARS/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2008</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/computer' target=_blank>IEEE Computer</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era</b>." In <i>IEEE Computer</i>, Vol. 41, No. 12, pp.24-31, December, 2008.<br>[<a href='/MARS/pub/ieee-computer08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro41/' target=_blank>MICRO-41</a></span></td><td align='justify'><span class=mars4_>Vikas R. Vasisht and Hsien-Hsin S. Lee. "<b>SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." In Proceedings of <i>the 41st ACM/IEEE International Symposium on Microarchitecture</i>, pp.106-116, Lake Como, Italy, November, 2008.<br>[<a href='/MARS/pub/micro41.pdf'>pdf</a>] [<a href='/MARS/present/micro41.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ees.elsevier.com/jsa/' target=_blank>JSA</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In <i>Journal of Systems Architecture</i>, 54, pp.1089-1100, 2008.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-Integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, Vol. 28, No. 4, pp.28-40, July/August, 2008.<br>[<a href='/MARS/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://samos.et.tudelft.nl/samos_viii/' target=_blank>SAMOS VIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee. "<b>Improving TLB Energy for Java Applications on JVM</b>." In Proceedings of <i>the IEEE International Symposium on Systems, Architectures, Modeling and Simulation</i>, pp.218-223, Samos, Greece, July, 2008.<br>[<a href='/MARS/pub/samos08.pdf'>pdf</a>] [<a href='/MARS/present/samos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.graphicshardware.org/' target=_blank>GH-08</a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Total Recall: A Debugging Framework for GPUs</b>." In Proceedings of <i>the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware</i>, pp.13-20, Sarajevo, Bosnia-Herzegovina, June, 2008.<br>[<a href='/MARS/pub/gh08.pdf'>pdf</a>] [<a href='/MARS/present/gh08.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cercs.gatech.edu/mmcs08/' target=_blank>MMCS08</a></span></td><td align='justify'><span class=mars4_>Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>IdlePower: Application-Aware Management of Processor Idle States</b>." In <i>Workshop on Managed Many-Core Systems co-located with ACM/IEEE International Symposium on High Performance Distributed Computing</i>, Boston, MA, June, 2008.<br>[<a href='/MARS/pub/mmcs08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://cccp.eecs.umich.edu/pespma/' target=_blank>PESPMA08</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Helper Transactions: Enabling Thread-Level Speculation via A Transactional Memory System</b>." In <i>Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures in conjuction with ACM/IEEE International Symposium on Computer Architecture (ISCA-35)</i>, Beijing, China, June, 2008.<br>[<a href='/MARS/pub/pespma08.pdf'>pdf</a>] [<a href='/MARS/present/pespma08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-2.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "<b>Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/MARS/pub/spaa08-1.pdf'>pdf</a>] [<a href='/MARS/present/spaa08-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://research.microsoft.com/asplos08/' target=_blank>ASPLOS XIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Ahmad Sharif, and Hsien-Hsin S. Lee. "<b>Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors</b>." In Proceedings of <i>the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.60-69, Seattle, WA, March, 2008.<br>[<a href='/MARS/pub/asplos08.pdf'>pdf</a>] [<a href='/MARS/present/asplos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.ucsd.edu/users/swanson/WACI-VI/' target=_blank>WACI-VI</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Bicephaly: Maximizing Bandwidth by Duplexing Power and Data</b>." In <i>Workshop on Wild and Crazy Ideas in conjunction with International Conference on Architectural Support for Programming Languages and Operating Systems</i>, Seattle, WA, February, 2008.<br>[<a href='/MARS/pub/waci08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design</b>." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/MARS/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2007</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/MARS/pub/micro40.pdf'>pdf</a>] [<a href='/MARS/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Optimizing Katsevich Image Reconstruction Algorithm on Multicore Processors</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/MARS/pub/icpads07-2.pdf'>pdf</a>] [<a href='/MARS/present/icpads07-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/MARS/pub/icpads07-1.pdf'>pdf</a>] [<a href='/MARS/present/icpads07-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.itctestweek.org/' target=_blank>ITC-07</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors</b>." In Proceedings of <i>the International Test Conference</i>, Santa Clara, CA, October, 2007.<br>[<a href='/MARS/pub/itc07.pdf'>pdf</a>] [<a href='/MARS/present/itc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csl.cse.psu.edu/iiswc2007/index.htm' target=_blank>IISWC-07</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Hsien-Hsin S. Lee, Han Lee and Kingsum Chow. "<b>Hierarchical Means: Single Number Benchmarking with Workload Cluster Analysis</b>." In Proceedings of <i>the 2007 IEEE International Symposium on Workload Characterization</i>, pp.204-213, Boston, MA, September, 2007.<br>[<a href='/MARS/pub/iiswc07.pdf'>pdf</a>] [<a href='/MARS/present/iiswc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ll.mit.edu/HPEC/2007/index.html' target=_blank>HPEC-07 </a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A Parallel-On-Die Architecture</b>." In <i>the 11th Annual Workshop on High Performance Embedded Computing</i>, Lexington, Massachusetts, September, 2007. (<font color=red>One of four finalists for the Best Paper Award.</font>)<br>[<a href='/MARS/pub/hpec07.pdf'>pdf</a>] [<a href='/MARS/present/hpec07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/MARS/pub/fpl07.pdf'>pdf</a>] [<a href='/MARS/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://computingfrontiers.org/' target=_blank>CF-07</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Accelerating Memory Decryption and Authentication with Frequent Value Prediction</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, pp.35-46, Ischia, Italy, May, 2007.<br>[<a href='/MARS/pub/cf07.pdf'>pdf</a>] [<a href='/MARS/present/cf07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://conferences.ece.ubc.ca/isfpga2007/' target=_blank>FPGA07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Coherence Traffic Considered Harmful - An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In <i>the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</i>, Monterey, CA, February, 2007.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eecg.toronto.edu/~moshovos/CMPMSI07/' target=_blank>CMPMSI </a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>Analyzing Performance Vulnerability due to Resource Denial-of-Service Attack on Chip Multiprocessors</b>." In <i>Workshop on Chip Multiprocessor Memory Systems and Interconnects in conjunction with the 13th International Conference on High-Performance Computer Architecture</i>, Phoenix, Arizona, February, 2007.<br>[<a href='/MARS/pub/cmpmsi07.pdf'>pdf</a>] [<a href='/MARS/present/cmpmsi07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://moss.csc.ncsu.edu/~mueller/esns07/' target=_blank>ESNS07 </a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Santosh Pande. "<b>Secure Processing On-Chip</b>." In <i>Army Research Office Planning Workshop on Embedded Systems and Network Security</i>, Raleigh, North Carolina, February, 2007.<br>[<a href='/MARS/pub/esns07.pdf'>pdf</a>] [<a href='/MARS/present/esns07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2007/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling</b>." In Proceedings of <i>the 12th Asia and South Pacific Design Automation Conference</i>, pp.786-791, Yokohama, Japan, January, 2007.<br>[<a href='/MARS/pub/asp-dac07.pdf'>pdf</a>] [<a href='/MARS/present/asp-dac07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Multi-Objective Microarchitectural Floorplanning For 2D and 3D ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 26, No. 1, pp.38-52, 2007.<br>[<a href='/MARS/pub/tcad07.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csdl2.computer.org/persagen/DLAbsToc.jsp?resourcePath=/dl/trans/tc/&toc=comp/trans/tc/2007/01/t1toc.xml&DOI=10.1109/TC.2007.17' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>Reducing Cache Pollution via Dynamic Data Prefetch Filtering</b>." In <i>IEEE Transactions on Computers</i>, Vol. 56, No.1, pp.18-31, January, 2007.<br>[<a href='/MARS/pub/toc07.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2006</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/MARS/pub/micro39-1.pdf'>pdf</a>] [<a href='/MARS/present/micro39-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Authentication Control Point and its Implications for Secure Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.103-112, Orlando, Florida, December, 2006.<br>[<a href='/MARS/pub/micro39-2.pdf'>pdf</a>] [<a href='/MARS/present/micro39-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs</b>." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/MARS/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iiswc.org/iiswc2006/' target=_blank>IISWC-06</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Han Lee, Kingsum Chow and Hsien-Hsin S. Lee. "<b>Constructing a Non-Linear Model with Neural Networks For Workload Characterization</b>." In Proceedings of <i>the 2006 IEEE International Symposium on Workload Characterization</i>, pp.150-159, San Jose, California, October, 2006.<br>[<a href='/MARS/pub/iiswc06.pdf'>pdf</a>] [<a href='/MARS/present/iiswc06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Reducing Energy of Virtual Cache Synonym Lookup using Bloom Filters</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.179-189, Seoul, Korea, October, 2006.<br>[<a href='/MARS/pub/cases06-1.pdf'>pdf</a>] [<a href='/MARS/present/cases06-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan Ballapuram, Kiran Puttaswamy, Gabriel H. Loh, and Hsien-Hsin S. Lee. "<b>Entropy-based Low Power Data TLB Design</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.304-311, Seoul, Korea, October, 2006.<br>[<a href='/MARS/pub/cases06-2.pdf'>pdf</a>] [<a href='/MARS/present/cases06-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sciencedirect.com/science?_ob=PublicationURL&_tockey=%23TOC%236908%232006%23999339990%23630193%23FLP%23&_cdi=6908&_pubType=J&view=c&_auth=y&_acct=C000050221&_version=1&_urlVersion=0&_userid=10&md5=7d923e8eb6666c60c0f939ad77a60733' target=_blank>JPDC</a></span></td><td align='justify'><span class=mars4_>Chenghuai Lu, Tao Zhang, Weidong Shi, and Hsien-Hsin S. Lee. "<b>M-TREE: A High Efficiency Security Architecture for Protecting Integrity and Privacy of Software</b>." In <i>Journal of Parallel and Distributed Computing for a special issue on Security in Grid and Distributed Systems</i>, Vol. 66, issue 9, pp.1116-1128, 2006.<br>[<a href='/MARS/pub/jpdc06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.graphicshardware.org/' target=_blank>GH-06</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Richard M. Yoo, and Alexandra Boldyreva. "<b>A Digital Rights Enabled Graphics Processing System</b>." In Proceedings of <i>the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware</i>, pp.17-26, Vienna, Austria, September, 2006.<br>[<a href='/MARS/pub/gh06.pdf'>pdf</a>] [<a href='/MARS/present/gh06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.virginia.edu/~pact2006/' target=_blank>PACT-15</a></span></td><td align='justify'><span class=mars4_>Lan Gao, Jun Yang, Marek Chrobak, Youtao Zhang, San Nguyen, and Hsien-Hsin S. Lee. "<b>A Low-cost Memory Remapping Scheme for Address Bus Protection</b>." In Proceedings of <i>the 15th International Conference on Parallel Architectures and Compilation Techniuqes</i>, pp.74-83, Seattle, WA, September, 2006.<br>[<a href='/MARS/pub/pact06.pdf'>pdf</a>] [<a href='/MARS/present/pact06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ucm.es/BUCM/compludoc/W/10705/03029743_34.htm' target=_blank>Transactions on HiPEAC</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Chenghuai Lu, and Hsien-Hsin S. Lee. "<b>Memory-centric Security Architecture</b>." In <i>Transactions on High-Performance Embedded Architectures and Compilers</i>, Vol. 1, pp.95-115, 2007.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 25, No.7, pp.1289-1300, July, 2006.<br>[<a href='/MARS/pub/tcad2006.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sigda.org/daforum/' target=_blank>SIGDA Ph.D. forum</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh and Hsien-Hsin S. Lee. "<b>Integration of Cache Coherence Protocols for MPSoCs and Coherence Traffic Evaluation using FPGA</b>." In <i>the 9th SIGDA Ph.D. forum in conjunction with the 43rd Design Automation Conference</i>, San Francisco, CA, July, 2006.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.neu.edu/conf/isca2006/' target=_blank>ISCA-33</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Laura Falk, and Mrinmoy Ghosh. "<b>An Integrated Framework for Dependable and Revivable Architecture Using Multicore Processors</b>." In Proceedings of <i>the 33rd International Symposium on Computer Architecture</i>, pp. 102-113, Boston, MA, June, 2006.<br>[<a href='/MARS/pub/isca06.pdf'>pdf</a>] [<a href='/MARS/present/isca06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://arcs06.cs.uni-frankfurt.de/' target=_blank>ARCS-06</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Efficient System-on-Chip Energy Management with a Segmented Bloom Filter</b>." In Proceedings of <i>the 19th International Conference on Architecture of Computing Systems</i>, pp. 283-297,Frankfurt/Main, Germany, March, 2006.<br>[<a href='/MARS/pub/arcs06.pdf'>pdf</a>] [<a href='/MARS/present/arcs06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/' target=_blank>DATE-06</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Microarchitectural Floorplanning Under Performance and Temperature Tradeoff</b>." In Proceedings of <i>the Design, Automation and Test in Europe</i>, pp.1288-1293, Munich, Germany, March, 2006.<br>[<a href='/MARS/pub/date06.pdf'>pdf</a>] [<a href='/MARS/present/date06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/conf/hpca/' target=_blank>HPCA-12</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Joshua B. Fryman, Guofei Gu, Hsien-Hsin S. Lee, Youtao Zhang, and Jun Yang. "<b>InfoShield: A Security Architecture for Protecting Information Usage in Memory</b>." In Proceedings of <i>the 12th International Symposium on High-Performance Computer Architecture</i>, pp.225-234, Austin, TX, February, 2006.<br>[<a href='/MARS/pub/hpca06.pdf'>pdf</a>] [<a href='/MARS/present/hpca06.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2006/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research</b>." In <i>Workshop on Architecture Research using FPGA Platforms in conjunction with International Symposium on High-Performance Computer Architecture</i>, Austin, Texas, February, 2006.<br>[<a href='/MARS/pub/warfp06.pdf'>pdf</a>] [<a href='/MARS/present/warfp06.pps'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2005</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.hipeac.net/conference/' target=_blank>HiPEAC</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Chenghuai Lu, and Hsien-Hsin S. Lee. "<b>Memory-centric Security Architecture</b>." In Proceedings of <i>the 2005 International Conference on High Performance Embedded Architectures and Compilers</i>, pp.153-168, Barcelona, Spain, November, 2005.<br>[<a href='/MARS/pub/hipeac05.pdf'>pdf</a>] [<a href='/MARS/present/hipeac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.prog2005.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In Proceedings of <i>the 2nd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, pp.143-152, Yorktown Heights, NY, September, 2005. (<font color=red>Best Paper Selected by TPC</font>)<br> [<a href='/MARS/present/pac2-05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Hsien-Hsin S. Lee, and Milos Prvulovic. "<b>Synonymous Address Compaction for Energy Reduction in Data TLB</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED-05)</i>, pp. 357-362, San Diego, California, August, 2005.<br>[<a href='/MARS/pub/islped05.pdf'>pdf</a>] [<a href='/MARS/present/islped05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee. "<b>Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs</b>." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/MARS/pub/dac05.pdf'>pdf</a>] [<a href='/MARS/present/dac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.wisc.edu/~isca2005/' target=_blank>ISCA-32</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, Chenghuai Lu, and Alexandra Boldyreva. "<b>High Efficiency Counter Mode Security Architecture via Prediction and Precomputation</b>." In <i>the Proceedings of the 32nd International Symposium on Computer Architecture</i>, pp.14-24,  Madison, Wisconsin, June, 2005.<br>[<a href='/MARS/pub/isca05.pdf'>pdf</a>] [<a href='/MARS/present/isca05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICAC</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Guofei Gu, Mrinmoy Ghosh, Laura Falk, and Trevor N. Mudge. "<b>Intrusion Tolerant and Self-Recoverable Network Service System Using Security Enhanced Chip Multiprocessors</b>." In <i>the Proceedings of the 2nd International Conference on Autonomic Computing</i>, pp.263-273, Seattle, Washington, June, 2005.<br>[<a href='/MARS/pub/icac05.pdf'>pdf</a>] [<a href='/MARS/present/icac05.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CF</span></td><td align='justify'><span class=mars4_>Martin Schulz, Brian S. White, Sally A. McKee, Hsien-Hsin S. Lee, and Jurgen Jeitner. "<b>Owl: Next Generation System Monitoring</b>." In Proceedings of <i>the ACM Computing Frontiers 2005</i>, pp.116-124, Ischia, Italy, May, 2005.<br>[<a href='/MARS/pub/cf05.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISCAS</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Sung Kyu Lim, Chinnakrishnan Ballapuram, and Hsien-Hsin S. Lee. "<b>Wire-driven Microarchitectural Design Space Exploration</b>." In <i>the Proceedings of the 2005 IEEE International Symposium on Circuits and Systems</i>, pp.1867-1870, Kobe, Japan, May, 2005.<br>[<a href='/MARS/pub/iscas05.pdf'>pdf</a>] [<a href='/MARS/present/iscas05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CAN</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Mrinmoy Ghosh. "<b>Towards the Issues in Architectural Support for Protection of Software Execution</b>." In <i>ACM SIGARCH Computer Architecture News</i>, Vol. 33, Issue 1, pp.6-15, March, 2005.<br>[<a href='/MARS/pub/can05.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>Perf. Monitor Design</span></td><td align='justify'><span class=mars4_>Martin Schulz, Brian White, Sally A. McKee, and Hsien-Hsin Lee. "<b>A Vision for Next Generation System Monitoring</b>." In <i>Workshop on Hardware Performance Monitor Design and Functionality in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br> [<a href='/MARS/present/monitor05.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Sally A. McKee, and Martin Schulz. "<b>Evaluating System-wide Monitoring Capsule Design Using Xilinx Virtex-II Pro FPGA</b>." In <i>Workshop on Architecture Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/MARS/pub/warfp05-1.pdf'>pdf</a>] [<a href='/MARS/present/warfp05-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee. "<b>Using an FPGA as a Prototyping Platform for Multi-core Processor Applications</b>." In <i>Workshop on Architectural Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/MARS/pub/warfp05-2.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2004</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2</b>." In <i>IEEE MICRO</i>, pp.70-78,  September/October, 2004.<br>[<a href='/MARS/pub/ieeemicro04-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DRM</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Tao Zhang. "<b>Attacks and Risk Analysis for Hardware Supported Software Copy Protection Systems</b>." In Proceedings of <i>the 4th ACM Workshop on Digital Rights Management</i>, pp. 54- 62, Washington D.C., October, 2004.<br>[<a href='/MARS/pub/drm04.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>WASSA</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Mrinmoy Ghosh. "<b>Towards the Issues in Architectural Support for Protection of Software Execution</b>." In <i>the Workshop on Architectural Support for Security and Anti-Virus in conjunction with the 11th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.1-10, Boston, MA, October, 2004.<br>[<a href='/MARS/pub/wassa04.pdf'>pdf</a>] [<a href='/MARS/present/wassa04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.laria.u-picardie.fr/~cerin/pact/' target=_blank>PACT-13</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, and Chenghuai Lu. "<b>Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems</b>." In Proceedings of <i>the International Conference on Parallel Architecture and Compilation Techniques</i>, pp.123-134, Antibes Juan-les-Pins, France, September, 2004.<br>[<a href='/MARS/pub/pact04.pdf'>pdf</a>] [<a href='/MARS/present/pact04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang, Tao Zhang, Hsien-Hsin S. Lee, and Santosh Pande. "<b>Hardware Assisted Control Flow Obfuscation for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers Architecture Synthesis for Embedded Systems</i>, pp.292-302, Washington D.C., September, 2004. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/MARS/pub/cases04.pdf'>pdf</a>] [<a href='/MARS/present/cases04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>SOCC</span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Weidong Shi, and Hsien-Hsin S. Lee. "<b>CoolPression - A Hybrid Significance Compression Technique for Reducing Energy in Caches</b>." In Proceedings of <i>the IEEE International System-On-Chip Conference</i>, pp. 399-402, Santa Clara, California, September, 2004.<br>[<a href='/MARS/pub/socc04.pdf'>pdf</a>] [<a href='/MARS/present/socc04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ACSAC</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Pinar Korkmaz, and Hsien-Hsin S. Lee. "<b>Choice Predictor for Free</b>." In Proceedings of <i>the 9th Asia-Pacific Computer Systems Architecture Conference</i>, pp. 399-413, Beijing, China, September, 2004.<br>[<a href='/MARS/pub/acsac04.pdf'>pdf</a>] [<a href='/MARS/present/acsac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1</b>." In <i>IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools</i>, pp.33-41, July/August, 2004.<br>[<a href='/MARS/pub/ieeemicro04-1.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/41st/' target=_blank>DAC-41</a></span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In Proceedings of <i>the 41st Design Automation Conference</i>, pp. 634-639, San Diego, California, June, 2004.<br>[<a href='/MARS/pub/dac04.pdf'>pdf</a>] [<a href='/MARS/present/dac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee. "<b>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems</b>." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/MARS/pub/date04.pdf'>pdf</a>] [<a href='/MARS/present/date04.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2003</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICCAD</span></td><td align='justify'><span class=mars4_>Yuvraj S. Dhillon, Abdulkadir U. Diril, Abhijit Chatterjee, and Hsien-Hsin S. Lee. "<b>Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level</b>." In <i>Digest of Technical Papers of the International Conference on Computer-Aided Design</i>, pp.693-700, San Jose, California, November, 2003.<br>[<a href='/MARS/pub/iccad03.pdf'>pdf</a>] [<a href='/MARS/present/iccad03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>A Hardware Based Cache Pollution Filtering Mechanism for Aggressive Prefetches</b>." In Proceedings of <i>the 2003 International Symposium on Parallel Processing</i>, pp.286-293, Kaohsiung, Taiwan, October, 2003.<br>[<a href='/MARS/pub/icpp03.pdf'>pdf</a>] [<a href='/MARS/present/icpp03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Joshua B. Fryman, Chad M. Huneycutt, Hsien-Hsin S. Lee, Kenneth M. Mackenzie, and David E. Schimmel. "<b>Energy Efficient Network Memory for Ubiquitous Devices</b>." In <i>IEEE MICRO special issue on Power Complexity Aware Design</i>, pp.60-70, September/October, 2003.<br>[<a href='/MARS/pub/ieeemicro03.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Chinnakrishnan S. Ballapuram. "<b>Energy Efficient D-TLB and Data Cache using Semantic-Aware Multilateral Partitioning</b>." In Proceedings of <i>the International Symposium on Low Power Electronics and Design</i>, pp. 306-311, Seoul, Korea, August, 2003.<br>[<a href='/MARS/pub/islped03.pdf'>pdf</a>] [<a href='/MARS/present/islped03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>WCED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Joshua B. Fryman, A. Utku Diril, and Yuvraj S. Dhillon. "<b>The Elusive Metric for Low-Power Architecture Research</b>." In <i>the Workshop on Complexity-Effective Design in conjunction with the 30th International Symposium on Computer Architecture</i>, San Diego, California, June, 2003.<br>[<a href='/MARS/pub/wced03.pdf'>pdf</a>] [<a href='/MARS/present/wced03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CGO</span></td><td align='justify'><span class=mars4_>Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, and Hsien-Hsin S. Lee. "<b>Predicate-aware Scheduling: A Technique for Reducing Resource Constraints</b>." In Proceedings of <i>the Annual IEEE/ACM International Symposium on Code Generation and Optimization</i>, pp.169-178, San Francisco, California, 2003.<br>[<a href='/MARS/pub/cgo03.pdf'>pdf</a>] [<a href='/MARS/present/cgo03.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2001</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>JILP</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee,  Gary S. Tyson, and Matthew K. Farrens. "<b>Improving Bandwidth Utilization using Eager Writebacks</b>." In <i>Journal of Instruction-Level Parallelism</i>, Vol. 3, 2001.<br>[<a href='/MARS/pub/jilp01.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>HPCA-07</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, and Gary S. Tyson. "<b>Stack Value File: Custom Microarchitecture for the Stack</b>." In Proceedings of <i>the 7th IEEE International Symposium on High Performance Computer Architecture</i>, pp.5-14, Monterrey, Mexico, January, 2001.<br>[<a href='/MARS/pub/hpca7.pdf'>pdf</a>] [<a href='/MARS/present/hpca7.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2000</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>MICRO-33</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens. "<b>Eager Writeback - a Technique for Improving Bandwidth Utilization</b>." In Proceedings of <i>the 33rd ACM/IEEE International Symposium on Microarchitecture</i>, pp.11-21, Monterey, California, December, 2000. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/MARS/pub/micro33.pdf'>pdf</a>] [<a href='/MARS/present/micro33.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Gary S. Tyson. "<b>Region-based Caching: an Energy Efficient Memory Architecture for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.120-127, San Jose, California, November, 2000.<br>[<a href='/MARS/pub/cases00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISPASS</span></td><td align='justify'><span class=mars4_>Hsien-Hsin Lee, Youfeng Wu, and Gary Tyson. "<b>Quantifying Instruction-Level Parallelism Limits on an EPIC Architecture</b>." In Proceedings of <i>the IEEE International Symposium on Performance Analysis of Systems and Software</i>, pp.21-27, Austin, Texas, April, 2000.<br>[<a href='/MARS/pub/ispass00.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>1999</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ITJ</span></td><td align='justify'><span class=mars4_>Paul Zagacki, Deep Buch, Emile Hsieh, Daniel Melaku, Vladimir Pentkovski, and Hsien-Hsin Lee. "<b>Architecture of a 3D Software Stack for Peak Pentium III Processor Performance</b>." In <i>Intel Technology Journal</i>, Q2, May, 1999.<br>[<a href='/MARS/pub/itj99.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>1994</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Eric Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson. "<b>A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1</b>." In Proceedings of <i>the 1994 International Conference on Parallel Processing</i>, pp.188-192, St. Charles, Illinois, August, 1994.<br>[<a href='/MARS/pub/icpp94.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Theses<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>Ph.D.</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Dean L. Lewis. "<b>Design for Pre-bond Testability in 3D Integrated Circuits</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2012.<br>[<a href='/MARS/pub/lewis.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Nak Hee Seong. "<b>A Reliable, Secure Phase-Change Memory as a Main Memory</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2012.<br>[<a href='/MARS/pub/seong.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo. "<b>Designing Heterogeneous Many-Core Processors to Provide High Performance under Limited Chip Power Budget</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2010.<br>[<a href='/MARS/pub/woo.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh. "<b>Microarchitectual Techniques to Reduce Energy Consumption in the Memory Hierarchy</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2009.<br>[<a href='/MARS/pub/ghosh.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram. "<b>Semantics-Oriented Low Power Architecture</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Taeweon Suh. "<b>Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/MARS/pub/tsuh.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Weidong Shi. "<b>Architectural Support for Protecting Memory Integrity and Confidentiality</b>." College of Computing, Georgia Institute of Technology, 2006.<br>[<a href='/MARS/pub/shi.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Joshua Bruce Fryman. "<b>SoftCache Architecture</b>." College of Computing, Georgia Institute of Technology, 2005.<br>[<a href='/MARS/pub/softcache.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>M.S.</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Manoj B. Athreya. "<b>Subverting Linux On-the-fly Using Hardware Virtualization Technology</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2010.<br>[<a href='/MARS/pub/athreya.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Vikas R. Vasisht. "<b>Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/MARS/pub/vasisht.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Pratik M. Marolia. "<b>Watermarking FPGA Bitstream for IP Protection</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/MARS/pub/marolia.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Richard M. Yoo. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/MARS/pub/yoo.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Fayez Mohamood. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/MARS/pub/mohamood.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
										<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=30px></td></tr>
									</table>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr><td><img src='/MARS/img/w_bg.gif' width=1px height=50px></td></tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars4_>
									100 Binney Street<br>
									Cambridge, MA 02142
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars4_>
									<script type="text/javascript" src="https://freehitcounters.org/count/3ba8"></script><br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars4_>
									http://hsienhsinlee.github.io<br>
									650-709-9452
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>
		</td>
		<td background='/MARS/img/4_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/4_10.gif'></td>
		<td></td>
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
</table>
</body>
</html>
