dec_fifo_8w_8r.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/dec_fifo_8w_8r/sim/dec_fifo_8w_8r.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
