<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_mipi_csi_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__mipi__csi__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_mipi_csi_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__mipi__csi__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_MIPI_CSI_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_MIPI_CSI_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#abac445c86424596bfa52d66b1edfa417">   13</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#abac445c86424596bfa52d66b1edfa417">VERSION</a>;                     <span class="comment">/* 0x0: version code */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#adced6a0363ab4c2e89b4001ce05fae6b">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#adced6a0363ab4c2e89b4001ce05fae6b">N_LANES</a>;                     <span class="comment">/* 0x4: the number of active lanes */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a207decf1695c7acf65a56897a0d25681">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a207decf1695c7acf65a56897a0d25681">CSI2_RESETN</a>;                 <span class="comment">/* 0x8: the internal logic of the controller goes into the reset state when active */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a8673baf2e6251d3f6a05408783cee702">   16</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a8673baf2e6251d3f6a05408783cee702">INT_ST_MAIN</a>;                 <span class="comment">/* 0xC: contains the stateus of individual interrupt sources */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#af01fa0f5998d8efefe6c47419f775009">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#af01fa0f5998d8efefe6c47419f775009">DATA_IDS_1</a>;                  <span class="comment">/* 0x10: programs data type fields for data ID monitors */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#abf5dcf5de88ddf73cd61575130e17ebb">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#abf5dcf5de88ddf73cd61575130e17ebb">DATA_IDS_2</a>;                  <span class="comment">/* 0x14: programs data type fields for data ID monitors */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a80b011cfb7c5055b800d512e176ffdf4">   19</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a80b011cfb7c5055b800d512e176ffdf4">RESERVED0</a>[20];               <span class="comment">/* 0x18 - 0x2B: Reserved */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ae5ca260f8ed9d876ef653445b58711ee">   20</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#ae5ca260f8ed9d876ef653445b58711ee">INT_ST_AP_MAIN</a>;              <span class="comment">/* 0x2C: contains the status of individual interrupt sources */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a03ff6a1b4c137f0e7726149bc9d5cf31">   21</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a03ff6a1b4c137f0e7726149bc9d5cf31">RESERVED1</a>[16];               <span class="comment">/* 0x30 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#aabc2ee33c5fb0bff4f3d9f39bfc8819c">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#aabc2ee33c5fb0bff4f3d9f39bfc8819c">PHY_SHUTDOWNZ</a>;               <span class="comment">/* 0x40: controls the phy shutdown mode */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a89ad1fbed2b77cf34644c140fc420669">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a89ad1fbed2b77cf34644c140fc420669">DPHY_RSTZ</a>;                   <span class="comment">/* 0x44: controls the phy reset mode */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a6227ee086878c5988558835150685485">   24</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a6227ee086878c5988558835150685485">PHY_RX</a>;                      <span class="comment">/* 0x48: contains the status of rx-related signals from phy */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a49d664588512f82bdce7d712966dc0a8">   25</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a49d664588512f82bdce7d712966dc0a8">PHY_STOPSTATE</a>;               <span class="comment">/* 0x4C: contains the stopstate signal status from phy */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ad09691499a74f00a437fd378c3be4ada">   26</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#ad09691499a74f00a437fd378c3be4ada">RESERVED2</a>[48];               <span class="comment">/* 0x50 - 0x7F: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#acc8d89ee4ebf54b403317c558a8b0b8d">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#acc8d89ee4ebf54b403317c558a8b0b8d">IPI_MODE</a>;                    <span class="comment">/* 0x80: selects how the ipi interface generates the video frame */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ad4f28f0f2c73644cc6c3e8ffb8aa67ca">   28</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#ad4f28f0f2c73644cc6c3e8ffb8aa67ca">IPI_VCID</a>;                    <span class="comment">/* 0x84: selects the vritual channel processed by ipi */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a3a4e16c54442a8d9f2006295f99e93c7">   29</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a3a4e16c54442a8d9f2006295f99e93c7">IPI_DATA_TYPE</a>;               <span class="comment">/* 0x88: selects the data type processed by ipi */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a0593597f450e6bbaff6a80d04632d7af">   30</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a0593597f450e6bbaff6a80d04632d7af">IPI_MEM_FLASH</a>;               <span class="comment">/* 0x8C: control the flush of ipi memory */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a12b7d67ecd7462cc68039b659bcb8049">   31</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a12b7d67ecd7462cc68039b659bcb8049">IPI_HSA_TIME</a>;                <span class="comment">/* 0x90: configures the video horizontal synchronism active time */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a2fd9dc1008d94a7a71d2e47496f5413b">   32</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a2fd9dc1008d94a7a71d2e47496f5413b">IPI_HBP_TIME</a>;                <span class="comment">/* 0x94: configures the video horizontal synchronism back porch time */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#aa5a169e6081a8b59f13012ce11027e61">   33</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#aa5a169e6081a8b59f13012ce11027e61">IPI_HSD_TIME</a>;                <span class="comment">/* 0x98: configures the vedeo Horizontal Sync Delay time */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a7071cc79eac3deeb22e46806f7e708c5">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a7071cc79eac3deeb22e46806f7e708c5">IPI_HLINE_TIME</a>;              <span class="comment">/* 0x9C: configures the overall tiem for each video line */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ab6bcee668a080419b550f248a303b0b1">   35</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#ab6bcee668a080419b550f248a303b0b1">IPI_SOFTRSTN</a>;                <span class="comment">/* 0xA0: congtrols the ipi logic reset state */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a016ebd186b431cdab376c1717e6566b3">   36</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a016ebd186b431cdab376c1717e6566b3">RESERVED3</a>[8];                <span class="comment">/* 0xA4 - 0xAB: Reserved */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ae7608b75ca6cdb8d463c07e098f84d30">   37</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#ae7608b75ca6cdb8d463c07e098f84d30">IPI_ADV_FEATURES</a>;            <span class="comment">/* 0xAC: configures advanced features for ipi mode */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#abe3fa1c2bf98306843ba5e80b246155b">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#abe3fa1c2bf98306843ba5e80b246155b">IPI_VSA_LINES</a>;               <span class="comment">/* 0xB0: configures the vertical synchronism active period */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a591fd85de84ff4d4eaa84565c8044eda">   39</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a591fd85de84ff4d4eaa84565c8044eda">IPI_VBP_LINES</a>;               <span class="comment">/* 0xB4: configures the verticall back porch period */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a1939313b4a40adafeff8c4da146f86be">   40</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a1939313b4a40adafeff8c4da146f86be">IPI_VFP_LINES</a>;               <span class="comment">/* 0xB8: configures the vertical front porch period */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a308deb2500bd717c9453c02623149f54">   41</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a308deb2500bd717c9453c02623149f54">IPI_VACTIVE_LINES</a>;           <span class="comment">/* 0xBC: configures the vertical resolution of video */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#aacdeec15b43b6b345c4de6a1bde8f7ac">   42</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#aacdeec15b43b6b345c4de6a1bde8f7ac">RESERVED4</a>[8];                <span class="comment">/* 0xC0 - 0xC7: Reserved */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a933627b7048c9f1f43ac534b09b126fd">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a933627b7048c9f1f43ac534b09b126fd">VC_EXTENSION</a>;                <span class="comment">/* 0xC8: active extra bits for virtual channel */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a2cd1e72c524410128aa40cb54fd1dd14">   44</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a2cd1e72c524410128aa40cb54fd1dd14">PHY_CAL</a>;                     <span class="comment">/* 0xCC: contains the calibration signal status from synopsys d-phy */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a5be4595a66c74e33889811d3e58efa0e">   45</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a5be4595a66c74e33889811d3e58efa0e">RESERVED5</a>[16];               <span class="comment">/* 0xD0 - 0xDF: Reserved */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#acbc320ac56aefd9da85edc61f04c4836">   46</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#acbc320ac56aefd9da85edc61f04c4836">INT_ST_PHY_FATAL</a>;            <span class="comment">/* 0xE0: groups the phy interruptions caused by phy packets discarded */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a6e738326f59bb8ca0c35fb12f403dfdc">   47</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a6e738326f59bb8ca0c35fb12f403dfdc">INT_MSK_PHY_FATAL</a>;           <span class="comment">/* 0xE4: interrupt mask for int_st_phy_fatal */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a873102f08eedf44e9f4e2fa197f151e6">   48</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a873102f08eedf44e9f4e2fa197f151e6">INT_FORCE_PHY_FATAL</a>;         <span class="comment">/* 0xE8: interrupt force register for test purposes */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a7fe4e5d894e82d8658835b29c8cc7b08">   49</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a7fe4e5d894e82d8658835b29c8cc7b08">RESERVED6</a>[4];                <span class="comment">/* 0xEC - 0xEF: Reserved */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a88f1df1daf36b8f1d8fd0f33f0734363">   50</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a88f1df1daf36b8f1d8fd0f33f0734363">INT_ST_PKT_FATAL</a>;            <span class="comment">/* 0xF0: groups the fatal interruption related with packet construction */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#afbdbc3f764adc67780b603b26169d581">   51</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#afbdbc3f764adc67780b603b26169d581">INT_MSK_PKT_FATAL</a>;           <span class="comment">/* 0xF4: interrupt mask for int_st_pkt_fatal */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#aa498711f796d2eb14e9b4057fbf7f8c7">   52</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#aa498711f796d2eb14e9b4057fbf7f8c7">INT_FORCE_PKT_FATAL</a>;         <span class="comment">/* 0xF8: interrupt force register is used for test purpos */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a50ae4de58fddb1a9e8208a66931148a4">   53</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a50ae4de58fddb1a9e8208a66931148a4">RESERVED7</a>[20];               <span class="comment">/* 0xFC - 0x10F: Reserved */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ab3e096be7df2ce613ffd2c9af3721e69">   54</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#ab3e096be7df2ce613ffd2c9af3721e69">INT_ST_PHY</a>;                  <span class="comment">/* 0x110: interruption caused by phy */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#abc26ffee32f3fd5ed99f49dd4c8310b1">   55</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#abc26ffee32f3fd5ed99f49dd4c8310b1">INT_MSK_PHY</a>;                 <span class="comment">/* 0x114: interrupt mask for int_st_phy */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#aad7854f2d50fa712567470316c2b16b7">   56</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#aad7854f2d50fa712567470316c2b16b7">INT_FORCE_PHY</a>;               <span class="comment">/* 0x118: interrupt force register */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ad5286fd63de15dbc48a1ee963de1e989">   57</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#ad5286fd63de15dbc48a1ee963de1e989">RESERVED8</a>[36];               <span class="comment">/* 0x11C - 0x13F: Reserved */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a4c2e2fcd26d7e638cb4dc1acc8057450">   58</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a4c2e2fcd26d7e638cb4dc1acc8057450">INT_ST_IPI_FATAL</a>;            <span class="comment">/* 0x140: fatal interruption caused by ipi interface */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a201ea583458aaeda4a476f6a8b52df12">   59</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a201ea583458aaeda4a476f6a8b52df12">INT_MSK_IPI_FATAL</a>;           <span class="comment">/* 0x144: interrupt mask for int_st_ipi_fatal */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ad58a1b1994adc1a017e22afa60cc88ff">   60</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#ad58a1b1994adc1a017e22afa60cc88ff">INT_FORCE_IPI_FATAL</a>;         <span class="comment">/* 0x148: interrupt force register */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#aa10c23fd4e9c051ea46bb9896c3b1043">   61</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#aa10c23fd4e9c051ea46bb9896c3b1043">RESERVED9</a>[52];               <span class="comment">/* 0x14C - 0x17F: Reserved */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a1ed51260aed426a30808cbaebf4b19dc">   62</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a1ed51260aed426a30808cbaebf4b19dc">INT_ST_AP_GENERIC</a>;           <span class="comment">/* 0x180: groups and notifies which interruption bits caused the interruption */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a5dc918a783fcef1b4b2c6635d8a2a566">   63</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a5dc918a783fcef1b4b2c6635d8a2a566">INT_MSK_AP_GENERIC</a>;          <span class="comment">/* 0x184: interrupt mask for int_st_ap_generic */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a39b518e0c5fd91d8b85f1ef5eac077c9">   64</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a39b518e0c5fd91d8b85f1ef5eac077c9">INT_FORCE_AP_GENERIC</a>;        <span class="comment">/* 0x188: interrupt force register used for test purposes */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ac8210f4d96c3d49643a86f5ae39a8ff7">   65</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#ac8210f4d96c3d49643a86f5ae39a8ff7">RESERVED10</a>[4];               <span class="comment">/* 0x18C - 0x18F: Reserved */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#ad1e4bb64da88667fa97853ae1367d31e">   66</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#ad1e4bb64da88667fa97853ae1367d31e">INT_ST_AP_IPI_FATAL</a>;         <span class="comment">/* 0x190: groups and notifies which interruption bits */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a348bcd711305d362ac81a6b63e87b181">   67</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a348bcd711305d362ac81a6b63e87b181">INT_MSK_AP_IPI_FATAL</a>;        <span class="comment">/* 0x194: interrupt mask for int_st_ap_ipi_fatal controls */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a69bd535d0e0ad527b9e4051d0dcc451f">   68</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a69bd535d0e0ad527b9e4051d0dcc451f">INT_FORCE_AP_IPI_FATAL</a>;      <span class="comment">/* 0x198: interrupt force register */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a2006c7429429ee68e28b22d026242d29">   69</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a2006c7429429ee68e28b22d026242d29">RESERVED11</a>[228];             <span class="comment">/* 0x19C - 0x27F: Reserved */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a902942fa0ce102819eaec8968d556564">   70</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a902942fa0ce102819eaec8968d556564">INT_ST_BNDRY_FRAME_FATAL</a>;    <span class="comment">/* 0x280: fatal interruption related with matching frame start with frame end for a specific virtual channel */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a42a91b609f0a7704bcfa6307e7a83b70">   71</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a42a91b609f0a7704bcfa6307e7a83b70">INT_MSK_BNDRY_FRAME_FATAL</a>;   <span class="comment">/* 0x284: interrupt mask for int_st_bndry_frame_fatal */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a368fbb5a28b25e8d887ac01530214aa7">   72</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a368fbb5a28b25e8d887ac01530214aa7">INT_FORCE_BNDRY_FRAME_FATAL</a>; <span class="comment">/* 0x288: interrupt force register is used for test purposes */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a9bdf3230454291ad959b32be664205fa">   73</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a9bdf3230454291ad959b32be664205fa">RESERVED12</a>[4];               <span class="comment">/* 0x28C - 0x28F: Reserved */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a604bce34aa7b68a9256c5b15d689d7f6">   74</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a604bce34aa7b68a9256c5b15d689d7f6">INT_ST_SEQ_FRAME_FATAL</a>;      <span class="comment">/* 0x290: fatal interruption related with matching frame start with frame end for a specific virtual channel */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a2055c55ae1b50c23132a4fe48583e336">   75</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a2055c55ae1b50c23132a4fe48583e336">INT_MSK_SEQ_FRAME_FATAL</a>;     <span class="comment">/* 0x294: interrupt mask for int_st_seq_frame_fatal */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a21f26965fd7fbf472e59aacb944c72df">   76</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a21f26965fd7fbf472e59aacb944c72df">INT_FORCE_SEQ_FRAME_FATAL</a>;   <span class="comment">/* 0x298: interrupt force register is used for test purposes */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a09da66afe4b3fdf3944882afc46084a0">   77</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a09da66afe4b3fdf3944882afc46084a0">RESERVED13</a>[4];               <span class="comment">/* 0x29C - 0x29F: Reserved */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a5c2044f62543a51cf695406e3264770a">   78</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a5c2044f62543a51cf695406e3264770a">INT_ST_CRC_FRAME_FATAL</a>;      <span class="comment">/* 0x2A0: fatal interruption related with matching frame start with frame end for a specific virtual channel */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#aad0b41594038c7aa78bd2c57aae87a04">   79</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#aad0b41594038c7aa78bd2c57aae87a04">INT_MSK_CRC_FRAME_FATAL</a>;     <span class="comment">/* 0x2A4: interrupt mask for int_st_crc_frame_fatal */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a731cc08610b8683d5563204fb6a351e6">   80</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a731cc08610b8683d5563204fb6a351e6">INT_FORCE_CRC_FRAME_FATAL</a>;   <span class="comment">/* 0x2A8: interrupt force register is used for test purposes */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a553e98a44b2befe84010a952384caef5">   81</a></span>    __R  uint8_t  <a class="code hl_variable" href="structMIPI__CSI__Type.html#a553e98a44b2befe84010a952384caef5">RESERVED14</a>[4];               <span class="comment">/* 0x2AC - 0x2AF: Reserved */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a26e4d2f897deee1f001895b69d93156e">   82</a></span>    __R  uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a26e4d2f897deee1f001895b69d93156e">INT_ST_PLD_CRC_FRAME_FATAL</a>;  <span class="comment">/* 0x2B0: fatal interruption related with matching frame start with frame end for a specific virtual channel */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a02d8a8b6e2640dbb3c5d96fc381b160b">   83</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a02d8a8b6e2640dbb3c5d96fc381b160b">INT_MSK_PLD_CRC_FRAME_FATAL</a>; <span class="comment">/* 0x2B4: interrupt mask for int_st_crc_frame_fatal */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structMIPI__CSI__Type.html#a7ad1f3d614a6bb91dff82c3272751478">   84</a></span>    __RW uint32_t <a class="code hl_variable" href="structMIPI__CSI__Type.html#a7ad1f3d614a6bb91dff82c3272751478">INT_FORCE_PLD_CRC_FRAME_FATAL</a>; <span class="comment">/* 0x2B8: interrupt force register is used for test purposes */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>} <a class="code hl_struct" href="structMIPI__CSI__Type.html">MIPI_CSI_Type</a>;</div>
</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* Bitfield definition for register: VERSION */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/*</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * VERSION (RO)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> *</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * version code</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a26f7bbdda7a439d0268fb7932f4b153a">   94</a></span><span class="preprocessor">#define MIPI_CSI_VERSION_VERSION_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae43381c08aa50e54ff281979b0231d80">   95</a></span><span class="preprocessor">#define MIPI_CSI_VERSION_VERSION_SHIFT (0U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1dc8bd370e845ee1b78a13cbc3d2670c">   96</a></span><span class="preprocessor">#define MIPI_CSI_VERSION_VERSION_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_VERSION_VERSION_MASK) &gt;&gt; MIPI_CSI_VERSION_VERSION_SHIFT)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/* Bitfield definition for register: N_LANES */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/*</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * N_LANES (RW)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> *</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * number of active data lanes</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad70b362b5ccaace4ea395327d7ac805e">  104</a></span><span class="preprocessor">#define MIPI_CSI_N_LANES_N_LANES_MASK (0x7U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac970ae9670a38f462d3b151eaef2d59f">  105</a></span><span class="preprocessor">#define MIPI_CSI_N_LANES_N_LANES_SHIFT (0U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a61226a98e385a295039aaa9bf77ad808">  106</a></span><span class="preprocessor">#define MIPI_CSI_N_LANES_N_LANES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_N_LANES_N_LANES_SHIFT) &amp; MIPI_CSI_N_LANES_N_LANES_MASK)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae6baf2cecda8a924275b0e52f4ddb495">  107</a></span><span class="preprocessor">#define MIPI_CSI_N_LANES_N_LANES_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_N_LANES_N_LANES_MASK) &gt;&gt; MIPI_CSI_N_LANES_N_LANES_SHIFT)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Bitfield definition for register: CSI2_RESETN */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/*</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * CSI2_RESETN (RW)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * DWC_mipi_csi2_host reset output, active low</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3c7904fb7afdcdec966334d4081f48a9">  115</a></span><span class="preprocessor">#define MIPI_CSI_CSI2_RESETN_CSI2_RESETN_MASK (0x1U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae39eee3428c2637303680f3cdf311f88">  116</a></span><span class="preprocessor">#define MIPI_CSI_CSI2_RESETN_CSI2_RESETN_SHIFT (0U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0a3c2c0d7c6c8b9f1b79a082ce386085">  117</a></span><span class="preprocessor">#define MIPI_CSI_CSI2_RESETN_CSI2_RESETN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_CSI2_RESETN_CSI2_RESETN_SHIFT) &amp; MIPI_CSI_CSI2_RESETN_CSI2_RESETN_MASK)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a399fab50933af1f19e6d014cba748988">  118</a></span><span class="preprocessor">#define MIPI_CSI_CSI2_RESETN_CSI2_RESETN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_CSI2_RESETN_CSI2_RESETN_MASK) &gt;&gt; MIPI_CSI_CSI2_RESETN_CSI2_RESETN_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* Bitfield definition for register: INT_ST_MAIN */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/*</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * STATUS_INT_IPI4_FATAL (RC)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> *</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * status of int_st_ipi_fatal</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a24677e6581578e3d28b1269724035648">  126</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_IPI4_FATAL_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5616fb55efdf3badbf545fae05550f55">  127</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_IPI4_FATAL_SHIFT (18U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a536704f37e60b7eb1b355818987ad683">  128</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_IPI4_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_IPI4_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_IPI4_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/*</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * STATUS_INT_LINE (RC)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> *</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * status of int_st_line</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6ef37344f69ec23fa3115c73f2a35739">  135</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_LINE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa0cf9b77f424b5a9eb9d60a7cc6c22e8">  136</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_LINE_SHIFT (17U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af41908699dccad15c81365898c7d556c">  137</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_LINE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_LINE_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_LINE_SHIFT)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/*</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * STATUS_INT_PHY (RC)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> *</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * status of int_st_phy</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a768cd5e08ad5034d56532a0d73bf9909">  144</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acb48687842e94844f77c4ca5bbd66c8f">  145</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_SHIFT (16U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a354f6f0f6b5c0a9e4f283b79bd9438b9">  146</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_SHIFT)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/*</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * STATUS_INT_ECC_CORRECTED (RC)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> *</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * status of status_int_ecc_corrected</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a26da3c266f0eab4b973f3a2bbcb54374">  153</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_ECC_CORRECTED_MASK (0x80U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5b427139d71d8113c37b53ef7576e091">  154</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_ECC_CORRECTED_SHIFT (7U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5c7fc2fb553bd369f35d5961efc15b66">  155</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_ECC_CORRECTED_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_ECC_CORRECTED_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_ECC_CORRECTED_SHIFT)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/*</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * STATUS_INT_DATA_ID (RC)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> *</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * status of status_int_data_id</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a01b744d9d1dc820c8c1e9ed8acb0e5da">  162</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_DATA_ID_MASK (0x40U)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3485df0e38c41deb5d4ad1e023c387d0">  163</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_DATA_ID_SHIFT (6U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a593f74806a003872b00a4e50077e76b9">  164</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_DATA_ID_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_DATA_ID_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_DATA_ID_SHIFT)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/*</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * STATUS_INT_PLD_CRC_FATAL (RC)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> *</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * status of status_int_pld_crc_fatal</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9287d23aa127235f1d350a0ed50b0ebd">  171</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PLD_CRC_FATAL_MASK (0x20U)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8aa320b1e9db52a77c533d085c4a1791">  172</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PLD_CRC_FATAL_SHIFT (5U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9d8bc2bfbb5573d6bd643102563fbb24">  173</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PLD_CRC_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_PLD_CRC_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_PLD_CRC_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/*</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * STATUS_INT_CRC_FRAME_FATAL (RC)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> *</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * status of status_int_crc_frame_fatal</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a73d796705a52d8b0a79a383762845168">  180</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_CRC_FRAME_FATAL_MASK (0x10U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4c673655e4a34a070d3b3b861c193b6a">  181</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_CRC_FRAME_FATAL_SHIFT (4U)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8a0eff838320a4cc890eb5c243dcccba">  182</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_CRC_FRAME_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_CRC_FRAME_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_CRC_FRAME_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/*</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * STATUS_INT_SEQ_FRAME_FATAL (RC)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> *</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * status of status_int_seq_frame_fatal</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7a219eb811b4a014c26d5c37df6b42f6">  189</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_SEQ_FRAME_FATAL_MASK (0x8U)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a48a7e4c2081d7cc17b09b9ffa6603b95">  190</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_SEQ_FRAME_FATAL_SHIFT (3U)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a59f643b924cae04323a73e4e194e6761">  191</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_SEQ_FRAME_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_SEQ_FRAME_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_SEQ_FRAME_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/*</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * STATUS_INT_BNDRY_FRAME_FATAL (RC)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> *</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * status of int_st_bndry_frame_fatal</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a78e892f6c44e3032c8aa37e912127aa5">  198</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_MASK (0x4U)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8b6b74e19e50e734c6e001295a5dfd0a">  199</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_SHIFT (2U)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a25aeaa4e7ea7dda631c7b34f67fe209d">  200</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/*</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * STATUS_INT_PKT_FATAL (RC)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> *</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * status of int_st_pkt_fatal</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a289bd582a7c0370b122397d865c3367b">  207</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PKT_FATAL_MASK (0x2U)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abc757d5f3bdb0d1c4529bb34945887fc">  208</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PKT_FATAL_SHIFT (1U)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1ddf3699f15296a2c0973b75aef9c60f">  209</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PKT_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_PKT_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_PKT_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/*</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * STATUS_INT_PHY_FATAL (RC)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> *</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * status of int_st_phy_fatal</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a035641cbd0ed7e8beb9b6aee46434c84">  216</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_FATAL_MASK (0x1U)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9f45f339c441985787eaa4504861fdb7">  217</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_FATAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7ca990f40e891a6689add5304928a44b">  218</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_MAIN_STATUS_INT_PHY_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/* Bitfield definition for register: DATA_IDS_1 */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/*</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * DI3_DT (RW)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> *</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * data type for programmed data ID 3</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a91e86aa0a0b5592ae9eea168f9000568">  226</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI3_DT_MASK (0x3F000000UL)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a344d605aedfa2f6e45ffc6b452caa5b2">  227</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI3_DT_SHIFT (24U)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a365d11c65500e86bc12037259ab5fbf0">  228</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI3_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DATA_IDS_1_DI3_DT_SHIFT) &amp; MIPI_CSI_DATA_IDS_1_DI3_DT_MASK)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa247cd4346b7ac1fab5333a6ba1cd7b6">  229</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI3_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DATA_IDS_1_DI3_DT_MASK) &gt;&gt; MIPI_CSI_DATA_IDS_1_DI3_DT_SHIFT)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/*</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * DI2_DT (RW)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> *</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * data type for programmed data ID 2</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a20171256e4819086fa3ae69155b8e725">  236</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI2_DT_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae467ec5e07da2e48144d56768222370d">  237</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI2_DT_SHIFT (16U)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aed782049be07d754111f2d5e21530dc1">  238</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI2_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DATA_IDS_1_DI2_DT_SHIFT) &amp; MIPI_CSI_DATA_IDS_1_DI2_DT_MASK)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad1fe6a3064542476694c1cc3c4e6b20a">  239</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI2_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DATA_IDS_1_DI2_DT_MASK) &gt;&gt; MIPI_CSI_DATA_IDS_1_DI2_DT_SHIFT)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/*</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * DI1_DT (RW)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> *</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * data type for programmed data ID 1</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8358836087954586b29a463cbf02f2b3">  246</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI1_DT_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6f754b41bf8c173a07ee96d359ddf0e8">  247</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI1_DT_SHIFT (8U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad7b1fb92b45c45e1fae69b299733d90c">  248</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI1_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DATA_IDS_1_DI1_DT_SHIFT) &amp; MIPI_CSI_DATA_IDS_1_DI1_DT_MASK)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a30e7a1f67c8cea6c3e882f02dcdf3b11">  249</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI1_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DATA_IDS_1_DI1_DT_MASK) &gt;&gt; MIPI_CSI_DATA_IDS_1_DI1_DT_SHIFT)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">/*</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * DI0_DT (RW)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> *</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * data type for programmed data ID 0</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a43ec4572b9394546a51e8f9c8aeeaf11">  256</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI0_DT_MASK (0x3FU)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1a4529fce7ed0696d1383404685ee99c">  257</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI0_DT_SHIFT (0U)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af55e177f8cba271a4bd93cf3f5e77db5">  258</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI0_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DATA_IDS_1_DI0_DT_SHIFT) &amp; MIPI_CSI_DATA_IDS_1_DI0_DT_MASK)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a25346d8ed7b36541d37d86a872e12a62">  259</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_1_DI0_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DATA_IDS_1_DI0_DT_MASK) &gt;&gt; MIPI_CSI_DATA_IDS_1_DI0_DT_SHIFT)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/* Bitfield definition for register: DATA_IDS_2 */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/*</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * DI7_DT (RW)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> *</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * data type for programmed data ID 7</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5f588590f69951d2bc9819cb2ad3747a">  267</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI7_DT_MASK (0x3F000000UL)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6fe2df42fdd525d1fbb211b31ae6a352">  268</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI7_DT_SHIFT (24U)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a43c7da260a74ac3ba77795332680635e">  269</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI7_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DATA_IDS_2_DI7_DT_SHIFT) &amp; MIPI_CSI_DATA_IDS_2_DI7_DT_MASK)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab3f7b5cd66a33aa3cfb6d3eff31da379">  270</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI7_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DATA_IDS_2_DI7_DT_MASK) &gt;&gt; MIPI_CSI_DATA_IDS_2_DI7_DT_SHIFT)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">/*</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * DI6_DT (RW)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> *</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> * data type for programmed data ID 6</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a11c2717789c167a96dbd78bd87744b8d">  277</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI6_DT_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a077fa84f0c8a5393b6684c105f1744f4">  278</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI6_DT_SHIFT (16U)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6d87b8f22f17fa867d0d89b526201113">  279</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI6_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DATA_IDS_2_DI6_DT_SHIFT) &amp; MIPI_CSI_DATA_IDS_2_DI6_DT_MASK)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae0ddb377ddc13a1da217c6ae16fb6897">  280</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI6_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DATA_IDS_2_DI6_DT_MASK) &gt;&gt; MIPI_CSI_DATA_IDS_2_DI6_DT_SHIFT)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/*</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * DI5_DT (RW)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> *</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * data type for programmed data ID 5</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae5d00de9a50be6029c291329e29282b1">  287</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI5_DT_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a47b69a9f44615a555965ede77222746f">  288</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI5_DT_SHIFT (8U)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a225b60e5d20da91b3760ae635c1ac6a8">  289</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI5_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DATA_IDS_2_DI5_DT_SHIFT) &amp; MIPI_CSI_DATA_IDS_2_DI5_DT_MASK)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6fb388dcf29fe06c6d8ab5095b991da2">  290</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI5_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DATA_IDS_2_DI5_DT_MASK) &gt;&gt; MIPI_CSI_DATA_IDS_2_DI5_DT_SHIFT)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/*</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * DI4_DT (RW)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> *</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * data type for programmed data ID 4</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae5d8a2ffb4d77fd08dc8fe4ca47b97fa">  297</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI4_DT_MASK (0x3FU)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a07cc1d30d9298fc30924bf78bcbdff8f">  298</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI4_DT_SHIFT (0U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad60d38f74185384778246c40ab441cd3">  299</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI4_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DATA_IDS_2_DI4_DT_SHIFT) &amp; MIPI_CSI_DATA_IDS_2_DI4_DT_MASK)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad9241a3b29406bbf8c44beefaccf2dbd">  300</a></span><span class="preprocessor">#define MIPI_CSI_DATA_IDS_2_DI4_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DATA_IDS_2_DI4_DT_MASK) &gt;&gt; MIPI_CSI_DATA_IDS_2_DI4_DT_SHIFT)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* Bitfield definition for register: INT_ST_AP_MAIN */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * STATUS_INT_IPI_FATAL (RC)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * status of int_st_ipi_fatal</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5a5620fbde6c9e3c6beeaa055fb824c7">  308</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_IPI_FATAL_MASK (0x1000U)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6211237da3efaafa2494a723f5c735e6">  309</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_IPI_FATAL_SHIFT (12U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abb9f49a4f021e921d49a14545bddfdd7">  310</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_IPI_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_IPI_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_IPI_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/*</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * STATUS_INT_ST_AP_IPI_FATAL (RC)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> *</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * status of int_st_ap_ipi_fatal</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3163d2593163a16a9d1d02a5e30ec9b4">  317</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI_FATAL_MASK (0x800U)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aba6b8074b42b774a0564f9e8cff33962">  318</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI_FATAL_SHIFT (11U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afbdf6ae2a3bb3bbd46bd8cb05564d895">  319</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_IPI_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/*</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * STATUS_INT_LINE (RC)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> *</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * status of int_st_line</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#add578d482a2f02443b3f3e2f4bdf4c14">  326</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_LINE_MASK (0x400U)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a69260c4942b44abb578b82f8bed10ecb">  327</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_LINE_SHIFT (10U)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a27036cc201eef856ecb5029d48ad0fd1">  328</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_LINE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_LINE_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_LINE_SHIFT)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/*</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * STATUS_INT_ECC_CORRECTED (RC)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> *</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * status of status_int_ecc_corrected</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a958f1bec807aaab8a0a4f41cd108329e">  335</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ECC_CORRECTED_MASK (0x200U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a04b68d352b38b201e77bdd7af115622b">  336</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ECC_CORRECTED_SHIFT (9U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a01a764fcbf7401682e02100b6ac04068">  337</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ECC_CORRECTED_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ECC_CORRECTED_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ECC_CORRECTED_SHIFT)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">/*</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * STATUS_INT_DATA_ID (RC)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> *</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * status of status_int_data_id</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab84d622730c224db23f4f995c3aebd45">  344</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_DATA_ID_MASK (0x100U)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae47abfb11df750493e2b0d4d785255eb">  345</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_DATA_ID_SHIFT (8U)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a768e2f9aa72e877b53050cf7f52a671b">  346</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_DATA_ID_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_DATA_ID_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_DATA_ID_SHIFT)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">/*</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * STATUS_INT_PLD_CRC_FATAL (RC)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> *</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * status of status_int_pld_crc_fatal</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac4a6bd0d519e66349e11e86a3624bd69">  353</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PLD_CRC_FATAL_MASK (0x80U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8780f86660c468b277fa4f81a9822805">  354</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PLD_CRC_FATAL_SHIFT (7U)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6a596cf261d7bb73043ded8720e5111f">  355</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PLD_CRC_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PLD_CRC_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PLD_CRC_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * STATUS_INT_PHY (RC)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * status of int_st_phy</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4bcb9cddf7cd60d27c2e721558175765">  362</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_MASK (0x40U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad1fb43547725ca9381bf927e491abf0f">  363</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_SHIFT (6U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a42c1991b228db007d21d0e6d8a9ec83f">  364</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_SHIFT)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/*</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * STATUS_INT_CRC_FRAME_FATAL (RC)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> *</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * status of status_int_crc_frame_fatal</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abd49d8cf147f0b2fad41a3a07b6fb8bb">  371</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_CRC_FRAME_FATAL_MASK (0x20U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1105810ff485e8f536a01883866da5bb">  372</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_CRC_FRAME_FATAL_SHIFT (5U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a474fbfd896db8e2ddebb86b1b7c21088">  373</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_CRC_FRAME_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_CRC_FRAME_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_CRC_FRAME_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * STATUS_INT_SEQ_FRAME_FATAL (RC)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * status of status_int_seq_frame_fatal</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af692c874ab696256d82ee08ce64408f2">  380</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_SEQ_FRAME_FATAL_MASK (0x10U)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a071b58edf722a6a0dc74e8cac51876ef">  381</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_SEQ_FRAME_FATAL_SHIFT (4U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a37dc237ca7c3300d4b07d9fadf4becfe">  382</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_SEQ_FRAME_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_SEQ_FRAME_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_SEQ_FRAME_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">/*</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * STATUS_INT_BNDRY_FRAME_FATAL (RC)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> *</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * status of int_st_bndry_frame_fatal</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad09c81c32e0e6045f9d5de6b77909ae3">  389</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_MASK (0x8U)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9d7d2ea010c6690708bb6cdba84731ec">  390</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_SHIFT (3U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9c4b542dbf014f71b3808b118e1d73d7">  391</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_BNDRY_FRAME_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/*</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * STATUS_INT_PKT_FATAL (RC)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> *</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * status of int_st_pkt_fatal</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a50b0b11b564f0d86ff7231488c1ec673">  398</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PKT_FATAL_MASK (0x4U)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaea2a14958d8b2e6973e501674bf3afb">  399</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PKT_FATAL_SHIFT (2U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af3c9a1ce7447b7497f24d51213583543">  400</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PKT_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PKT_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PKT_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/*</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * STATUS_INT_PHY_FATAL (RC)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> *</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * status of int_st_phy_fatal</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4a09b9a67698e7f2e5a20f73ec48d2b0">  407</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_FATAL_MASK (0x2U)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4208e3102dd4815d3054290fe2cd566c">  408</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_FATAL_SHIFT (1U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a59ee1c6cbd683d71249dcd339597b950">  409</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_FATAL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_FATAL_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_PHY_FATAL_SHIFT)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">/*</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * STATUS_INT_ST_AP_GENERIC (RC)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> *</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * status of int_st_ap_generic</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7a240eab2a95910e021e39510f89a5fc">  416</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_GENERIC_MASK (0x1U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0dc9e61de69e8853d7e1a458407cebfa">  417</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_GENERIC_SHIFT (0U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aff4aa21001a458777fc30e10dfae8edc">  418</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_GENERIC_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_GENERIC_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_MAIN_STATUS_INT_ST_AP_GENERIC_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/* Bitfield definition for register: PHY_SHUTDOWNZ */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * PHY_SHUTDOWNZ (RW)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> *</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * shutdown input,active low</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8b4cbdf5d382c2b160f546f05b4fadea">  426</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_MASK (0x1U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad6ba2fe0ed7a411428667739d04c6fbf">  427</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4b563f07f005c94df31e2b3793412a6e">  428</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_SHIFT) &amp; MIPI_CSI_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_MASK)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4f22883ce4ada0feca8182077344e123">  429</a></span><span class="preprocessor">#define MIPI_CSI_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_MASK) &gt;&gt; MIPI_CSI_PHY_SHUTDOWNZ_PHY_SHUTDOWNZ_SHIFT)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/* Bitfield definition for register: DPHY_RSTZ */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/*</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * DPHY_RSTZ (RW)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * phy reset output, active low</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adfbd7159f50320e0ab3c23b1dca6ca62">  437</a></span><span class="preprocessor">#define MIPI_CSI_DPHY_RSTZ_DPHY_RSTZ_MASK (0x1U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a69c4a2191aabefcf0fbf4cb74273d045">  438</a></span><span class="preprocessor">#define MIPI_CSI_DPHY_RSTZ_DPHY_RSTZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab7017bf89a4cb033339569780d1611c5">  439</a></span><span class="preprocessor">#define MIPI_CSI_DPHY_RSTZ_DPHY_RSTZ_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_DPHY_RSTZ_DPHY_RSTZ_SHIFT) &amp; MIPI_CSI_DPHY_RSTZ_DPHY_RSTZ_MASK)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a85b8f13d263042e11f3f275d6a251547">  440</a></span><span class="preprocessor">#define MIPI_CSI_DPHY_RSTZ_DPHY_RSTZ_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_DPHY_RSTZ_DPHY_RSTZ_MASK) &gt;&gt; MIPI_CSI_DPHY_RSTZ_DPHY_RSTZ_SHIFT)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/* Bitfield definition for register: PHY_RX */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/*</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * PHY_RXCLKACTIVEHS (RO)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> *</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * indicates the d-phy clock lane is actively receiving a ddr clock</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad27fb27994b14f1a1ff89413bcd5f920">  448</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXCLKACTIVEHS_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae38a2d9d611c9f007acbc9ed44e280b3">  449</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXCLKACTIVEHS_SHIFT (17U)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2c3348e901751b1425a1f7c5e1ff4614">  450</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXCLKACTIVEHS_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_RX_PHY_RXCLKACTIVEHS_MASK) &gt;&gt; MIPI_CSI_PHY_RX_PHY_RXCLKACTIVEHS_SHIFT)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * PHY_RXULPSCLKNOT (RO)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> *</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * active low. Indicates the d-phy clock lane module has entered the Ultra low power state</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aca4076ca46d9289c80cab99343fdbd57">  457</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULPSCLKNOT_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af2968b15aa3dc79bf4f201fce562d02e">  458</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULPSCLKNOT_SHIFT (16U)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa61114307792c84e5d03e7eea08d950f">  459</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULPSCLKNOT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_RX_PHY_RXULPSCLKNOT_MASK) &gt;&gt; MIPI_CSI_PHY_RX_PHY_RXULPSCLKNOT_SHIFT)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">/*</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * PHY_RXULLPSESC_1 (RO)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> *</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * lane module 1 has entered the ultra low power mode</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a62b55b2f542a3587c35a418612847f78">  466</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULLPSESC_1_MASK (0x2U)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaca24dd6cf2b6638645b3af4dcd54595">  467</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULLPSESC_1_SHIFT (1U)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a927892ad6deaed1f07fae7d601e2cdc3">  468</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULLPSESC_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_RX_PHY_RXULLPSESC_1_MASK) &gt;&gt; MIPI_CSI_PHY_RX_PHY_RXULLPSESC_1_SHIFT)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/*</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * PHY_RXULPSESC_0 (RO)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> *</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * lane module 0 has entered the ultra low power mode</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acc2a816bdf18bd6e4c51a5a550e73012">  475</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULPSESC_0_MASK (0x1U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4687066d0ccf4d47f47262a8839ea1ac">  476</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULPSESC_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad30c669276e90ac56e5daf6175f24a4c">  477</a></span><span class="preprocessor">#define MIPI_CSI_PHY_RX_PHY_RXULPSESC_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_RX_PHY_RXULPSESC_0_MASK) &gt;&gt; MIPI_CSI_PHY_RX_PHY_RXULPSESC_0_SHIFT)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">/* Bitfield definition for register: PHY_STOPSTATE */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/*</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * PHY_STOPSTATECLK (RO)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> *</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * d-phy clock lane in stop state</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa316b0fd323e7a7f5fc897ae08320ade">  485</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATECLK_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae0cc168d296aa750542e561770795040">  486</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATECLK_SHIFT (16U)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a82a2e64ba9f7e3bb7935b9ca24f841c0">  487</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATECLK_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATECLK_MASK) &gt;&gt; MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATECLK_SHIFT)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/*</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * PHY_STOPSTATEDATA_1 (RO)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * data lane 1 in stop state</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8fca16a6095620d60a15f0e5d487a05e">  494</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_1_MASK (0x2U)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a03e8c18f404f6eadb8aecc01afee9078">  495</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_1_SHIFT (1U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1e475dc5891a921cb8b1058c0ca27656">  496</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_1_MASK) &gt;&gt; MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_1_SHIFT)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * PHY_STOPSTATEDATA_0 (RO)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * data lane 0 in stop state</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2895b2be470e94c099129ef713876136">  503</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_0_MASK (0x1U)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2678d6dd30f32e09cd39e2f76003cf61">  504</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aff6655f5135986bed7c273304e863aa7">  505</a></span><span class="preprocessor">#define MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_0_MASK) &gt;&gt; MIPI_CSI_PHY_STOPSTATE_PHY_STOPSTATEDATA_0_SHIFT)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/* Bitfield definition for register: IPI_MODE */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/*</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * IPI_ENABLE (RW)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> *</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * enables the interface</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acae496f93fd800d107d743d8c635cdb2">  513</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_ENABLE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a38e44856eee5ea53a838fb00c0e87040">  514</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_ENABLE_SHIFT (24U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a57567de7550aa469ab29a7d6ff5d3042">  515</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_MODE_IPI_ENABLE_SHIFT) &amp; MIPI_CSI_IPI_MODE_IPI_ENABLE_MASK)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9dfd2660f6788b0c551d207fb52bf8f6">  516</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_ENABLE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_MODE_IPI_ENABLE_MASK) &gt;&gt; MIPI_CSI_IPI_MODE_IPI_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/*</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * IPI_CUT_THROUGH (RW)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> *</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * cut-through mode state active when high</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a522dc168d75173a753919e84cf1eb357">  523</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_CUT_THROUGH_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af9da13c012c5fc8f603953161d9d1932">  524</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_CUT_THROUGH_SHIFT (16U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a256b9a6b6cf8e7b7de3b1912e606b855">  525</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_CUT_THROUGH_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_MODE_IPI_CUT_THROUGH_SHIFT) &amp; MIPI_CSI_IPI_MODE_IPI_CUT_THROUGH_MASK)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aeed4afaba2b7112e3f1f2cc90ecd9eee">  526</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_CUT_THROUGH_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_MODE_IPI_CUT_THROUGH_MASK) &gt;&gt; MIPI_CSI_IPI_MODE_IPI_CUT_THROUGH_SHIFT)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/*</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * IPI_COLOR_COM (RW)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> *</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * if color mode components are deliverd as follows: 0x0 48bit intercase  0x1: 16bit interface</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a681cdd41ab090c470cf3e02dbb80b84a">  533</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_COLOR_COM_MASK (0x100U)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a84b0441b347d82aec018acbe269e1941">  534</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_COLOR_COM_SHIFT (8U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8abaee149d5481a4125294fe9d54499b">  535</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_COLOR_COM_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_MODE_IPI_COLOR_COM_SHIFT) &amp; MIPI_CSI_IPI_MODE_IPI_COLOR_COM_MASK)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0c3f84ae2ef6995f364a310e91c06940">  536</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_COLOR_COM_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_MODE_IPI_COLOR_COM_MASK) &gt;&gt; MIPI_CSI_IPI_MODE_IPI_COLOR_COM_SHIFT)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/*</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * IPI_MODE (RW)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> *</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * indicates the video mode transmission type 0x0: camera timing 0x1:controller timing</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a038f909c84df4dbd23e37f3cfac3b0e0">  543</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_MODE_MASK (0x1U)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3051af4a4de32fcbdb48499e89495823">  544</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a471a68190839074b61fe95ab7d43c614">  545</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_MODE_IPI_MODE_SHIFT) &amp; MIPI_CSI_IPI_MODE_IPI_MODE_MASK)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a236777e86b617ca66cf596c6959f6f4c">  546</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MODE_IPI_MODE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_MODE_IPI_MODE_MASK) &gt;&gt; MIPI_CSI_IPI_MODE_IPI_MODE_SHIFT)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">/* Bitfield definition for register: IPI_VCID */</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/*</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * IPI_VCX_0_1 (RW)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> *</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * virtual channel extension of data to be processed by pixel interface</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab60d76b89928b0a74776722237fec29f">  554</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VCID_IPI_VCX_0_1_MASK (0xCU)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a43eb42a71e32287e00732ba282432742">  555</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VCID_IPI_VCX_0_1_SHIFT (2U)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a14b45d1c80c9a0c80c2d3582ec352777">  556</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VCID_IPI_VCX_0_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_VCID_IPI_VCX_0_1_SHIFT) &amp; MIPI_CSI_IPI_VCID_IPI_VCX_0_1_MASK)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a548eb453e3d8f1c013344f269a7e0016">  557</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VCID_IPI_VCX_0_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_VCID_IPI_VCX_0_1_MASK) &gt;&gt; MIPI_CSI_IPI_VCID_IPI_VCX_0_1_SHIFT)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/*</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * IP_VCID (RW)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> *</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * virtual channel of data to be processed by pixel interface</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adfd7b29844ee8ec7c24c1ee12188ea3f">  564</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VCID_IP_VCID_MASK (0x3U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a00c225b8b9fe63d5bc85a739ab834ae2">  565</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VCID_IP_VCID_SHIFT (0U)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a658972d158ba14004aaafdc4755ee5b5">  566</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VCID_IP_VCID_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_VCID_IP_VCID_SHIFT) &amp; MIPI_CSI_IPI_VCID_IP_VCID_MASK)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a02b4eb3b7cc6836f8d6ff338b39f9ca9">  567</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VCID_IP_VCID_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_VCID_IP_VCID_MASK) &gt;&gt; MIPI_CSI_IPI_VCID_IP_VCID_SHIFT)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">/* Bitfield definition for register: IPI_DATA_TYPE */</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">/*</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * EMBENDED_DATA (RW)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> *</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * enable embedded data processing on ipi interface</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0a84ab9f668aee9db8a2671c54deb940">  575</a></span><span class="preprocessor">#define MIPI_CSI_IPI_DATA_TYPE_EMBENDED_DATA_MASK (0x100U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a436e41a58cd13cc64ed8a458d9925b4d">  576</a></span><span class="preprocessor">#define MIPI_CSI_IPI_DATA_TYPE_EMBENDED_DATA_SHIFT (8U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae91740e62efdb29d1fd886dbe0868ac5">  577</a></span><span class="preprocessor">#define MIPI_CSI_IPI_DATA_TYPE_EMBENDED_DATA_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_DATA_TYPE_EMBENDED_DATA_SHIFT) &amp; MIPI_CSI_IPI_DATA_TYPE_EMBENDED_DATA_MASK)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a624f59a860e779af4070f61288913d39">  578</a></span><span class="preprocessor">#define MIPI_CSI_IPI_DATA_TYPE_EMBENDED_DATA_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_DATA_TYPE_EMBENDED_DATA_MASK) &gt;&gt; MIPI_CSI_IPI_DATA_TYPE_EMBENDED_DATA_SHIFT)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">/*</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * IPI_DATA_TYPE (RW)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> *</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * data type of data to be processed by pixel interface</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad64c935db19e9348e9125747cafd9ebe">  585</a></span><span class="preprocessor">#define MIPI_CSI_IPI_DATA_TYPE_IPI_DATA_TYPE_MASK (0x3FU)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac53cc4f1600f4199d53638759ff1c40c">  586</a></span><span class="preprocessor">#define MIPI_CSI_IPI_DATA_TYPE_IPI_DATA_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa9b3bad2f59261cd38f30b5501db22d8">  587</a></span><span class="preprocessor">#define MIPI_CSI_IPI_DATA_TYPE_IPI_DATA_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_DATA_TYPE_IPI_DATA_TYPE_SHIFT) &amp; MIPI_CSI_IPI_DATA_TYPE_IPI_DATA_TYPE_MASK)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1756524c16e649231a306d713f64b8ba">  588</a></span><span class="preprocessor">#define MIPI_CSI_IPI_DATA_TYPE_IPI_DATA_TYPE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_DATA_TYPE_IPI_DATA_TYPE_MASK) &gt;&gt; MIPI_CSI_IPI_DATA_TYPE_IPI_DATA_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">/* Bitfield definition for register: IPI_MEM_FLASH */</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">/*</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * IPI_AUTO_FLUSH (RW)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> *</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * memory is automatically flashed at each vsync</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> */</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac81e3c71845df8136aae466e8555062b">  596</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MEM_FLASH_IPI_AUTO_FLUSH_MASK (0x100U)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1ebaf6cabb479e1951e1025644a63d5b">  597</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MEM_FLASH_IPI_AUTO_FLUSH_SHIFT (8U)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a940bfd9843e5d2b1c45ac63f810ca1b2">  598</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MEM_FLASH_IPI_AUTO_FLUSH_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_MEM_FLASH_IPI_AUTO_FLUSH_SHIFT) &amp; MIPI_CSI_IPI_MEM_FLASH_IPI_AUTO_FLUSH_MASK)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a54da1559980b50a9ae081a34178bf11e">  599</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MEM_FLASH_IPI_AUTO_FLUSH_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_MEM_FLASH_IPI_AUTO_FLUSH_MASK) &gt;&gt; MIPI_CSI_IPI_MEM_FLASH_IPI_AUTO_FLUSH_SHIFT)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">/*</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> * IPI_FLUSH (RW)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> *</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * flush ipi memory, this bit is auto clear</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> */</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af3cf0413be81098f17e90d161dd5fafb">  606</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MEM_FLASH_IPI_FLUSH_MASK (0x1U)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa5c2896a2cf6a97e5b52271f06e755b7">  607</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MEM_FLASH_IPI_FLUSH_SHIFT (0U)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a68c58a4aad49ee05225438d26e7424aa">  608</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MEM_FLASH_IPI_FLUSH_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_MEM_FLASH_IPI_FLUSH_SHIFT) &amp; MIPI_CSI_IPI_MEM_FLASH_IPI_FLUSH_MASK)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a325046326aad963f6f8788479c607dd9">  609</a></span><span class="preprocessor">#define MIPI_CSI_IPI_MEM_FLASH_IPI_FLUSH_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_MEM_FLASH_IPI_FLUSH_MASK) &gt;&gt; MIPI_CSI_IPI_MEM_FLASH_IPI_FLUSH_SHIFT)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/* Bitfield definition for register: IPI_HSA_TIME */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/*</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * IPI_HSA_TIME (RW)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> *</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * configures the Horizontal Synchronism Active period in pixclk cycles</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa52b603b2d124a322995e22b75eacec5">  617</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HSA_TIME_IPI_HSA_TIME_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0da9fc29c13c5eb41293d224a85e5243">  618</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HSA_TIME_IPI_HSA_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afddeccd4da1e1b2bb2f5d73bbc4bdb50">  619</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HSA_TIME_IPI_HSA_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_HSA_TIME_IPI_HSA_TIME_SHIFT) &amp; MIPI_CSI_IPI_HSA_TIME_IPI_HSA_TIME_MASK)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af9146f2990ec72436aaadabe3e061eb6">  620</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HSA_TIME_IPI_HSA_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_HSA_TIME_IPI_HSA_TIME_MASK) &gt;&gt; MIPI_CSI_IPI_HSA_TIME_IPI_HSA_TIME_SHIFT)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/* Bitfield definition for register: IPI_HBP_TIME */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/*</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * IPI_HBP_TIME (RW)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> *</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * configures the Horizontal Synchronism back porch period in pixclk cycles</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa258c51b30acaead0be47c0129d2f552">  628</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HBP_TIME_IPI_HBP_TIME_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9b68314bb46e09c5a601ea87eb34b6ba">  629</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HBP_TIME_IPI_HBP_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa84c0f4cd41c509d993c2d38ecb21921">  630</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HBP_TIME_IPI_HBP_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_HBP_TIME_IPI_HBP_TIME_SHIFT) &amp; MIPI_CSI_IPI_HBP_TIME_IPI_HBP_TIME_MASK)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a45c61f9a2e992a03a059314edf8e2854">  631</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HBP_TIME_IPI_HBP_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_HBP_TIME_IPI_HBP_TIME_MASK) &gt;&gt; MIPI_CSI_IPI_HBP_TIME_IPI_HBP_TIME_SHIFT)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/* Bitfield definition for register: IPI_HSD_TIME */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">/*</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * IPI_HSD_TIME (RW)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> *</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * configures the Horizontal Sync Porch delay period in pixclk cycles</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a40baf325b7aa15b0473f2fd3cfa64362">  639</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HSD_TIME_IPI_HSD_TIME_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8ca03f5eaacbdd0adf1b92b5c0307eed">  640</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HSD_TIME_IPI_HSD_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9ab6cbf9c29649e462877cee49ecc21f">  641</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HSD_TIME_IPI_HSD_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_HSD_TIME_IPI_HSD_TIME_SHIFT) &amp; MIPI_CSI_IPI_HSD_TIME_IPI_HSD_TIME_MASK)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0d4ea874506d7462865accc832df2d98">  642</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HSD_TIME_IPI_HSD_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_HSD_TIME_IPI_HSD_TIME_MASK) &gt;&gt; MIPI_CSI_IPI_HSD_TIME_IPI_HSD_TIME_SHIFT)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/* Bitfield definition for register: IPI_HLINE_TIME */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">/*</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * IPI_HLIN_TIME (RW)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> *</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * configures the size of the line time counted in pixclk cycles</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afe7c601dd5f022fac0ff16de789115e4">  650</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HLINE_TIME_IPI_HLIN_TIME_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a894db760f4c89519aea8df11cf492707">  651</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HLINE_TIME_IPI_HLIN_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa7051dd91f395c3e9324ddfe6189397c">  652</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HLINE_TIME_IPI_HLIN_TIME_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_HLINE_TIME_IPI_HLIN_TIME_SHIFT) &amp; MIPI_CSI_IPI_HLINE_TIME_IPI_HLIN_TIME_MASK)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a32793d904aeb0b6b84ff089891cadf4b">  653</a></span><span class="preprocessor">#define MIPI_CSI_IPI_HLINE_TIME_IPI_HLIN_TIME_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_HLINE_TIME_IPI_HLIN_TIME_MASK) &gt;&gt; MIPI_CSI_IPI_HLINE_TIME_IPI_HLIN_TIME_SHIFT)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/* Bitfield definition for register: IPI_SOFTRSTN */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/*</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * IPI_SOFTRSTN (RW)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> *</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * resets ipi one, active low</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a927c9105c7fcc9c3d5920869c725a0f4">  661</a></span><span class="preprocessor">#define MIPI_CSI_IPI_SOFTRSTN_IPI_SOFTRSTN_MASK (0x1U)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa92af1095bfa7b7c577947e99a69eff6">  662</a></span><span class="preprocessor">#define MIPI_CSI_IPI_SOFTRSTN_IPI_SOFTRSTN_SHIFT (0U)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6eb73d53e98ca026c18c9d1a13c45aeb">  663</a></span><span class="preprocessor">#define MIPI_CSI_IPI_SOFTRSTN_IPI_SOFTRSTN_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_SOFTRSTN_IPI_SOFTRSTN_SHIFT) &amp; MIPI_CSI_IPI_SOFTRSTN_IPI_SOFTRSTN_MASK)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a61d30dc9c5949e9ee295c82b359763f9">  664</a></span><span class="preprocessor">#define MIPI_CSI_IPI_SOFTRSTN_IPI_SOFTRSTN_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_SOFTRSTN_IPI_SOFTRSTN_MASK) &gt;&gt; MIPI_CSI_IPI_SOFTRSTN_IPI_SOFTRSTN_SHIFT)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">/* Bitfield definition for register: IPI_ADV_FEATURES */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/*</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * IPI_SYNC_EVENT_MODE (RW)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> *</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * for camera mode: 0x0- frame start do not trigger any sync event</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac1a1ff590d78fa7f8f6035217351308b">  672</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a153537fbd5f8a80f2ae2a97b8d9eeb20">  673</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_SHIFT (24U)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aca5453e43694acb5cb72e1a0b39f09ad">  674</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_MASK)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a19d77f1d69f9d5dba9b11b56b5a4b0a6">  675</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_IPI_SYNC_EVENT_MODE_SHIFT)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/*</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * EN_EMBEDDED (RW)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> *</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * allows the use of embendded packets for ipi synchronization events</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a027285638468a107b6f310c4b4472317">  682</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_EMBEDDED_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab5f5bd0bc8681d36fcc1646dbc5ecacb">  683</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_EMBEDDED_SHIFT (21U)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2e486a74cbdf8ca8f719543ebfe0604a">  684</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_EMBEDDED_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_EN_EMBEDDED_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_EMBEDDED_MASK)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4a9acb3f4f6ca508caf7f14b63824342">  685</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_EMBEDDED_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_EMBEDDED_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_EN_EMBEDDED_SHIFT)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/*</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * EN_BLANKING (RW)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> *</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> * allows the use of blankong packets for IPI synchronization events</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acc06de18d8465254b0a4b4f9585aa221">  692</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_BLANKING_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af5348f73b7212abd366ac45040232697">  693</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_BLANKING_SHIFT (20U)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3f6a347d3ab8ac829d5010d2a534f653">  694</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_BLANKING_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_EN_BLANKING_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_BLANKING_MASK)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3e0bfe54ffa02285bdcb52ed90aa3fb9">  695</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_BLANKING_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_BLANKING_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_EN_BLANKING_SHIFT)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">/*</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * EN_NULL (RW)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> *</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * allows the use of null packets for IPI synchronization events</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> */</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaef2e6528201672fb4bc9887eefc02bf">  702</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_NULL_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ada755bd593d2f2bba3cc9af7e08d4e58">  703</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_NULL_SHIFT (19U)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a547483f9be7d2ed1d5d7211bbcc0b107">  704</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_NULL_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_EN_NULL_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_NULL_MASK)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6a68bd686ed3bde0759a0d26de6aad8d">  705</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_NULL_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_NULL_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_EN_NULL_SHIFT)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">/*</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * EN_LINE_START (RW)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> *</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> * allows the use of line start packets for ipi synchronization events</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6673a736435d47aab811e23fe6f94396">  712</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_LINE_START_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4f341a01506af25b83bbed53c45473c2">  713</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_LINE_START_SHIFT (18U)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab7f3d7738888731b115361da2734a9bb">  714</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_LINE_START_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_EN_LINE_START_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_LINE_START_MASK)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab740a4a8f32ea6648bfc0426c9906c7b">  715</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_LINE_START_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_LINE_START_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_EN_LINE_START_SHIFT)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">/*</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * EN_VIDEO (RW)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> *</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * allows the use of video packets for ipi synchronization events</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5828bedf773583441187a97ce86c623e">  722</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_VIDEO_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac138ba3b4a456110b603a937882059b0">  723</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_VIDEO_SHIFT (17U)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad990518da41d4d8e21491a6902773722">  724</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_VIDEO_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_EN_VIDEO_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_VIDEO_MASK)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ababd888d9bd32ee1aabea8552a89e795">  725</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_EN_VIDEO_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_EN_VIDEO_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_EN_VIDEO_SHIFT)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/*</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * LINE_EVENT_SELECTION (RW)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> *</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * for camero mode, allows manual selection of the packet fo line delimiter as follows: 0x0-controller seletc it automaticlly 0x1-select packets from list programmed in 17:21</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4c8ade3cab7f5c1bd41e8aa79d4d6c60">  732</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_LINE_EVENT_SELECTION_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac94bec524be54cc4f502325380ce9850">  733</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_LINE_EVENT_SELECTION_SHIFT (16U)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8601fe1665f6715b60b67833c3023067">  734</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_LINE_EVENT_SELECTION_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_LINE_EVENT_SELECTION_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_LINE_EVENT_SELECTION_MASK)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa9f734250ca9a189d57402ba8e4d5cb3">  735</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_LINE_EVENT_SELECTION_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_LINE_EVENT_SELECTION_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_LINE_EVENT_SELECTION_SHIFT)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/*</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * IPI_DT (RW)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> *</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * datatype to overwrite</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad683c4bde5dc662ecd870287317d4fe0">  742</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5cfd4bd7f84ff1bd80aed0359b4556c6">  743</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_SHIFT (8U)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a36ca4406056d3500d4ae5338b2b2fd99">  744</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_MASK)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af3f992c6872650dd18842b7deb7767c5">  745</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_SHIFT)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/*</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * IPI_DT_OVERWRITE (RW)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> *</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * ignore datatype of the header using the programmed datatype for decoding</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6ba4ab50528c014b2457cfcd68fc7e5f">  752</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_OVERWRITE_MASK (0x1U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aad8d283e48d83996e8985eaf66d7f67c">  753</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_OVERWRITE_SHIFT (0U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6369748ed642177d443d8878501260ff">  754</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_OVERWRITE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_OVERWRITE_SHIFT) &amp; MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_OVERWRITE_MASK)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad92e9e6c5fd720dc61000067625e088c">  755</a></span><span class="preprocessor">#define MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_OVERWRITE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_OVERWRITE_MASK) &gt;&gt; MIPI_CSI_IPI_ADV_FEATURES_IPI_DT_OVERWRITE_SHIFT)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/* Bitfield definition for register: IPI_VSA_LINES */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/*</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> * IPI_VSA_LINES (RW)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> *</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * configures the vertical synchronism active period measured in number of horizontal lines</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a444e6a387cb1a13f914b6e107b29e618">  763</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VSA_LINES_IPI_VSA_LINES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af37c6f23394f01144ec4fd0655425958">  764</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VSA_LINES_IPI_VSA_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aca91c6ced6df78177976f3f59e300bad">  765</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VSA_LINES_IPI_VSA_LINES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_VSA_LINES_IPI_VSA_LINES_SHIFT) &amp; MIPI_CSI_IPI_VSA_LINES_IPI_VSA_LINES_MASK)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0eafab63e806b9d3b9be09c70807903b">  766</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VSA_LINES_IPI_VSA_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_VSA_LINES_IPI_VSA_LINES_MASK) &gt;&gt; MIPI_CSI_IPI_VSA_LINES_IPI_VSA_LINES_SHIFT)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/* Bitfield definition for register: IPI_VBP_LINES */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/*</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * IPI_VBP_LINES (RW)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> *</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * configuress the vertical back porch period measured in number of horizontal lines</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6c0f87f67dd30e985914a6fd577e43e8">  774</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VBP_LINES_IPI_VBP_LINES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a80c6f6ee89c0f156e641b075dca34163">  775</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VBP_LINES_IPI_VBP_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab13fa4036c0369d3fc092ada98e4e713">  776</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VBP_LINES_IPI_VBP_LINES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_VBP_LINES_IPI_VBP_LINES_SHIFT) &amp; MIPI_CSI_IPI_VBP_LINES_IPI_VBP_LINES_MASK)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac8ca59368c756ec1571c17679b30c577">  777</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VBP_LINES_IPI_VBP_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_VBP_LINES_IPI_VBP_LINES_MASK) &gt;&gt; MIPI_CSI_IPI_VBP_LINES_IPI_VBP_LINES_SHIFT)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/* Bitfield definition for register: IPI_VFP_LINES */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/*</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * IPI_VFP_LINES (RW)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> *</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * configures the vertical front porch period measured in number of horizontall lines</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a44edf0e80901070b6c6ad3cec965f023">  785</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VFP_LINES_IPI_VFP_LINES_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa20d6d4ce15670d8f944d50e2f2060e0">  786</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VFP_LINES_IPI_VFP_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6c0e527237b5f21baa2c94cf2d13c945">  787</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VFP_LINES_IPI_VFP_LINES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_VFP_LINES_IPI_VFP_LINES_SHIFT) &amp; MIPI_CSI_IPI_VFP_LINES_IPI_VFP_LINES_MASK)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5a1f64af7c36a8f2df60e844b4d0b3d5">  788</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VFP_LINES_IPI_VFP_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_VFP_LINES_IPI_VFP_LINES_MASK) &gt;&gt; MIPI_CSI_IPI_VFP_LINES_IPI_VFP_LINES_SHIFT)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/* Bitfield definition for register: IPI_VACTIVE_LINES */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/*</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * IPI_VACTIVE_LINES (RW)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> *</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * configures the vertical active period measured in bumber of horizontal lines</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1299cf2793352609cd1c4bba8ae75007">  796</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_MASK (0x3FFFU)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa73f0f3b7dc593800a744707b81e81f7">  797</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_SHIFT (0U)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad5a2cdbf6151944032ae5eb6daed99e6">  798</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_SHIFT) &amp; MIPI_CSI_IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_MASK)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a168cca92846e4e6c03115e3591bc6f64">  799</a></span><span class="preprocessor">#define MIPI_CSI_IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_MASK) &gt;&gt; MIPI_CSI_IPI_VACTIVE_LINES_IPI_VACTIVE_LINES_SHIFT)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">/* Bitfield definition for register: VC_EXTENSION */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">/*</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * VCX (RW)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> *</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * indicates status of virtual channel extension: 0-virtual channel extension is enable  1-legacy mode</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a41e3389ea5c764d59d1eec1e81d9dab1">  807</a></span><span class="preprocessor">#define MIPI_CSI_VC_EXTENSION_VCX_MASK (0x1U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adee2fad8ae740ee9973f0d61c01d3047">  808</a></span><span class="preprocessor">#define MIPI_CSI_VC_EXTENSION_VCX_SHIFT (0U)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aade62973a2db7e65d41a0a442e95261a">  809</a></span><span class="preprocessor">#define MIPI_CSI_VC_EXTENSION_VCX_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_VC_EXTENSION_VCX_SHIFT) &amp; MIPI_CSI_VC_EXTENSION_VCX_MASK)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa018f1f2600beb53b88d3c256ad6d9a7">  810</a></span><span class="preprocessor">#define MIPI_CSI_VC_EXTENSION_VCX_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_VC_EXTENSION_VCX_MASK) &gt;&gt; MIPI_CSI_VC_EXTENSION_VCX_SHIFT)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">/* Bitfield definition for register: PHY_CAL */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">/*</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * RXSKEWCALHS (RC)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> *</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * a low-to-high transition on rxskewcalhs signal means the the phy has  initiated the de-skew calibration</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab5b99548c77f5f7cf676e8ec4b17f6d2">  818</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CAL_RXSKEWCALHS_MASK (0x1U)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6c1d82d1a0a87e3cbd23cf8382a90211">  819</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CAL_RXSKEWCALHS_SHIFT (0U)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab168eb68057e6cde003f64484be1b1d7">  820</a></span><span class="preprocessor">#define MIPI_CSI_PHY_CAL_RXSKEWCALHS_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_PHY_CAL_RXSKEWCALHS_MASK) &gt;&gt; MIPI_CSI_PHY_CAL_RXSKEWCALHS_SHIFT)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/* Bitfield definition for register: INT_ST_PHY_FATAL */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/*</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * ERR_DESKEW (RC)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> *</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * reports whenever data is lost due to an existent skew between lanes greater than 2 rxwordclkhs</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a11d85723ad4ac64a857df08f692b638f">  828</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_ERR_DESKEW_MASK (0x100U)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae21e17451cf2ea895fe10fda6a7d0341">  829</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_ERR_DESKEW_SHIFT (8U)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0d44ef57adaad89934284ed4c8446534">  830</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_ERR_DESKEW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PHY_FATAL_ERR_DESKEW_MASK) &gt;&gt; MIPI_CSI_INT_ST_PHY_FATAL_ERR_DESKEW_SHIFT)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span> </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">/*</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> * PHY_ERRSOTSYNCHS_1 (RC)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> *</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> * start of transmission error on data lane1</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9b2f7c10764af6f0403cfa8f41ce1866">  837</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_MASK (0x2U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4887edf7557a6a71650b5821c8701e93">  838</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_SHIFT (1U)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae47d5fa11f7470e74e2fc91d4ae9dbe2">  839</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_MASK) &gt;&gt; MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_1_SHIFT)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">/*</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * PHY_ERRSOTSYNCHS_0 (RC)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> *</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * start of transmission error on data lane0</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab773eb16a5044ba6d4b1af73679802ab">  846</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_MASK (0x1U)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3d9fbe1746b33dabeb3523c0d9394679">  847</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8367cdc7fb462654367fcaf9ed54180d">  848</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_MASK) &gt;&gt; MIPI_CSI_INT_ST_PHY_FATAL_PHY_ERRSOTSYNCHS_0_SHIFT)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">/* Bitfield definition for register: INT_MSK_PHY_FATAL */</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/*</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * ERR_DESKEW (RW)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> *</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> * mask for err_deskew</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a148ebca49c603bac528930e546c5beeb">  856</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_ERR_DESKEW_MASK (0x100U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab4efc85653dc3da915b28abb546389f5">  857</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_ERR_DESKEW_SHIFT (8U)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ade72df8b3b9a22aa909a90d0343cad33">  858</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_ERR_DESKEW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PHY_FATAL_ERR_DESKEW_SHIFT) &amp; MIPI_CSI_INT_MSK_PHY_FATAL_ERR_DESKEW_MASK)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a094d653e275a3aa488b7814f0c6e2dfe">  859</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_ERR_DESKEW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PHY_FATAL_ERR_DESKEW_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PHY_FATAL_ERR_DESKEW_SHIFT)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/*</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * MASK_PHY_ERRSOTSYNCHS_1 (RW)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> *</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> * mask for phy_errsotsynchs_1</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a92b1aa478af85fc22d36fa7955bc75f9">  866</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_MASK (0x2U)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#affcd105a95bdea351f322169dc2aa807">  867</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_SHIFT (1U)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6dc07762322cba6a92effd63229d456c">  868</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_SHIFT) &amp; MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_MASK)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a23fa9acf9abab739537d2baf27b842d5">  869</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_1_SHIFT)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">/*</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * MASK_PHY_ERRSOTSYNCHS_0 (RW)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> *</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * mask for phy_errsotsynchs_0</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2fb49cd8dc57a0805684f849d5e752d3">  876</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_MASK (0x1U)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6219a34e439a38d63f304b811194cd44">  877</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a37cf9c6f03d4669c670cae50b208aa27">  878</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_SHIFT) &amp; MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_MASK)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a31c6ae2ee7a2fc7d4e780f1c2ba4cbdf">  879</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PHY_FATAL_MASK_PHY_ERRSOTSYNCHS_0_SHIFT)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/* Bitfield definition for register: INT_FORCE_PHY_FATAL */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">/*</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * ERR_DESKEW (RW)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> *</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * force err_deskew</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abac484738822594844812a3430ad8912">  887</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_ERR_DESKEW_MASK (0x100U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a11d707544940d690c33880527cd5332f">  888</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_ERR_DESKEW_SHIFT (8U)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a01e37eb2b4c1486f3fe1766bdc16022d">  889</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_ERR_DESKEW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PHY_FATAL_ERR_DESKEW_SHIFT) &amp; MIPI_CSI_INT_FORCE_PHY_FATAL_ERR_DESKEW_MASK)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6ea0f8eb01d5b8226394120bcd475a49">  890</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_ERR_DESKEW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PHY_FATAL_ERR_DESKEW_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PHY_FATAL_ERR_DESKEW_SHIFT)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/*</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * FORCE_PHY_ERRSOTSYNCHS_1 (RW)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> *</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * force phy_errsotsynchs_1</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4883abecab56146d4ad3b358e05f12d1">  897</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_MASK (0x2U)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a394c0981438598e0a6785b92052f9439">  898</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_SHIFT (1U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a08d60db739ad5288be92450ecb69d8a5">  899</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_SHIFT) &amp; MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_MASK)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aad54c35d240eb255c21879f930588446">  900</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_1_SHIFT)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/*</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> * FORCE_PHY_ERRSOTSYNCHS_0 (RW)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> *</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * force phy_errsotsynchs_0</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> */</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a453b760aba2609e33429220fac4ccfc3">  907</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_MASK (0x1U)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab210706a3cd585be5cf241cdb12ca07a">  908</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a788f3b2ff811efe3f8658fb4f19d792d">  909</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_SHIFT) &amp; MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_MASK)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac04ebd346401e0def09e6f37ed19e461">  910</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PHY_FATAL_FORCE_PHY_ERRSOTSYNCHS_0_SHIFT)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">/* Bitfield definition for register: INT_ST_PKT_FATAL */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/*</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * ERR_ECC_DOUBLE (RC)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> *</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * header ecc contains at least 2 errors</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> */</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a922ed60d14ddc7e9d7c08d437edfa6ba">  918</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adaa328812a1a48e17486412018457ba3">  919</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6426b251719a990b118d7c7b9e487d66">  920</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_MASK) &gt;&gt; MIPI_CSI_INT_ST_PKT_FATAL_ERR_ECC_DOUBLE_SHIFT)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">/* Bitfield definition for register: INT_MSK_PKT_FATAL */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">/*</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * MASK_ERR_ECC_DOUBLE (RW)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> *</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> * mask for err_ecc_double</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a68b5baf1d7184d6eda7de8e09388e8b3">  928</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acb55e1ba63330a951fefb3d9cc58b30d">  929</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a987e51788c1dd50469ccedcfca890236">  930</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_SHIFT) &amp; MIPI_CSI_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_MASK)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abb9da375fbabb1fcb1ea56019bd4bf8f">  931</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PKT_FATAL_MASK_ERR_ECC_DOUBLE_SHIFT)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">/* Bitfield definition for register: INT_FORCE_PKT_FATAL */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">/*</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * FORCE_ERR_ECC_DOUBLE (RW)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> *</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * force err_ecc_double</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5cc63a6099512e3b2daec7358dfb02ee">  939</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afe3ab84cfe72e3fc30f73c81c804c55c">  940</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9c3a200b1e717d453994429cbc23c0e3">  941</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_SHIFT) &amp; MIPI_CSI_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_MASK)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afbec146631223201322acd20ebb089ae">  942</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PKT_FATAL_FORCE_ERR_ECC_DOUBLE_SHIFT)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">/* Bitfield definition for register: INT_ST_PHY */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">/*</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * PHY_ERRESC_1 (RC)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> *</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * start of transmission error on data lane 1</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> */</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a32fd410237a55eaf5a3e1416ab6aa02c">  950</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRESC_1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a879da82d9c447a49a205e9d86641da0e">  951</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRESC_1_SHIFT (17U)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae404dfbb10b805defe72d52a1c2aeee7">  952</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRESC_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PHY_PHY_ERRESC_1_MASK) &gt;&gt; MIPI_CSI_INT_ST_PHY_PHY_ERRESC_1_SHIFT)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">/*</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> * PHY_ERRESC_0 (RC)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> *</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> * start of transmission error on data lane 0</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5d81af3a55c59bfff5a44883439a376f">  959</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRESC_0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad4a80999bc9072e5fd6a176e333a6283">  960</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRESC_0_SHIFT (16U)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3909afdd938d332737ff81f0ad4e4777">  961</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRESC_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PHY_PHY_ERRESC_0_MASK) &gt;&gt; MIPI_CSI_INT_ST_PHY_PHY_ERRESC_0_SHIFT)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">/*</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> * PHY_ERRSOTHS_1 (RC)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> *</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> * start of transmission error on data lane 1</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment"> */</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af0483ad36f49f24838f9c5780a7dbdae">  968</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_1_MASK (0x2U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa33c885082f9a39d3096164265be3e22">  969</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_1_SHIFT (1U)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3b436dd656ac48a6e587a3295e770105">  970</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_1_MASK) &gt;&gt; MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_1_SHIFT)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/*</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * PHY_ERRSOTHS_0 (RC)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> *</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * start of transmission error on data lane 0</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab497d22f1cef3dc64c900e7dcd04eb41">  977</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_0_MASK (0x1U)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab6533208233ccd4ceae419b3fa734712">  978</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aeb6619702ec19b1d41cd6822c917ac9e">  979</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_0_MASK) &gt;&gt; MIPI_CSI_INT_ST_PHY_PHY_ERRSOTHS_0_SHIFT)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">/* Bitfield definition for register: INT_MSK_PHY */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">/*</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> * MASK_PHY_ERRESC_1 (RW)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> *</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * mask for phy_erresc_1</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a671ab6c8c11821f2c4e06aca6c012be9">  987</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7784e02ef0cac5164a12039a0647d3f0">  988</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_1_SHIFT (17U)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a29259c4c6e926767621db1e4d115a49d">  989</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_1_SHIFT) &amp; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_1_MASK)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac64193304336e993196ddcd298966a6f">  990</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_1_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_1_SHIFT)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">/*</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * MASK_PHY_ERRESC_0 (RW)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> *</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * mask for phy_erresc_0</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aae42fb7ced429e27a2054bfbad1df712">  997</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a932f3407eeb55f359ba719a55c8524f1">  998</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_0_SHIFT (16U)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a96e4c412b4f792754c421931abf2a193">  999</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_0_SHIFT) &amp; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_0_MASK)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afb2d4aacb57c5b0c26a81accc01787ff"> 1000</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_0_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRESC_0_SHIFT)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">/*</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * MASK_PHY_ERRSOTHS_1 (RW)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> *</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * mask for phy_errsoths_1</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a994fbd294ee37bbb6049a4e0944b0f35"> 1007</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_MASK (0x2U)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1eaefef8481b389b97d7792a14c30a78"> 1008</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_SHIFT (1U)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2c6fbae99488a81b77d2ea3ac5fc411a"> 1009</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_SHIFT) &amp; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_MASK)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1bc53bf95bba48d1f8692607dd4042c8"> 1010</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_1_SHIFT)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">/*</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> * MASK_PHY_ERRSOTHS_0 (RW)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> *</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> * mask for phy_errsoths_0</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> */</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a38750397343422f137d2af995fbd669b"> 1017</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_MASK (0x1U)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2277b34d4b798b3c1956ef8141c8d8b7"> 1018</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_SHIFT (0U)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5125f8790ccd94e3c39b62728152f7e8"> 1019</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_SHIFT) &amp; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_MASK)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a055e1f1b9e7c6dd7beea660e00a2f87d"> 1020</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PHY_MASK_PHY_ERRSOTHS_0_SHIFT)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">/* Bitfield definition for register: INT_FORCE_PHY */</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">/*</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * FORCE_PHY_ERRESC_1 (RW)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> *</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> * force phy_erresc_1</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> */</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a51aca3e8ca9933b1b246d1315451e3a3"> 1028</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae5c9dd3b644f0e764201d0323c2a0ea0"> 1029</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_SHIFT (17U)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3837db78a04edb940a06b8b3b848a2a9"> 1030</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_SHIFT) &amp; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_MASK)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3e488bdbf45985d41bedd569f73fe7b8"> 1031</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_1_SHIFT)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">/*</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> * FORCE_PHY_ERRESC_0 (RW)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> *</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> * force phy_erresc_0</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> */</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4f4419a5f59ee67eaca4746a32358f3b"> 1038</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7de7d7bec28c943e1f5a0f615f68a4b7"> 1039</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_SHIFT (16U)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab6b76e7321b6905e18e8d5cb44cd8732"> 1040</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_SHIFT) &amp; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_MASK)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4b542c254aa6a266d770c6c58b9d416f"> 1041</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRESC_0_SHIFT)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">/*</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * FORCE_PHY_ERRSOTHS_1 (RW)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> *</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> * force phy_errsoths_1</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> */</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abc72dc4bc2b2f79d9683f0a059cbb11b"> 1048</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_MASK (0x2U)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3621ada4c7f2382aba14d91dc545df8c"> 1049</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_SHIFT (1U)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2cee6c078cc66c0cbf5e5d7db30de109"> 1050</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_SHIFT) &amp; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_MASK)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae10ae9b6527056ae2fa2d8158088f4b1"> 1051</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_1_SHIFT)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">/*</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> * FORCE_PHY_ERRSOTHS_0 (RW)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> *</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * force phy_errsoths_0</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> */</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a92d309c0289c602ab4c3325f0106eb78"> 1058</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_MASK (0x1U)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7ec8956bf7f8df5a7ec95921f59c98d5"> 1059</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_SHIFT (0U)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7731b95dced46ddbcc55999666428b79"> 1060</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_SHIFT) &amp; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_MASK)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab142f7586a2595839212706017346e57"> 1061</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PHY_FORCE_PHY_ERRSOTHS_0_SHIFT)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">/* Bitfield definition for register: INT_ST_IPI_FATAL */</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">/*</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> * INT_EVENT_FIFO_OVERFLOW (RC)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> *</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> * reporting internal fifo overflow</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> */</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0930151cc1176e9baae743dd42622bf1"> 1069</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_INT_EVENT_FIFO_OVERFLOW_MASK (0x20U)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae01495d39091e572eef1988e576e62dc"> 1070</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_INT_EVENT_FIFO_OVERFLOW_SHIFT (5U)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad4864065103ce6b941d85c324017414f"> 1071</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_INT_EVENT_FIFO_OVERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_IPI_FATAL_INT_EVENT_FIFO_OVERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_ST_IPI_FATAL_INT_EVENT_FIFO_OVERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">/*</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> * PIXEL_IF_HLINE_ERR (RC)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"> *</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> * horizontal line time error</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> */</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afef413bf112f574d18f896b4b90b61f1"> 1078</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_HLINE_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6bbab85b0b863ac3f8b927c9b7425366"> 1079</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_HLINE_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2bd7b092f77a467cf394855ca313badf"> 1080</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_HLINE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_HLINE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_HLINE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">/*</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> * PIXEL_IF_FIFO_NEMPTY_FS (RC)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> *</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> * the fifo of pixel interface is not empty at the starat of a new frame</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> */</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a53ae90aaf74513543eab184da050e81e"> 1087</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_NEMPTY_FS_MASK (0x8U)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a218a7d523f4d87a71a61ea3c2e19d12f"> 1088</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_NEMPTY_FS_SHIFT (3U)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6d8c5fc1be017788bc24964edb5ebd5f"> 1089</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_NEMPTY_FS_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_NEMPTY_FS_MASK) &gt;&gt; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_NEMPTY_FS_SHIFT)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">/*</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> * PIXEL_IF_FRAME_SYNC_ERR (RC)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> *</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> * whenever in controller mode, notifies if a new frame is received but previous has not been completed</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a778f7b1c192e626fda7e77987bf74bdb"> 1096</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FRAME_SYNC_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a60c0760259651df5d455f94fafcf63d2"> 1097</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FRAME_SYNC_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a924ccc8f3473c691565a741b64619e1f"> 1098</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FRAME_SYNC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FRAME_SYNC_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FRAME_SYNC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">/*</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> * PIXEL_IF_FIFO_OVERFLOW (RC)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> *</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> * the fifo of pixel interface has lost information because some data arrived and fifo is already full</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> */</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae5810495f334ac97c2515a2d71fe9996"> 1105</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_OVERFLOW_MASK (0x2U)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae137079fa977e1596cbbf86708e054f3"> 1106</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_OVERFLOW_SHIFT (1U)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7a5e402f740e0231b333a3c7102c1fb6"> 1107</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_OVERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_OVERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_OVERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">/*</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment"> * PIXEL_IF_FIFO_UNDERFLOW (RC)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> *</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> * the fifo has become empty before the expected bumber of pixels could be extracted to the pixel intefcese</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> */</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa1a3b3bf56f4ae47ebcb26d3677a0f13"> 1114</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_UNDERFLOW_MASK (0x1U)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae16eaf5c846503f37b5e609bd30d7c6c"> 1115</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_UNDERFLOW_SHIFT (0U)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae6503cff04cc3620d8563870bd49b197"> 1116</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_UNDERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_UNDERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_ST_IPI_FATAL_PIXEL_IF_FIFO_UNDERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">/* Bitfield definition for register: INT_MSK_IPI_FATAL */</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment">/*</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment"> * MSK_INT_EVENT_FIFO_OVERFLOW (RW)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment"> *</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment"> * mask int_event_fifo_overflow</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment"> */</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a21e4b6987629924210041dec876a8816"> 1124</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_INT_EVENT_FIFO_OVERFLOW_MASK (0x20U)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a408914066a56831279b386e72e467d8c"> 1125</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_INT_EVENT_FIFO_OVERFLOW_SHIFT (5U)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5c4d916a8169bd307b55abe9ca28f0cc"> 1126</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_INT_EVENT_FIFO_OVERFLOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_INT_EVENT_FIFO_OVERFLOW_SHIFT) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_INT_EVENT_FIFO_OVERFLOW_MASK)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a208ba41b5464b851aa8c2bc4ee4a0cc4"> 1127</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_INT_EVENT_FIFO_OVERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_INT_EVENT_FIFO_OVERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_INT_EVENT_FIFO_OVERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">/*</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> * MSK_PIXEL_IF_HLINE_ERR (RW)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"> *</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> * mask pixel_if_hline_err</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment"> */</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1e09f1608db218ad0256f78d66d510c0"> 1134</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_HLINE_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6b09abd6d656efabd3b959e78ea44dd7"> 1135</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_HLINE_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7eef8960ff4a478f648831f4d89947c7"> 1136</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_HLINE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_HLINE_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_HLINE_ERR_MASK)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad38db8c2faae629d2893a12248e9e674"> 1137</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_HLINE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_HLINE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_HLINE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">/*</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * MSK_PIXEL_IF_FIFO_NEMPTY_FS (RW)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> *</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * mask pixel_if_fifo_nempty_fs</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> */</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a269100cba1c398724d69c068dfacbcfb"> 1144</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_NEMPTY_FS_MASK (0x8U)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aca295cdf7692b8889747c6629fe42a78"> 1145</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_NEMPTY_FS_SHIFT (3U)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aad61473f24fee58ab6c97c30fbe112a3"> 1146</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_NEMPTY_FS_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_NEMPTY_FS_SHIFT) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_NEMPTY_FS_MASK)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a632ac7e7fb6f37f471d465be109865e8"> 1147</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_NEMPTY_FS_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_NEMPTY_FS_MASK) &gt;&gt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_NEMPTY_FS_SHIFT)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">/*</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * MSK_FRAME_SYNC_ERR (RW)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> *</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * mask for pixel_if_frame_sync_err</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> */</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aae4bd84d8a29c3131ae4cc0c63159ec1"> 1154</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_FRAME_SYNC_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3a8793b4e83d8c104715071bcd154a17"> 1155</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_FRAME_SYNC_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af0d82b575002b29571464afba708e5d1"> 1156</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_FRAME_SYNC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_FRAME_SYNC_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_FRAME_SYNC_ERR_MASK)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a259c07f397d4beb1f88b331918bdbf42"> 1157</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_FRAME_SYNC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_FRAME_SYNC_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_FRAME_SYNC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">/*</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> * MSK_PIXEL_IF_FIFO_OVERFLOW (RW)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> *</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> * mask for pixel_if_fifo_overflow</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> */</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7e005f9ab444cb06c42eedbf32b70e67"> 1164</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_OVERFLOW_MASK (0x2U)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae7cd4f1714eac824f9f47f9de5f50b1a"> 1165</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_OVERFLOW_SHIFT (1U)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7083ab0d96647d8ed7f156d0c4fd93a0"> 1166</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_OVERFLOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_OVERFLOW_SHIFT) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_OVERFLOW_MASK)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3b6cc47e36d1b170c594806ab8a33168"> 1167</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_OVERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_OVERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_OVERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">/*</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment"> * MSK_PIXEL_IF_FIFO_UNDERFLOW (RW)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment"> *</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> * mask for pixel_if_fifo_unterflow</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> */</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae652653c601398e812105c9a3aaf9d97"> 1174</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_UNDERFLOW_MASK (0x1U)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adfbb700db7ee678835050f86aef92a95"> 1175</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_UNDERFLOW_SHIFT (0U)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac469875cf735c0efe6d3260792415e09"> 1176</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_UNDERFLOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_UNDERFLOW_SHIFT) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_UNDERFLOW_MASK)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1ceb8575509b5c988651fec81436607f"> 1177</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_UNDERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_UNDERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_MSK_IPI_FATAL_MSK_PIXEL_IF_FIFO_UNDERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">/* Bitfield definition for register: INT_FORCE_IPI_FATAL */</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">/*</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment"> * FORCE_INT_EVENT_FIFO_OVERFLOW (RW)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> *</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment"> * force int_event_fifo_overflow</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"> */</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2fb76a1bd9b247a55b526c78163ff8a2"> 1185</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_INT_EVENT_FIFO_OVERFLOW_MASK (0x20U)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3e999ad35083b0b2d3cac93904f3b11a"> 1186</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_INT_EVENT_FIFO_OVERFLOW_SHIFT (5U)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab1c3ad4e7afc290224c66927c82981c2"> 1187</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_INT_EVENT_FIFO_OVERFLOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_INT_EVENT_FIFO_OVERFLOW_SHIFT) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_INT_EVENT_FIFO_OVERFLOW_MASK)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2ce724fec2d32f55cd86b31f2cb3c5a8"> 1188</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_INT_EVENT_FIFO_OVERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_INT_EVENT_FIFO_OVERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_INT_EVENT_FIFO_OVERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">/*</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment"> * FORCE_PIXEL_IF_HLINE_ERR (RW)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment"> *</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment"> * force pixel_if_hline_err</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment"> */</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2a4ff2d6f444b061484daaad88a357a1"> 1195</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_HLINE_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab1def64558eedc997c6a00e748435188"> 1196</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_HLINE_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0fea2454827de2e3f16e1b56cc603a88"> 1197</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_HLINE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_HLINE_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_HLINE_ERR_MASK)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a77096da8680723c24436b616402d1a73"> 1198</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_HLINE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_HLINE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_HLINE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">/*</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> * FORCE_PIXEL_IF_FIFO_NEMPTY_FS (RW)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> *</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"> * force pixel_if_fifo_nempty_fs</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> */</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3502ba8a835680ac5361d78abbf4692c"> 1205</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_MASK (0x8U)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ada7b515ccf250a5ffeac7088a2a2de8d"> 1206</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_SHIFT (3U)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afadaf99e26cccb8f1c4dc13d2ada620d"> 1207</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_SHIFT) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_MASK)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a384f441fd401c4b4b9ecebbbf3bbd64f"> 1208</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_NEMPTY_FS_SHIFT)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">/*</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> * FORCE_FRAME_SYNC_ERR (RW)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> *</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> * force for frame_sync_err</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> */</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2ce78d1c0374bb3014915e7408f21e09"> 1215</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_FRAME_SYNC_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af8c3e15e6a853e21a275665ae8158d38"> 1216</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_FRAME_SYNC_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a438d52941979c4e7629d7f6e0aa677ff"> 1217</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_FRAME_SYNC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_FRAME_SYNC_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_FRAME_SYNC_ERR_MASK)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9a148460c0eeb3d8168d7e403ad92920"> 1218</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_FRAME_SYNC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_FRAME_SYNC_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_FRAME_SYNC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">/*</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> * FORCE_PIXEL_IF_FIFO_OVERFLOW (RW)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> *</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> * force for pixel_if_fifo_overflow</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> */</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a44f1b7c351b65369818e12c61bd321c1"> 1225</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_OVERFLOW_MASK (0x2U)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a36ace8063ce09ef5cf4e5242944fa365"> 1226</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_OVERFLOW_SHIFT (1U)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab9668a5c62d953f28072b1ec2df1a355"> 1227</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_OVERFLOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_OVERFLOW_SHIFT) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_OVERFLOW_MASK)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2dd036cdc8ebf509f927532b75226ada"> 1228</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_OVERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_OVERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_OVERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">/*</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> * FORCE_PIXEL_IF_FIFO_UNDERFLOW (RW)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> *</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> * force for pixel_if_fifo_underflow</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment"> */</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae09ecd59b6b508f6b18359f8c7aa26eb"> 1235</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_UNDERFLOW_MASK (0x1U)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4ed116793a093200cd5bfb53f138a109"> 1236</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_UNDERFLOW_SHIFT (0U)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa125920d63c1da1bf34eb22a4ca12148"> 1237</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_UNDERFLOW_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_UNDERFLOW_SHIFT) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_UNDERFLOW_MASK)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acb33edf8e5bc02dd83098a770a5f79f5"> 1238</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_UNDERFLOW_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_UNDERFLOW_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_IPI_FATAL_FORCE_PIXEL_IF_FIFO_UNDERFLOW_SHIFT)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">/* Bitfield definition for register: INT_ST_AP_GENERIC */</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">/*</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> * SYNCHRONIZER_PIXCLK_AP_ERR (RC)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> *</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment"> * ap error in synchronizer block for pixclk domain</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment"> */</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aeccc6857d82f262abb1bc6b789880f58"> 1246</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_AP_ERR_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a54871e6543ac0e0a68de88356195cf7c"> 1247</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_AP_ERR_SHIFT (16U)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af4f600ef073f29991a80a3e396dcd265"> 1248</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_PIXCLK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">/*</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * SYNCHRONIZER_RXBYTECLKHS_AP_ERR (RC)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> *</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> * ap error in synchronizer block for rxbyteclkhs domain</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"> */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a52a0d023b82bc4b802d0edab29a566ff"> 1255</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_MASK (0x8000U)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a03d523accf36edc07a36998e4c9f0190"> 1256</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SHIFT (15U)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae08ade86add9f38e2fa1e35895c26caf"> 1257</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/*</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> * SYNCHRONIZER_FPCLK_AP_ERR (RC)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> *</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> * ap error in synchronizer block for fpclk domain</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> */</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aff1c3135f75391aecf5d961163785eab"> 1264</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_FPCLK_AP_ERR_MASK (0x4000U)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a049a4b9c38f065b9ce76238065a13308"> 1265</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_FPCLK_AP_ERR_SHIFT (14U)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae8ab866f5ad7d62b43486d5d6bfb740e"> 1266</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_FPCLK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_FPCLK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_SYNCHRONIZER_FPCLK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">/*</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * ERR_HANDLE_AP_ERR (RC)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> *</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> * ap error in error handler block</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> */</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0bff49ee9d15a5eb19ee174c4eea14e7"> 1273</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_ERR_HANDLE_AP_ERR_MASK (0x2000U)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a374d5bf92fcbd93dd3d2339e891f72ac"> 1274</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_ERR_HANDLE_AP_ERR_SHIFT (13U)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a747ea1df2a5fec3aefdec9cf3ae57846"> 1275</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_ERR_HANDLE_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_ERR_HANDLE_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_ERR_HANDLE_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/*</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> * ERR_MSGR_AP_ERR (RC)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> *</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> * ap error in err msgr block</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> */</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab0b7c78ac754296a810bf1af216346e2"> 1282</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_ERR_MSGR_AP_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9f1d87f6de1673c28d1f27263f1393d4"> 1283</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_ERR_MSGR_AP_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a59e736c6fc94ef67d856d3ba00ee055a"> 1284</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_ERR_MSGR_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_ERR_MSGR_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_ERR_MSGR_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">/*</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment"> * PREP_OUTS_AP_ERR (RC)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment"> *</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> * ap error in prepare outs block</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a298151015c9541b1cfe481a0f7150545"> 1291</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PREP_OUTS_AP_ERR_MASK (0xC00U)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abe9fd0b84a33ca5a4ef46928b393821a"> 1292</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PREP_OUTS_AP_ERR_SHIFT (10U)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa634a637671883179316d4489f5f5166"> 1293</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PREP_OUTS_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_PREP_OUTS_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_PREP_OUTS_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">/*</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> * PACKET_ANALYZER_AP_ERR (RC)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"> *</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"> * ap error in packet analyzer block</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a45e366d495bca0e29864074dcee80a8d"> 1300</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PACKET_ANALYZER_AP_ERR_MASK (0x300U)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aec4d4f8414dcf912d24b17d9fcf3da3f"> 1301</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PACKET_ANALYZER_AP_ERR_SHIFT (8U)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a670a5dcf70977f61d30d6ec2c6a72ac6"> 1302</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PACKET_ANALYZER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_PACKET_ANALYZER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_PACKET_ANALYZER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">/*</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * PHY_ADAPTER_AP_ERR (RC)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> *</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * ap error in phy adapter block</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> */</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6a8fa8209ce98f955e421d95d9b85ef2"> 1309</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PHY_ADAPTER_AP_ERR_MASK (0x80U)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a04b6405699776a691a90e0c06bd4366e"> 1310</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PHY_ADAPTER_AP_ERR_SHIFT (7U)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab22f09e2fb1e615e3fb80be304d1c0f1"> 1311</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PHY_ADAPTER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_PHY_ADAPTER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_PHY_ADAPTER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">/*</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment"> * DESCRAMBLER_AP_ERR (RC)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> *</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment"> * ap error in descrambler block</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> */</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9883c391569031507bc8a4a9f54901df"> 1318</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_DESCRAMBLER_AP_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a12b21a2fc2a202b10ecbde5cf02e8386"> 1319</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_DESCRAMBLER_AP_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac96e3bb3717e1d61f88254840e1f0513"> 1320</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_DESCRAMBLER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_DESCRAMBLER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_DESCRAMBLER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">/*</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> * PIPELINE_DELAY_AP_ERR (RC)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment"> *</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment"> * ap error in pipeline delay block</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> */</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaafef409ba4bb0fba0a836bcb9d4a2ef"> 1327</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PIPELINE_DELAY_AP_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae499784600c70cd19e2b82bdbe6d2915"> 1328</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PIPELINE_DELAY_AP_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a83e858942deb464f6775988350398edb"> 1329</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_PIPELINE_DELAY_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_PIPELINE_DELAY_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_PIPELINE_DELAY_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment">/*</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> * DE_SKEW_AP_ERR (RC)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> *</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"> * ap error in de-skew block</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> */</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a15aad0c0bfd8b8e8db126734b8ca1cc2"> 1336</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_DE_SKEW_AP_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5a7365ee0e74e0e4f3cbabdbff868ff3"> 1337</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_DE_SKEW_AP_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4861543ea3f1ca06714d80b15381624a"> 1338</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_DE_SKEW_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_DE_SKEW_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_DE_SKEW_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">/*</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment"> * REG_BANK_AP_ERR (RC)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment"> *</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> * ap error in register bank block</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"> */</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3d559696771c0882b2df5a504ced0a7b"> 1345</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_REG_BANK_AP_ERR_MASK (0xCU)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6d804f58b2acf3fb5a746289862c0cf0"> 1346</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_REG_BANK_AP_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8f9610f7a17761d749d31c5b84396365"> 1347</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_REG_BANK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_REG_BANK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_REG_BANK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">/*</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment"> * APB_AP_ERR (RC)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment"> *</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment"> * ap error in apb block</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"> */</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a75539288fa4fef6cc26c1f8c54bc506f"> 1354</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_APB_AP_ERR_MASK (0x3U)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5e8a12685137a869478bdfc964f5a83f"> 1355</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_APB_AP_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a762ea3e81f571e657d081e0efd09713e"> 1356</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_GENERIC_APB_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_GENERIC_APB_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_GENERIC_APB_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span> </div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment">/* Bitfield definition for register: INT_MSK_AP_GENERIC */</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment">/*</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment"> * MSK_SYNCHRONIZER_PIXCLK_AP_ERR (RW)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment"> *</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment"> */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a58689b8aa8a49836f4ea10ac6b9b8d01"> 1363</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a550a8a675a68c73a19cabad7ddc9e792"> 1364</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_SHIFT (16U)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa1b7982161a7dc9a590862595dfdca60"> 1365</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e97c88480ba8996e74afd7396baefc1"> 1366</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_PIXCLK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span> </div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">/*</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"> * MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR (RW)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment"> *</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment"> */</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acf0fda48fa4d552c7a29151f64323302"> 1372</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_MASK (0x8000U)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5260a46dd7c4e57f92f6989eaf5b501b"> 1373</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SHIFT (15U)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abf42cbcb9138d4650b89ab9181716376"> 1374</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acd7836de9d1d2dbe4686d344324b229e"> 1375</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">/*</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment"> * MSK_SYNCHRONIZER_FPCLK_AP_ERR (RW)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment"> *</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment"> */</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab248078834dff9f9aa0dcefc1b1a30f3"> 1381</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_MASK (0x4000U)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae9a8ac8cdab51952d8503b1275d8816e"> 1382</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_SHIFT (14U)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8c4b989b459f2a46dcf2ea154084dfe7"> 1383</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aae3c46e5e19954d889ac6422479617a8"> 1384</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_SYNCHRONIZER_FPCLK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">/*</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment"> * MSK_ERR_HANDLE_AP_ERR (RW)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment"> *</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment"> */</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a57d71622560276f9508c6a970eb256e4"> 1390</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_HANDLE_AP_ERR_MASK (0x2000U)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a491038ed0f9b19f21c0dd1006740ad22"> 1391</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_HANDLE_AP_ERR_SHIFT (13U)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7e6900662508b818ad47f7706207ec87"> 1392</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_HANDLE_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_HANDLE_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_HANDLE_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adfba70399f7687c75d542e85705ada89"> 1393</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_HANDLE_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_HANDLE_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_HANDLE_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">/*</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> * MSK_ERR_MSGR_AP_ERR (RW)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> *</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"> */</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4cb4eba1781844e68f5f9ee2a9ae8994"> 1399</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8bf55f501ba576921ecf6dfb9f2c8d7c"> 1400</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0c652b94218834799ca7221c5d96118c"> 1401</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a97c652e3a86950c81ec10735ada9e6ce"> 1402</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_ERR_MSGR_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">/*</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> * MSK_PREP_OUTS_AP_ERR (RW)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"> *</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment"> */</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afc567689c2f03db655e9c75e2ddcd32a"> 1408</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_MASK (0xC00U)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1143904a693a60c9996afa02e52e0935"> 1409</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_SHIFT (10U)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a88591b607f439c516b4b0a7f77c953d6"> 1410</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a81f968c14feafcd7fc61623d1f0b8061"> 1411</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PREP_OUTS_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">/*</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment"> * MSK_PACKET_ANALYZER_AP_ERR (RW)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> *</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"> */</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7bf82e6337847979e60b3d7ffd0425e2"> 1417</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_MASK (0x300U)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab1451ab52afceb564ef78f316a4e40c5"> 1418</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_SHIFT (8U)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1950475e8af86598ba20e011a19725aa"> 1419</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a42e3da6843d2edda6c2b70c71795177a"> 1420</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PACKET_ANALYZER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span> </div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">/*</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment"> * MSK_PHY_ADAPTER_AP_ERR (RW)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment"> *</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> */</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a806844b4d2077de8b4af119d8f1086d8"> 1426</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_MASK (0x80U)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2bb754f3fc96fb8726f3347cc40a995a"> 1427</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_SHIFT (7U)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7ba010f2b296bcab8f1524dd10217594"> 1428</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af8dd86d54af61bb22d252615e3fb3eec"> 1429</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PHY_ADAPTER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">/*</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment"> * MSK_DESCRAMBLER_AP_ERR (RW)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment"> *</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment"> */</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a99b911a08a2762290e97c64cc2ce37dd"> 1435</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5de5be1a62fe04dd0dc1c5f3d95d06fa"> 1436</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a56012be3467f794f28b1968519859cbf"> 1437</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1ef79522959032e40cadc3941f91c7e4"> 1438</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DESCRAMBLER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span> </div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">/*</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment"> * MSK_PIPELINE_DELAY_AP_ERR (RW)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment"> *</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment"> */</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa00df3eac215b0716e0bfd0e07b4c15d"> 1444</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PIPELINE_DELAY_AP_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adcf90a21c339b507b06507ed2de3be21"> 1445</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PIPELINE_DELAY_AP_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3c310e63d65c559dc7c3df628a9fc399"> 1446</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PIPELINE_DELAY_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PIPELINE_DELAY_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PIPELINE_DELAY_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0df53b4170a93baadd0415166be3edf1"> 1447</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PIPELINE_DELAY_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PIPELINE_DELAY_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_PIPELINE_DELAY_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span> </div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">/*</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment"> * MSK_DE_SKEW_AP_ERR (RW)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> *</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment"> */</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af685ba9e8c34559e4b3d7cc1bc57de6f"> 1453</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab8a20dde0dfbba9747a7ed84f69876ce"> 1454</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7cd1a9c18064735af322add2f4d2d797"> 1455</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa34ac7890b506cb5ba503033d06a942d"> 1456</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_DE_SKEW_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span> </div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">/*</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"> * MSK_REG_BANK_AP_ERR (RW)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> *</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"> */</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a80127bb7a6fe214631842bff8b92afdd"> 1462</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_MASK (0xCU)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a28f70a1b22ce1d480e009525be0eb2af"> 1463</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a020f0a62d056f0024366e85113b8c5f3"> 1464</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1e038dc711b98555e49cc073cf246ab6"> 1465</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_REG_BANK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">/*</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment"> * MSK_APB_AP_ERR (RW)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment"> *</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> */</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a09cde987ccd446bdd33c198c1b9626fd"> 1471</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_MASK (0x3U)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a11fd41f75e12eae7d2fedb46884cff2b"> 1472</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aedca1c1da986ee02eaae8c366214a41d"> 1473</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abac64ecac4ed22e1f36c4c7eefbf7395"> 1474</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_GENERIC_MSK_APB_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">/* Bitfield definition for register: INT_FORCE_AP_GENERIC */</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">/*</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment"> * FORCE_SYNCHRONIZER_PIXCLK_AP_ERR (RW)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment"> *</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment"> */</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a19808e070d8d2ef0f04148b38b8a5d09"> 1481</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a66d8ca1ef85aae3e3693d59453bd765f"> 1482</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_SHIFT (16U)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af2a6bd298b049745bffe99a01f4eb9f4"> 1483</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a91327cd8567a655bc8941fbcb28c9cc9"> 1484</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_PIXCLK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">/*</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> * FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR (RW)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> *</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment"> */</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a88327a20d9885dbb98f728b6b3a9ca9f"> 1490</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_MASK (0x8000U)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad8617b9ebcf7725088728fcff8651771"> 1491</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SHIFT (15U)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a46c58f8c71e1257613f761bf58ff5b44"> 1492</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa8d7d7a2d3dd679110347b514d161ab6"> 1493</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_RXBYTECLKHS_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span> </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment">/*</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment"> * FORCE_SYNCHRONIZER_FPCLK_AP_ERR (RW)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> *</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> */</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a428c4de4c9ec1412f9b0ae08d07a15a6"> 1499</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_MASK (0x4000U)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab21ca38b1971012cea4018cc5cf284a1"> 1500</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_SHIFT (14U)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a55ae9717c98b7b299ca8ffeb90dd89f7"> 1501</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1cc3d84c9d235e1fcde07dfa852e8943"> 1502</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_SYNCHRONIZER_FPCLK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span> </div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">/*</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment"> * FORCE_ERR_HANDLE_AP_ERR (RW)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment"> *</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment"> */</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a70f895a2cf762f1e11f775f8640005ba"> 1508</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLE_AP_ERR_MASK (0x2000U)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab6441c947c06b65b1a5416a8f7b7ce55"> 1509</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLE_AP_ERR_SHIFT (13U)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aed23c4ff0e182035f5e515d9af9b467f"> 1510</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLE_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLE_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLE_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2964fb481df795878554de36611a8448"> 1511</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLE_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLE_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_HANDLE_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">/*</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment"> * FORCE_ERR_MSGR_AP_ERR (RW)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment"> *</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment"> */</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a316b667c438bb70884a15fd683802991"> 1517</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acb58d026baa38682725d13993611b5fd"> 1518</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a75df4f557a8e2e7334e67a60943a6906"> 1519</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3000d32d397cfc2aa7d4c118c76330ba"> 1520</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_ERR_MSGR_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span> </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">/*</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment"> * FORCE_PREP_OUTS_AP_ERR (RW)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> *</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> */</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4ad802c9d7ca1dd2a53c608a233f3e45"> 1526</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_MASK (0xC00U)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acfbac23d0b4e220bc710f8666e0cca0b"> 1527</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_SHIFT (10U)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a159e41f21a4f9be9911a302355af7fb1"> 1528</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a360b387636705f02ed545704d5ecc8f6"> 1529</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PREP_OUTS_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span> </div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">/*</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment"> * FORCE_PACKET_ANALYZER_AP_ERR (RW)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment"> *</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment"> */</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae700fed8631d9f19afa348fcae60ca45"> 1535</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_MASK (0x300U)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6659cc59fb7a2b8f3ab56212e97fc6db"> 1536</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_SHIFT (8U)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3721d10ca5e351218d85a447083b4e1d"> 1537</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9d4ead7c0b6566c4bb7e359e691df2ff"> 1538</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PACKET_ANALYZER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">/*</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment"> * FORCE_PHY_ADAPTER_AP_ERR (RW)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment"> *</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment"> */</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a123ab8ab0e90da60914ea4dd57437444"> 1544</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_MASK (0x80U)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0aea88b2307a29bb73d9fadf8e7f171c"> 1545</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_SHIFT (7U)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a93b8ba02782dfdda6bb8ff944110c430"> 1546</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a31a62e8fd8748a0c8d706fca0f0195a6"> 1547</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PHY_ADAPTER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span> </div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">/*</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment"> * FORCE_DESCRAMBLER_AP_ERR (RW)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment"> *</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment"> */</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aad76692202ad6307c93de8f0b50b2c3a"> 1553</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a78c2e3a4e254a8a7a8c86e589f9a744b"> 1554</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3511f2896f1ed360433f97d165dd48e3"> 1555</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1558252087dc3f44f1d345502a1f1336"> 1556</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DESCRAMBLER_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span> </div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">/*</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment"> * FORCE_PIPELINE_DELAY_AP_ERR (RW)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment"> *</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment"> */</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adcf24db65a8892578e7f9967328bb282"> 1562</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PIPELINE_DELAY_AP_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae12c5b71aa583af70da4e40b1522e06b"> 1563</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PIPELINE_DELAY_AP_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afd3fca5f0884fdfad057c82951fa0c4f"> 1564</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PIPELINE_DELAY_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PIPELINE_DELAY_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PIPELINE_DELAY_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae0e79b9a1a5420ba144231332639cfd1"> 1565</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PIPELINE_DELAY_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PIPELINE_DELAY_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_PIPELINE_DELAY_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span> </div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">/*</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment"> * FORCE_DE_SKEW_AP_ERR (RW)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment"> *</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment"> */</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a091632714476cec6095fb93f439fae4d"> 1571</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a24bd8e27d5bd5eca476baecb87da3172"> 1572</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a98a280be7f4c34a3f94166a9275e368c"> 1573</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3a1f60d5609ebc1a9d293554482414bd"> 1574</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_DE_SKEW_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment">/*</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment"> * FORCE_REG_BANK_AP_ERR (RW)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment"> *</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment"> */</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae3e4623f2f7f26621a0b6aef58047f76"> 1580</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_MASK (0xCU)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a05ce5499359664aac1ab44985939dddd"> 1581</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0a2a416d14128036188eac115cb07cd3"> 1582</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaeee47f36d6fbd81bbadf1dad3779791"> 1583</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_REG_BANK_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">/*</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment"> * FORCE_APB_AP_ERR (RW)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment"> *</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment"> */</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adeedc82352f68d21937603dc0b1426de"> 1589</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_MASK (0x3U)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aedfdd975121a1c4e5e3010ebd80ba6f5"> 1590</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab56b337f73d3efe2325a3a0a5ed656ad"> 1591</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_SHIFT) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_MASK)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adc9bbc1f1bb8c058dbce767d0d2e9407"> 1592</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_GENERIC_FORCE_APB_AP_ERR_SHIFT)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span> </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">/* Bitfield definition for register: INT_ST_AP_IPI_FATAL */</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">/*</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment"> * REDUNDANCY_ERR (RC)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment"> *</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment"> * ap redundancy error in ipi1</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment"> */</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aab16b4c78d657402fa952bae6787232a"> 1600</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_REDUNDANCY_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a85d6b8f9d9e015230a67e38aa4d13cc0"> 1601</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_REDUNDANCY_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0569fb6ec052b068a31df9b72b887f1c"> 1602</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_REDUNDANCY_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_IPI_FATAL_REDUNDANCY_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_IPI_FATAL_REDUNDANCY_ERR_SHIFT)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">/*</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment"> * CRC_ERR (RC)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> *</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment"> * ap crc error in ipi1</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment"> */</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7996db6af117d51ab555114def3e82c6"> 1609</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_CRC_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abed3777b2aa052d747dfc2098289628e"> 1610</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_CRC_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aae7e302527d24d28b74e45f1cc50b18f"> 1611</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_CRC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_IPI_FATAL_CRC_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_IPI_FATAL_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">/*</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment"> * ECC_MULTIPLE_ERR (RC)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment"> *</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment"> * ap ecc multiple error in ipi1</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> */</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6c566aacf22801002880af7ff20f332b"> 1618</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_MULTIPLE_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae8cb81cd851c4334ea11f14c6772d213"> 1619</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_MULTIPLE_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7f61369b1a3beb94f28f75e55f84f60e"> 1620</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_MULTIPLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_MULTIPLE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_MULTIPLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">/*</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment"> * ECC_SINGLE_ERR (RC)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment"> *</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment"> * ap ecc sigle error in ipi1</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment"> */</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a48625f465ca2bef87d71c72457641d55"> 1627</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_SINGLE_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9832ce63cdb0459bbb4fddc3fb35e51b"> 1628</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_SINGLE_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab84455a6a833aac2f0e70584a2637a5d"> 1629</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_SINGLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_SINGLE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_IPI_FATAL_ECC_SINGLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span> </div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">/*</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment"> * PARITY_RX_ERR (RC)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment"> *</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment"> * ap parity rx error in ipi1</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment"> */</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3a4769392e36dfbbf5d1fa2ce0806ba5"> 1636</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_RX_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aba2adf8c24bc9abfa3d09845ba3bbaa0"> 1637</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_RX_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8360f858099560a91e216d2d2b7f89b1"> 1638</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_RX_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_RX_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_RX_ERR_SHIFT)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span> </div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">/*</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment"> * PARITY_TX_ERR (RC)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment"> *</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment"> * ap parity tx error in ipi1</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> */</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a14cb7f1b56470da67f1a5c193ebaf32b"> 1645</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_TX_ERR_MASK (0x1U)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acc8e2d957d0e47c95e055e51553a3dd6"> 1646</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_TX_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3d570fbb3637fdc4ec56f93b435a56e3"> 1647</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_TX_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_TX_ERR_MASK) &gt;&gt; MIPI_CSI_INT_ST_AP_IPI_FATAL_PARITY_TX_ERR_SHIFT)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">/* Bitfield definition for register: INT_MSK_AP_IPI_FATAL */</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">/*</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment"> * MASK_REDUNDANCY_ERR (RC)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment"> *</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment"> */</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab3c73e214d5c1176ee7e1ca664302c0f"> 1654</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_REDUNDANCY_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3a28d09af250555031930b18ccf2c5de"> 1655</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_REDUNDANCY_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a058ad6c460a6877b390af269961effe4"> 1656</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_REDUNDANCY_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_REDUNDANCY_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_REDUNDANCY_ERR_SHIFT)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span> </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">/*</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment"> * MASK_CRC_ERR (RC)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"> *</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment"> */</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a17fbbf913117001eaabf373a6c507385"> 1662</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_CRC_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7ca3718e9d23e97a7f8572df8c6f4645"> 1663</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_CRC_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a95ffd7ccabd4fd5a3d6a526915730fda"> 1664</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_CRC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_CRC_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span> </div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment">/*</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment"> * MASK_ECC_MULTIPLE_ERR (RC)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment"> *</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment"> */</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abe5239cac21eafe06657cf0fc978acd0"> 1670</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_MULTIPLE_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac7a01902f9c1abf150f7ae0c344aad97"> 1671</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_MULTIPLE_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4b6a4427a74b03208f01982ab45730a0"> 1672</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_MULTIPLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_MULTIPLE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_MULTIPLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span> </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">/*</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment"> * MASK_ECC_SINGLE_ERR (RC)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment"> *</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment"> */</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a933ceedfd4aea2876f07c3296dc34b0d"> 1678</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_SINGLE_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1e3a5187067351e08ad1616e1f90e143"> 1679</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_SINGLE_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6379c5577b8cc0d2dd9769aa75e5462e"> 1680</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_SINGLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_SINGLE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_ECC_SINGLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">/*</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment"> * MASK_PARITY_RX_ERR (RC)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment"> *</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment"> */</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af8134b568d151aa2630c621ebcfb8dca"> 1686</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_RX_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adbf0250ede153843873108f654b3ccff"> 1687</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_RX_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa82e393eb2853136051d94faa3f2c224"> 1688</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_RX_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_RX_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_RX_ERR_SHIFT)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">/*</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment"> * MASK_PARITY_TX_ERR (RC)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment"> *</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment"> */</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac4ab95eba8c4645f754600ca8016b7d0"> 1694</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_TX_ERR_MASK (0x1U)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaf0021569dd69a2b286fdff477985209"> 1695</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_TX_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5c06b8bbdc1912a63a9af5701093e8c2"> 1696</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_TX_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_TX_ERR_MASK) &gt;&gt; MIPI_CSI_INT_MSK_AP_IPI_FATAL_MASK_PARITY_TX_ERR_SHIFT)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">/* Bitfield definition for register: INT_FORCE_AP_IPI_FATAL */</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">/*</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment"> * FORCE_REDUNDANCY_ERR (RC)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment"> *</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment"> */</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aec1a767ba0a237794b113290e56706f6"> 1703</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_REDUNDANCY_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8a8e72862561f37ed5894b372f15645f"> 1704</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_REDUNDANCY_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a94d62ec318a98663406bd768b4108e61"> 1705</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_REDUNDANCY_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_REDUNDANCY_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_REDUNDANCY_ERR_SHIFT)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">/*</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment"> * FORCE_CRC_ERR (RC)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment"> *</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment"> */</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a29f3fb101e7c240c634698863080a79b"> 1711</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_CRC_ERR_MASK (0x10U)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1e9c89a5af97d5658725808f784f8149"> 1712</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_CRC_ERR_SHIFT (4U)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a355611df78d992a3fe482040dd725d2f"> 1713</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_CRC_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_CRC_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_CRC_ERR_SHIFT)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment">/*</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment"> * FORCE_ECC_MULTIPLE_ERR (RC)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment"> *</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment"> */</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa6c44a1f37382436f3d8697d4e0b7bf6"> 1719</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_MULTIPLE_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae17e986b8a9774666fa936d02f21ef82"> 1720</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_MULTIPLE_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad9d27a0c5e05edce985d6cdea3243247"> 1721</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_MULTIPLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_MULTIPLE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_MULTIPLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">/*</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"> * FORCE_ECC_SINGLE_ERR (RC)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment"> *</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment"> */</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab4f19a770a78717ac17b0627853e4052"> 1727</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_SINGLE_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad6921786b199b179cf9e01247e5e97f3"> 1728</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_SINGLE_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a234bfda0f75fa3593a46cf6eb220569b"> 1729</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_SINGLE_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_SINGLE_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_ECC_SINGLE_ERR_SHIFT)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span> </div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment">/*</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment"> * FORCE_PARITY_RX_ERR (RC)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment"> *</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment"> */</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1e43b2fe58615237bffe56884e237c45"> 1735</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_RX_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9ff44ca5087dac40681e0e0b06746f21"> 1736</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_RX_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a99bebd72fb27d4a3a9e5c2bda280aee8"> 1737</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_RX_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_RX_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_RX_ERR_SHIFT)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">/*</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment"> * FORCE_PARITY_TX_ERR (RC)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment"> *</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment"> */</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4a479804d3f1e2fab8dbd4da9605de4c"> 1743</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_TX_ERR_MASK (0x1U)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad4ced62211a7fcf7de06e97d117ce896"> 1744</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_TX_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a54d6452b6a562091a00ff2e89e4e48fc"> 1745</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_TX_ERR_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_TX_ERR_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_AP_IPI_FATAL_FORCE_PARITY_TX_ERR_SHIFT)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span> </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment">/* Bitfield definition for register: INT_ST_BNDRY_FRAME_FATAL */</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">/*</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC15 (RC)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment"> *</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment"> */</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad4a6e0f484b3a5eb62a6b681becbeee6"> 1753</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1cf4399ed3f46885b46ee98ed5751085"> 1754</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7224d22943d83e575126c457874e2f55"> 1755</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment">/*</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC14 (RC)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment"> *</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"> */</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8c77f6346c77ab87a93d0c513a61b8af"> 1762</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae7868540e441df9c2554da9653a64442"> 1763</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8902ffdec7c7a0b61086ce3d3680dd40"> 1764</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span> </div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">/*</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC13 (RC)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment"> *</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment"> */</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa1c201040831c069317c7a7e52fb19dc"> 1771</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e959d0e4b34ed8a130f3bef9296f786"> 1772</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a03801fd3f3dc06583515e7b35101dcea"> 1773</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span> </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment">/*</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC12 (RC)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment"> *</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment"> */</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a57d4720116cf3886de055296f1540b88"> 1780</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab515fdbfc9347c1cc0dd2e10fa8580c6"> 1781</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a48afab4e97caf8e1213b6c8ab5d15074"> 1782</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">/*</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC11 (RC)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment"> *</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment"> */</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aed947f56dfed921b55a0f1b06d418a01"> 1789</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7f368480b1b311f00e5b0fbdb70983f4"> 1790</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae3999e01b97b663bf69094a601478cd8"> 1791</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span> </div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment">/*</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC10 (RC)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="comment"> *</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment"> */</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a323bb313f25c98788bde7e0fc6d20349"> 1798</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a70a5f687eacca4cc20ef3db1f3bb1945"> 1799</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a271d84cdf6b96dbb9db15ccad0131990"> 1800</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">/*</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC9 (RC)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment"> *</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment"> */</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a943fcdc8ec2b036563622ed954659008"> 1807</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a51981d143cb5fb0ef1c2b3536d77b623"> 1808</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adf6d25a1d97ec2d33b18c871ba1b8629"> 1809</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span> </div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="comment">/*</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC8 (RC)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment"> *</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment"> */</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1b76493773f84f5460d8c30d8ece1714"> 1816</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab0dd35e66ff41db0429648e2f5c16415"> 1817</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6560528eac74fcf7b75304a437cbeec4"> 1818</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">/*</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC7 (RC)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment"> *</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment"> */</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a325e858e3bd5ae41ba6c2fd3428bca94"> 1825</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3d299b2b97e8a917f2481ff1ccefa9bc"> 1826</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ada340ebf4ea4302063013647efe1cd5c"> 1827</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span> </div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">/*</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC6 (RC)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment"> *</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment"> */</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5c6705dd95bfd605d43f8af949789383"> 1834</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af16a8f3f0ffc7b33e43b4e9286eb58fc"> 1835</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1cdbff68f42b1a0b40d5bfcf57c605c8"> 1836</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment">/*</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC5 (RC)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment"> *</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment"> */</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a068672d78b881929eb54fafec02d53bf"> 1843</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a33b8ecbccee13a21fc34420bb6c88380"> 1844</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0a48c7efdb824f6e47e8a032ead157e5"> 1845</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment">/*</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC4 (RC)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment"> *</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment"> */</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab37faae081238e16ad7b415fbcbd2935"> 1852</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af8f3d1d262daaec3543f4559a4e2e60d"> 1853</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac6cca6e32764f87ddbe09bd3c1e362d3"> 1854</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span> </div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment">/*</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC3 (RC)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment"> *</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment"> */</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a659cdaa0791c37809b152757f2645e0c"> 1861</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a47c4eb22ca1e74e4a5b5aeedf048cb91"> 1862</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8e8df06e49de44797f3a7f2a52eed618"> 1863</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span> </div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment">/*</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC2 (RC)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment"> *</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment"> */</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af0daec95c4b3a3098e3f10dbb20e3be9"> 1870</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6c6f7f94fa3b92961c7462400b797734"> 1871</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a68135c7fa21ccab217bab5df4cf51b4e"> 1872</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span> </div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment">/*</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC1 (RC)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment"> *</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment"> */</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a36721db9288463499b799e7d0bb5866d"> 1879</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abb9e46cc190a0c5cf083d982ca848b69"> 1880</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abbdf28744c82b63bfb9c2b371543522f"> 1881</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span> </div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment">/*</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment"> * ERR_F_BNDRY_MATCH_VC0 (RC)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="comment"> *</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment"> */</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aeed04959d2a7a9fc14abd18becaf81ba"> 1888</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae5264f2b32a74fe4ebddf3d4eb1349a6"> 1889</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acce4e71aa691420e70a701b687059368"> 1890</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_ST_BNDRY_FRAME_FATAL_ERR_F_BNDRY_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span> </div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment">/* Bitfield definition for register: INT_MSK_BNDRY_FRAME_FATAL */</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment">/*</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC15 (RW)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment"> *</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment"> */</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8759bfbb4e3f111b28d6d78b225e3f23"> 1898</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8ddce0ff9f1dacd234c769db0132b03c"> 1899</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e5ef728c9f92c564a059051aa7c8059"> 1900</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC15_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC15_MASK)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2be8ef88f4967b2009a1e5c0ca974cb2"> 1901</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span> </div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment">/*</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC14 (RW)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment"> *</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment"> */</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aafed91b12d95a32252a2707b40c9682d"> 1908</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af136bb3d529dfed08b8691faa9aa794d"> 1909</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3338a0538a7e65283a9d6ba3ecc7e72e"> 1910</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC14_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC14_MASK)</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad8f12f154fe7842b1168efcff36f1eb3"> 1911</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span> </div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="comment">/*</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC13 (RW)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment"> *</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment"> */</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a620174c45f1a9f03af54392d99157ae1"> 1918</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0525217ed2dc549d604dd79524ba5029"> 1919</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6bfd6ce435ecf6a918b33b6470bd0b61"> 1920</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC13_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC13_MASK)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a23cf87ed32011176845dcf7a0b0164c4"> 1921</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">/*</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC12 (RW)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment"> *</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment"> */</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a87a5d6c1185b2b2d57ae7e3366b10d7d"> 1928</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab391b188433aeeb598cc27ee629ccadb"> 1929</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8f43ea011b3f76b22e49b92c2e0edb34"> 1930</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC12_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC12_MASK)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a298a7bc40113a43a05013b1a3a8bf3c0"> 1931</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">/*</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC11 (RW)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment"> *</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment"> */</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a031d67cc2fb7f6716faf8fbedf4d6a24"> 1938</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af9e8ffd21bd4a240a7f32732e2c51aa5"> 1939</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac5b212ac215ede5920e358a183205326"> 1940</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC11_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC11_MASK)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a414dd5b04fcce4d8cd6bfe6aa3efddcb"> 1941</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">/*</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC10 (RW)</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> *</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment"> */</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a65b1588d36d86be83a8e1a1205f5f2ce"> 1948</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7787bc09bbfa5df82dcae11d8b61c64d"> 1949</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4366fb1a11b686893b53591e74349c03"> 1950</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC10_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC10_MASK)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a22454de5d2f704094cd0fba2bab6719b"> 1951</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span> </div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment">/*</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC9 (RW)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment"> *</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment"> */</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaea674927c2362c5fa445c8f71117cf5"> 1958</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5e6a6a5cbedc2bffac18d1724c445914"> 1959</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa3b4595c9537454586680d1cc71794ef"> 1960</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC9_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC9_MASK)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a02094c69dabe24eb4e7da40ab3c7aa66"> 1961</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment">/*</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC8 (RW)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment"> *</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment"> */</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a75c8a1304ecb545ed9b718eb176b7252"> 1968</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6fe7478999ebaf73aa2b232746f6b96b"> 1969</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3a341e5398c6a73aa44a351e5e12bf73"> 1970</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC8_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC8_MASK)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0d2d6af641f108096abf5d3be5f97a02"> 1971</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span> </div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="comment">/*</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC7 (RW)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment"> *</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment"> */</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adef3423f840c39367cb51bc55596e490"> 1978</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab3ebe6723c34d4a0cb48c0a20b7b887f"> 1979</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a329431d87a0465e89be603a77e06d799"> 1980</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC7_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC7_MASK)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abb143206ae2f8d92987789b0b097dfe4"> 1981</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment">/*</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC6 (RW)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment"> *</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment"> */</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1ab9c752891a857add2fb6efc9e32e74"> 1988</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a44da2165ad47c7d226915f4468634a12"> 1989</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a32cd92cbd5eabe035ae4d8181c1a20fd"> 1990</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC6_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC6_MASK)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5f10e31ba974ab3085fe324545f369a9"> 1991</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span> </div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="comment">/*</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC5 (RW)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment"> *</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment"> */</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a90b03a1f7d843baa44cc0f9e5100941e"> 1998</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2018ff7faa5650438dca2ea8801976e7"> 1999</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a104d8ec68cc092c3bb602de244b52bc1"> 2000</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC5_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC5_MASK)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6ec8b5a7f421d05a633f5e382b04cc03"> 2001</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span> </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment">/*</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC4 (RW)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment"> *</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment"> */</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4da432ba0839e60f894217f7e813bb5b"> 2008</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a17cdc0b77b5d33958734b089a3973979"> 2009</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae3d2a6e845bac9249507ab7254287061"> 2010</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC4_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC4_MASK)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1020c14b401d52aa8294695355f446b7"> 2011</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span> </div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment">/*</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC3 (RW)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment"> *</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment"> */</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0da4100fcf7b819bcb3f50ec9cb37ec2"> 2018</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af4d88eda6901887c5fad21a42a4d2a78"> 2019</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6efe9e36f30ebc65adca55354c6d93ec"> 2020</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC3_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC3_MASK)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a44a1b2d7dbb6aa7b30b4f0b56353561a"> 2021</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span> </div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment">/*</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC2 (RW)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment"> *</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment"> */</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af09ed08aff470debd26057442d1ec5a9"> 2028</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5ac62e31e20a67f5daee89fc22ceff7c"> 2029</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ade3f61b53204337a0022560fe4456570"> 2030</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC2_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC2_MASK)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aba98c8ac10df5965df136b2bb75ebf77"> 2031</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span> </div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment">/*</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC1 (RW)</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment"> *</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment"> */</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5eed3f9abf1c836fff79197ac4ee7f3d"> 2038</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5f86097e2ca022b9917d595ef0ae703a"> 2039</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a83e63cf12413502b316f4b1a0b30b65d"> 2040</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC1_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC1_MASK)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1c223945b05dda423f6c1f16a6f996aa"> 2041</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span> </div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment">/*</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment"> * MSK_ERR_F_BNDRY_MATCH_VC0 (RW)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment"> *</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment"> */</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5b75b60f5608d49a262c0a454a84de71"> 2048</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a00865a3b88789500dcbf829781245004"> 2049</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4dd3ef6b2bbb94b8408b025c2c1ff042"> 2050</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC0_SHIFT) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC0_MASK)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3b6250ee9310b9f6c14c4ff7e0f05591"> 2051</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_MSK_BNDRY_FRAME_FATAL_MSK_ERR_F_BNDRY_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span> </div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment">/* Bitfield definition for register: INT_FORCE_BNDRY_FRAME_FATAL */</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">/*</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC15 (RW)</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment"> *</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment"> */</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8c9ccca83acef6a0a50e52ccbe056997"> 2059</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a142944bf93069b0175b24611b4239b6f"> 2060</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acddacd71740112a72ba786341843fa8f"> 2061</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC15_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC15_MASK)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa9c3720704300b9500d2c2bd9cd1d42b"> 2062</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span> </div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">/*</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC14 (RW)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment"> *</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment"> */</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ace11f0fe1f8a9c6fc435688b5f6c4e05"> 2069</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a24e8c9c57f83dab68f7515c90bbfc77a"> 2070</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6d283cd6fff284d358613ac1446c9891"> 2071</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC14_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC14_MASK)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7ffb92abb9203ee23320a5c51820fcb8"> 2072</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span> </div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment">/*</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC13 (RW)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment"> *</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment"> */</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2459e70dd097d2c3e4a5665cab5efd96"> 2079</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9d869a62468683b374a63eea3a7549d3"> 2080</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaba6613d937f09533b3b1652f73e29a5"> 2081</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC13_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC13_MASK)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab77ae50d045312a6b71975695478a3e1"> 2082</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment">/*</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC12 (RW)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment"> *</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment"> */</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a83898f3da754aadb2ae40c99cdc760ad"> 2089</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9b0cf3a02c20f1b2d9f872ddf8f75309"> 2090</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a800b1162ce779958a58f130e14605cfd"> 2091</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC12_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC12_MASK)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a05533a01069b9d1904c6f84b2db51153"> 2092</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span> </div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment">/*</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC11 (RW)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment"> *</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment"> */</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac57d94f1ea9a4980ea395c9abde97b25"> 2099</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afa7cda372ee49c31560554b3977fdc01"> 2100</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae6b713072259a3af0f4bcb2d0d45fe1e"> 2101</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC11_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC11_MASK)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abc7c18bdc42892622773f3706b7fd49e"> 2102</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span> </div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment">/*</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC10 (RW)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment"> *</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment"> */</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3f113bdb046af837883046d7daa4ad09"> 2109</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a73152212034688d2d31e58d71e95156d"> 2110</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9b4f453b251c9c14b8d23919d5a3dc48"> 2111</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC10_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC10_MASK)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2c16fa570018f9352abc0dd9bd306205"> 2112</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span> </div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">/*</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC9 (RW)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment"> *</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment"> */</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#affd6f225c5ee3c4c078311ef03e63c64"> 2119</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a67813c1be744076b3adb55c8916d75e8"> 2120</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a74bef8ad88d8b240b71473e971f53997"> 2121</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC9_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC9_MASK)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a221e04747c6612657d68256ae8717f17"> 2122</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">/*</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC8 (RW)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment"> *</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment"> */</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a87932031418bc513e4a382d2c3d55449"> 2129</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a72c0dd5c4e5064bf9dabeace8eff96b9"> 2130</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e41ad3a0a6ff9d685ca0e41a8d4ae26"> 2131</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC8_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC8_MASK)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acbc1d71e4ebdb1c06f4d7ceb3fcd2812"> 2132</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">/*</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC7 (RW)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment"> *</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment"> */</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1cdf56ded62d6980a6b434650b4cbda0"> 2139</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afeec7ac48bb66010502a481d64bb382e"> 2140</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab5fee5a7f09e11646ae32deb21bf4142"> 2141</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC7_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC7_MASK)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae7e01d66a13cec21d364810be0729ebb"> 2142</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment">/*</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC6 (RW)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment"> *</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment"> */</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8bbc46e4c378dab5eda59c2ad2cd0b0f"> 2149</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8f2fb0253929abc6929ff690619e12fe"> 2150</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a61a37ed8df5f46d42e25cd4b93c44ffb"> 2151</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC6_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC6_MASK)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a580486cc7c556f4ab5bb8669532c08f4"> 2152</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span> </div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment">/*</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC5 (RW)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment"> *</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment"> */</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e7acc5373a9c58e03bf6581d3750d28"> 2159</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa12cf37732139c97957a5c4d04a36ec3"> 2160</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a62d56c2d0ed019deec08c95ea6af0c88"> 2161</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC5_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC5_MASK)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a34ffc49d72909e2151f88d434d8bf7c7"> 2162</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">/*</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC4 (RW)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment"> *</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment"> */</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af42b28948c15431152956de353a8c7cf"> 2169</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa083a213b94391c346a007fc0e575ddc"> 2170</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9508d999bf6bfa16468eb7cd75b14647"> 2171</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC4_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC4_MASK)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4c81f67ce852ded4345e1edda34ea751"> 2172</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">/*</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC3 (RW)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment"> *</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment"> */</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2bf2b2d0c609612624c2c563e65e4ed0"> 2179</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af9f5041846f665191317d0e85307d0ab"> 2180</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abfd47dc6a078fba048eaf2d28878be81"> 2181</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_MASK)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aac851614065e3d4a3a4f7f5c8a9cbe0f"> 2182</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">/*</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC2 (RW)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment"> *</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment"> */</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac5c38a2df0655bfec5ff7a5e9ed7f467"> 2189</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a887e41d60d49f7652bde1d89ca4dc707"> 2190</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8f3d893ca67684d3164b903c19d64260"> 2191</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_MASK)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaf72d071640fa523e459cdafc9a92a73"> 2192</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span> </div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment">/*</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC1 (RW)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment"> *</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment"> */</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa97228f24ab0a905c70d5381d8ae7be1"> 2199</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa5aa1d761d58fb6e1cf7de0453cce354"> 2200</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4b93873b7fe84c3d1bda6c71f4ef5b9c"> 2201</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_MASK)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a396cedf9b3ff906caff062ff5c028890"> 2202</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span> </div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">/*</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment"> * FORCE_ERR_F_BNDRY_MATCH_VC0 (RW)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment"> *</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment"> */</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a007aacc53f2d06198dab1e3cabc766dd"> 2209</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a47b0ce145f3fffb260b27c828a1fb7d5"> 2210</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac043f8b5228f454004f47539994e1bf4"> 2211</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_SHIFT) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_MASK)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aff8be045ff7f1517e87c0413d573bb99"> 2212</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_BNDRY_FRAME_FATAL_FORCE_ERR_F_BNDRY_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span> </div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">/* Bitfield definition for register: INT_ST_SEQ_FRAME_FATAL */</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment">/*</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment"> * ERR_F_SEQ_MATCH_VC15 (RC)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment"> *</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment"> */</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a59e3f7d000cf4f5362932c1f507481ef"> 2220</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9caa6aef2af70e1582aed774c1125c80"> 2221</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6e87a7ac5e52ec47dca924ec4bb60da7"> 2222</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span> </div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment">/*</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="comment"> * ERR_F_SEQ_MATCH_VC14 (RC)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="comment"> *</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment"> */</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa70efa3c6840588e45e2492090d03fc3"> 2229</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab805b81bc8e55557c175c86002b1c81e"> 2230</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4b1d86404747c621c1bc005a90cb0e0a"> 2231</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span> </div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment">/*</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="comment"> * ERR_F_SEQ_MATCH_VC13 (RC)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment"> *</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment"> */</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9f0641fb2d2565486d94cefff975c4e1"> 2238</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3a5d47062e825822ffbce4bd15da621a"> 2239</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af2d217464a1faa974a49c033548926c0"> 2240</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment">/*</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment"> * ERR_F_SEQ_MATCH_VC12 (RC)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment"> *</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment"> */</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a63bf5fb877bab624f104e3e297280409"> 2247</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6543be79fb367d3ab13d1eef0ba10d6f"> 2248</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a088b0e3bc444b6d506514f2801f2514c"> 2249</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span> </div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment">/*</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment"> * ERR_F_SEQ_MATCH_VC11 (RC)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment"> *</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="comment"> */</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0cb25b6989f2b8cc314b9245aa279c0b"> 2256</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8126331493494c3d21ae48da8982ffbb"> 2257</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2eeee3198b6b7849deb47b17692c031e"> 2258</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span> </div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">/*</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment"> * ERR_F_SEQ_MATCH_VC10 (RC)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment"> *</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="comment"> */</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1888a05e0d0333f8e1c7c4371cc4af4e"> 2265</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2e325c3365dc17136e00d33635048b14"> 2266</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aee3fa5ca3b393047dbab457e743936fe"> 2267</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span> </div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment">/*</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment"> * ERR_F_SEQ_MATCH_VC9 (RC)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment"> *</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="comment"> */</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a90feb62505d19dac169ff44fbffe5a13"> 2274</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a76046aa60f18e1f7e48530d5f5e241db"> 2275</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4679a67df5e4d48d1c2db643e5a78ea1"> 2276</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span> </div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="comment">/*</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment"> * ERR_F_SEQ_MATCH_VC8 (RC)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="comment"> *</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment"> */</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a023a646ebe7cc87f416590866d88188e"> 2283</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac4a78eddad017e3b4ea1847b09f8c29a"> 2284</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a03db769b9a017d62e4141f4cb4af2d17"> 2285</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span> </div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">/*</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment"> * ERR_F_SEQ_MATCH_VC7 (RC)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment"> *</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment"> */</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e82d31cf3e35cb4abac6012649edd0b"> 2292</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a570f396e85402c22854001b3eae98d8d"> 2293</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a41332dbe24a80b3175f5d2f29e905b20"> 2294</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span> </div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment">/*</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment"> * ERR_F_SEQ_MATCH_VC6 (RC)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment"> *</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment"> */</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af84b03109387be79a6fef639f1b963d7"> 2301</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9d83cb27f6caf6ee51dee475ba7514a9"> 2302</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a66d8ff458299770c0c561cb725f00a83"> 2303</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span> </div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment">/*</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment"> * ERR_F_SEQ_MATCH_VC5 (RC)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment"> *</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment"> */</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aebb53bd867601358b9e0f6c31411d3f6"> 2310</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad1c0c1cb92d1b3bab7c48aa471bff69d"> 2311</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6367844254c4cc3600cc77e7fc1ee026"> 2312</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span> </div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment">/*</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment"> * ERR_F_SEQ_MATCH_VC4 (RC)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment"> *</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment"> */</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1221340749f3f23fb546224ccf68495f"> 2319</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae73626866ba4481a3ae9bbde478e9c42"> 2320</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae60844645c9136ed5a897213f9088fe8"> 2321</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span> </div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment">/*</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment"> * ERR_F_SEQ_MATCH_VC3 (RC)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment"> *</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment"> */</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3fa3cf01bf981817dd4b72d786f15b42"> 2328</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#affc29a6aed2c122cfd280304b7e8f359"> 2329</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaaea98c4e5a334b079bcd2f819c23ef8"> 2330</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span> </div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="comment">/*</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment"> * ERR_F_SEQ_MATCH_VC2 (RC)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="comment"> *</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment"> */</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3ec40924c029b0ffe387bb3be35544b3"> 2337</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8b6ec58beae72723c52978d8e2178c33"> 2338</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4f96554d9a205a739f8281e85fdf01ab"> 2339</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span> </div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment">/*</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment"> * ERR_F_SEQ_MATCH_VC1 (RC)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment"> *</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment"> */</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a67d1afe5fb1fd176265cbc3f8fa8e73c"> 2346</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a75b56a99e73326deb03230a1ec0dff25"> 2347</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4357b763ef3bc69f841a6d55ddde71be"> 2348</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span> </div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">/*</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment"> * ERR_F_SEQ_MATCH_VC0 (RC)</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment"> *</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment"> */</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab307cd92bae89fe07b191e4582662eae"> 2355</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a984e2e5e877e84bf6282d461c9171aea"> 2356</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a985cd694a0ca005c4527bd0c370c0780"> 2357</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_ST_SEQ_FRAME_FATAL_ERR_F_SEQ_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span> </div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment">/* Bitfield definition for register: INT_MSK_SEQ_FRAME_FATAL */</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment">/*</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC15 (RW)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment"> *</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment"> */</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a788e0423a418ea5f03274969e12a76c1"> 2365</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5d47122b1991908f8d6f4582ac83a297"> 2366</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6ba0665337c3fb6f75a920ad628ac339"> 2367</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC15_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC15_MASK)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a913d6e07d9981ee4574b43d28bfc0543"> 2368</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span> </div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment">/*</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC14 (RW)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment"> *</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment"> */</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a90bf36d26067bfb9f58af4bc3112c59b"> 2375</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a84f8dfe467252e722116d78512baa6fd"> 2376</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a05dfd148c7edb0d4ef70005962b03e7c"> 2377</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC14_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC14_MASK)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab59bc98b29690034f000d41db15c9a37"> 2378</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span> </div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment">/*</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC13 (RW)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment"> *</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment"> */</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adb61bdf6bcf36e23230d3d19cd485cc3"> 2385</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4bc26c51ad3dc0c41cdf47b39f51e67a"> 2386</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2292ae2a7923a58dec0ec13cde5753ea"> 2387</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC13_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC13_MASK)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3883d60cddc0fab14002093faa3d8681"> 2388</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment">/*</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC12 (RW)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment"> *</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment"> */</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aca014132133534a887c9df6da4386379"> 2395</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a87d08da6c5012e09b0964ee87cbf4fc7"> 2396</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4dec451633559c91b61f70c3240e5104"> 2397</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC12_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC12_MASK)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9163423fe075821cba0d19e802dc26cc"> 2398</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span> </div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment">/*</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC11 (RW)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment"> *</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment"> */</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac3c41a513be245c118790bfdf7e5aafb"> 2405</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a181c537ea4d06b2df38248781a3d2f28"> 2406</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a58a04e385c1279714ab3af09e6e444c4"> 2407</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC11_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC11_MASK)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3c1375e6265b50494ce26e30a6f6da7d"> 2408</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span> </div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment">/*</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC10 (RW)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment"> *</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment"> */</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a89fd307e5b8eb6ab9385115ebcfbd72f"> 2415</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a65ffdd6ab1aa89ae4561eec1f8782a1e"> 2416</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1bcde3b2a82e7df62b186bd6e9e7c768"> 2417</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC10_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC10_MASK)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2a9a3c61dc73eefc917f91de2d69ff1f"> 2418</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment">/*</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC9 (RW)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment"> *</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment"> */</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a33b3d1dabcd46475679e4cc0afa883a2"> 2425</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a035046b10cb75c2b589ce23f1f679459"> 2426</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae0e11b07746f192aa52b4f6a41b09073"> 2427</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC9_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC9_MASK)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af4937c709838d53d079e0f633f2113f6"> 2428</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span> </div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">/*</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC8 (RW)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment"> *</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment"> */</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8a3d7772b061155d37d318fc77451b0e"> 2435</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aba7b064dd2d8907108ba2848bf9b5c48"> 2436</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ade54cde67bd7c059cdf200719161adce"> 2437</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC8_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC8_MASK)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a54a7dd9c974e945dbc4c10f6aae4db62"> 2438</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span> </div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment">/*</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC7 (RW)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment"> *</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment"> */</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aebae7960f38eccb856bc7862fd47033c"> 2445</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6bb952cf4c0ac430710ea44305cf4bd6"> 2446</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a608f6ba011aa96ab9d46d38789f43dd6"> 2447</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC7_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC7_MASK)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9fd47f7dcf24cd7ce78f0517c5c1811e"> 2448</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span> </div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment">/*</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC6 (RW)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment"> *</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment"> */</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa0f8a4f143c0e13104c91f7e746cc6de"> 2455</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a11a49b4f9d793ccd060d896279bc06f7"> 2456</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6c9ff2a4916aa5e2500a9d4d286806d6"> 2457</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC6_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC6_MASK)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a36ef204f4e4d1a7db5f2c1c594eaccf1"> 2458</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span> </div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment">/*</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC5 (RW)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment"> *</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="comment"> */</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0fe0a974ed2f2de572a861d148e0b4fc"> 2465</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acfc6e23fa15944a41b064819797e8d19"> 2466</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3de4eeab080c88e612ff927ba6b2f2b7"> 2467</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC5_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC5_MASK)</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a42ed9b36c68d1b0f1c80897071fa6f02"> 2468</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span> </div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment">/*</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC4 (RW)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment"> *</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="comment"> */</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0b8e3fb33d8bfad7726965d2ebeaca66"> 2475</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1d428c1cde5b1a92f87047aec056e720"> 2476</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af1362f76e047215c54605d0ae50f2815"> 2477</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC4_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC4_MASK)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8e84d1046e28a3c8dc95721e1ef0f018"> 2478</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span> </div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment">/*</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC3 (RW)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="comment"> *</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment"> */</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3459b7528c5a8c152add2d8f33dadf25"> 2485</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a454bdbc8da4f3682073e0cf1c6714955"> 2486</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a00927434e5da31c2a0cdcf21bbb9f87e"> 2487</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC3_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC3_MASK)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5314a387a341fab36d6b9ca10374ac9c"> 2488</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span> </div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment">/*</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC2 (RW)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="comment"> *</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment"> */</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aadce9eab23dd6c637280c6d6d510c2e6"> 2495</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1f11327cb9c9ee800b9c82ffb93a2096"> 2496</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae8eb9760b1a3794b92b90b63e71de18d"> 2497</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC2_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC2_MASK)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8569ba61581fa482dae860a1b187c464"> 2498</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span> </div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment">/*</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC1 (RW)</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment"> *</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment"> */</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6c58bcbae5f31b6d44ec9ec0939ce942"> 2505</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acb7ee9f27950857101ada3d28c8c69e0"> 2506</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac4d4eaa169c76518700bb054de5b5c94"> 2507</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC1_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC1_MASK)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae7d5914518368916eda6446d0c92274b"> 2508</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span> </div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment">/*</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment"> * MSK_ERR_F_SEQ_MATCH_VC0 (RW)</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment"> *</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="comment"> */</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adc31cc1c01d76bfad2e96c71ef5d31cb"> 2515</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a565f037d545a80b17e9df02ca8532be6"> 2516</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5a571c90cceabb112ff5e78e026c2268"> 2517</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC0_SHIFT) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC0_MASK)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af9a89def61b6d3055100acd5f5c47f10"> 2518</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_MSK_SEQ_FRAME_FATAL_MSK_ERR_F_SEQ_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span> </div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment">/* Bitfield definition for register: INT_FORCE_SEQ_FRAME_FATAL */</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment">/*</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC15 (RW)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment"> *</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment"> */</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a47f9fb2026c4f1dec43dffd24ce9d8cc"> 2526</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a60cf13a6002831648ea7836986619f62"> 2527</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad71329116bef686df8cac2ea51dc08aa"> 2528</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC15_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC15_MASK)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a80b8d955f75044ad25f1fa77021ae92b"> 2529</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span> </div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment">/*</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC14 (RW)</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment"> *</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="comment"> */</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab02591125be1c70938a7937de6a70efb"> 2536</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a27437bfa88d176b247f0732ec4b4a70d"> 2537</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae71c0c15b940c2b9150d7710435f8916"> 2538</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC14_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC14_MASK)</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2f99451cf5bb51c2522a2a1550cebac6"> 2539</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span> </div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment">/*</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC13 (RW)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment"> *</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><span class="comment"> */</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad53ee5d4df7f30c7a2fc4c6aa700dd98"> 2546</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0772e735740ea8955ec7c00159a4c4e1"> 2547</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae265f779fe9168d918a7f210f35ceb32"> 2548</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC13_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC13_MASK)</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a88d033048aeaf24d85186693ce762a9a"> 2549</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span> </div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment">/*</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC12 (RW)</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment"> *</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment"> */</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a649f837e946d36afa0cd5c4a35414e04"> 2556</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4dcb0839200ce4d19f5f116d3c3d8bc2"> 2557</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac4318eb62084cd35bb51e8f15b325d0d"> 2558</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC12_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC12_MASK)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a34f2b000324301c9e69a7058673fe075"> 2559</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span> </div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="comment">/*</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC11 (RW)</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment"> *</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment"> */</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aba883adfde7f673d8965a0271a45954f"> 2566</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8d2d46d56f96d7967d4d9d0c63fdb351"> 2567</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2815761b2d7e5f8ae1ca8593ba9cdd88"> 2568</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC11_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC11_MASK)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a771b84961254000ec38d87a9dd2eaa65"> 2569</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span> </div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="comment">/*</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC10 (RW)</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment"> *</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment"> */</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adc5de8ab9fb47f8207763cf8711b3eb0"> 2576</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a182d213e2cf218d6278a85f2f741d685"> 2577</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a679ecd8aaf28d0a7f6511993845e2f15"> 2578</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC10_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC10_MASK)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a38b4f5db4c261adf61538bc027e90618"> 2579</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span> </div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="comment">/*</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC9 (RW)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="comment"> *</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment"> */</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afc8145e97747c6689ba3a40c15f0ab01"> 2586</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac5e32a31a02f3ae7196a28b3fc620787"> 2587</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6e0450b8b30e5ac7e50ea7ab8ed033b9"> 2588</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC9_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC9_MASK)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7e6d9a3e9b6f66caad7574878470e6ce"> 2589</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span> </div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">/*</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC8 (RW)</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment"> *</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment"> */</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab715cdee8554af5784cb02b9a348ac60"> 2596</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa37b5e69ceda377c44f159d1a3c51325"> 2597</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa278e6650eebfb8e800bd1457a4414df"> 2598</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC8_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC8_MASK)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac9222f42d5f65b6dd94f0c3fa8594c65"> 2599</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span> </div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment">/*</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC7 (RW)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span><span class="comment"> *</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="comment"> */</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af0348175755754de4ac12a14e948391a"> 2606</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a600fc7d9920ff3041a0a5972b5459f56"> 2607</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aadd4d89254259b41c8a69834a81bbd17"> 2608</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC7_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC7_MASK)</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af88cf5656d410cc4cb7ea5c19ec2bde4"> 2609</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span> </div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment">/*</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC6 (RW)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="comment"> *</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment"> */</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac4b1c68797d1684fbba8d11db8717f69"> 2616</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0dc0bee2f967999ef4ef496629aba261"> 2617</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa164baebf4bcb45eefbb6de47ba3aff6"> 2618</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC6_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC6_MASK)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af0a3ee344c09ba33448dfd376126df0f"> 2619</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span> </div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment">/*</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC5 (RW)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="comment"> *</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="comment"> */</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adedcef23a6cc4b015b4976d7198c0a62"> 2626</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2bb08aea5f672e65340ed56c81adf011"> 2627</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afc3d5e0d08ca32d867488879b184622c"> 2628</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC5_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC5_MASK)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af617ed4116c605535ee35d35a4f4b207"> 2629</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span> </div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment">/*</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC4 (RW)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="comment"> *</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment"> */</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a01ff3e0b0161955d65c4f3a97b6750de"> 2636</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4987b193741c2a2514e477a18aaa0eac"> 2637</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5c63273b3301c26a8b13bd0ba04f8c44"> 2638</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC4_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC4_MASK)</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0b0c81c30580b3e125be2fa385641a10"> 2639</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span> </div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment">/*</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC3 (RW)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment"> *</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment"> */</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac6ca01d9df96f6a00b2a13844fa49ec1"> 2646</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a27400fa26cf0ff54b8d8ff372689fd78"> 2647</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0497e8a88eaffeb68fa66c1193b7d2d5"> 2648</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC3_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC3_MASK)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac3701e711a78d74c04d733f4236ac0f8"> 2649</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span> </div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment">/*</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC2 (RW)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="comment"> *</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment"> */</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a60e691f3bdc5454b8cbcbfd35a62cf16"> 2656</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af42824d249cbed78777da7140547d5d6"> 2657</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a66b810c62972d9aebe3c3553ad0bd29e"> 2658</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC2_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC2_MASK)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a72ba6a2501866e251d82ca209814330a"> 2659</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span> </div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment">/*</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC1 (RW)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment"> *</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment"> */</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a595d5804af4daf1186dc14d6149fe16f"> 2666</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abddd91b0ef4421784f5c784d141a3342"> 2667</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af7e39896a5756b640e79ef99afb44542"> 2668</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC1_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC1_MASK)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a14c5033996e5e7b93a126d584627a8f0"> 2669</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span> </div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment">/*</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment"> * FORCE_ERR_F_SEQ_MATCH_VC0 (RW)</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment"> *</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment"> */</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9e22a22f1ed979d2cdde2c37b0fccc22"> 2676</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a382ef0c0f5d175175e5a6edb3cb09a2a"> 2677</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afd8596ad1680cd494f7b88ea3b896a85"> 2678</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC0_SHIFT) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC0_MASK)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af00a98756a2aa09d71c1a4d137b1e86b"> 2679</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_SEQ_FRAME_FATAL_FORCE_ERR_F_SEQ_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span> </div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment">/* Bitfield definition for register: INT_ST_CRC_FRAME_FATAL */</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment">/*</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment"> * ERR_F_CRC_MATCH_VC15 (RC)</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment"> *</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="comment"> */</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa947d378e238c4019b5e7ff9be9d8926"> 2687</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1834d88275f443058d8b868301c80601"> 2688</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac735a4de673c7c694d47d6f7b4c23b40"> 2689</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span> </div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment">/*</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment"> * ERR_F_CRC_MATCH_VC14 (RC)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="comment"> *</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="comment"> */</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a257fe986b18566f937e1aa2f711c2c38"> 2696</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a042681045959e037e2efc337ae471234"> 2697</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad2bac1b74289f328ec713a8b7cce44bf"> 2698</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span> </div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment">/*</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="comment"> * ERR_F_CRC_MATCH_VC13 (RC)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment"> *</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment"> */</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abd2d1dbf9698b841eaa2ce31bb49e276"> 2705</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a679d8629159a85edef6f946023dd3214"> 2706</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2a9853c65840ff8b9cc5f261188ce43c"> 2707</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span> </div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="comment">/*</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="comment"> * ERR_F_CRC_MATCH_VC12 (RC)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><span class="comment"> *</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment"> */</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaf4d6645fdf86bd9bbc7b9a5883da1b6"> 2714</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0f26e4ac888ecaabefe5847f327ae5c1"> 2715</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3780d51722427ab8770edf8d64947ea8"> 2716</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span> </div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="comment">/*</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="comment"> * ERR_F_CRC_MATCH_VC11 (RC)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="comment"> *</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment"> */</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aacc4bdc9695e6d9f3f840176f79d4b79"> 2723</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa142ee298e635fb0cb117595b8a905cd"> 2724</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6e9817a2e4b87e071209981c92c32821"> 2725</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment">/*</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment"> * ERR_F_CRC_MATCH_VC10 (RC)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment"> *</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment"> */</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abdcc0a2ac662decb2882f41359384a71"> 2732</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad71201ffe78c835448d2a958536900ef"> 2733</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae30b8effad331f118626ac017c83af0a"> 2734</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span> </div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">/*</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment"> * ERR_F_CRC_MATCH_VC9 (RC)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment"> *</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment"> */</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#add7e5274ae1e4c7d41548109c8ac5fcd"> 2741</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaa42a4b9aa2d14fb9c20ea65c55013be"> 2742</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a07aec449af2f0baa2aa4e7489d008ba6"> 2743</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span> </div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment">/*</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment"> * ERR_F_CRC_MATCH_VC8 (RC)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment"> *</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment"> */</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a112938a2d66cc40cf149994cbc42b87c"> 2750</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa493626b7cba612cec23735a4f9cce88"> 2751</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a418e6b74f0056a1042ad29fedb981a88"> 2752</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span> </div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment">/*</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment"> * ERR_F_CRC_MATCH_VC7 (RC)</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment"> *</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="comment"> */</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2b710d901dbfe5b56a8be0af26671b31"> 2759</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afa06027eeac0ef83ed2c60d4b79f4436"> 2760</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aff3074beef42a17e78d5d322038593e8"> 2761</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span> </div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment">/*</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment"> * ERR_F_CRC_MATCH_VC6 (RC)</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment"> *</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment"> */</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab954bc463d039a2c5924c328569957c2"> 2768</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9d248458fd9330bd25ec208c1f981170"> 2769</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae619cfe0f19399094cb155fb16ab00a0"> 2770</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span> </div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment">/*</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment"> * ERR_F_CRC_MATCH_VC5 (RC)</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment"> *</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment"> */</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2e9dbe1ca0280131648c0271b99ee48d"> 2777</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5fc0c186d8db1e2998df6cb77f67a91a"> 2778</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab36dc7f16d603dd4cbb83d57634ae50c"> 2779</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span> </div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment">/*</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment"> * ERR_F_CRC_MATCH_VC4 (RC)</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment"> *</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="comment"> */</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aeff7b03a8040201acacdc030b1005263"> 2786</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac274eaf9fb4594147b936b17a9f24486"> 2787</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af3941b8781a03e173c61cf2b8bb81525"> 2788</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span> </div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">/*</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment"> * ERR_F_CRC_MATCH_VC3 (RC)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="comment"> *</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment"> */</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a910322e9f333298baf2c6addb7c8d2f4"> 2795</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7eaf610ff655ac5f9e4647779265ce0e"> 2796</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae38ef39d6e9dab0bc2aab6c5c7de9de7"> 2797</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span> </div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="comment">/*</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="comment"> * ERR_F_CRC_MATCH_VC2 (RC)</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment"> *</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment"> */</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0ef263deb4d0d57ea3c31c89e399c65d"> 2804</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e30a54b9ab82da0d08cf876bf3d763b"> 2805</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afb764d94bf0a78c788ae56104114a1a3"> 2806</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span> </div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment">/*</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span><span class="comment"> * ERR_F_CRC_MATCH_VC1 (RC)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment"> *</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment"> */</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7474010e694cdc75b10aaf05ae7b3c86"> 2813</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8bda51d4d68f55855a86c4bf1e98b051"> 2814</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac870b009a4637926c0eabeae8db70a56"> 2815</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment">/*</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment"> * ERR_F_CRC_MATCH_VC0 (RC)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment"> *</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment"> */</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e93be18a7b33a6130b1b26a1dfb9fcc"> 2822</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afcbeb34504d6d3b3696012bcb5f2974f"> 2823</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa5c61b0dfe46272670cf4437c984819f"> 2824</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_ST_CRC_FRAME_FATAL_ERR_F_CRC_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span> </div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="comment">/* Bitfield definition for register: INT_MSK_CRC_FRAME_FATAL */</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment">/*</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC15 (RW)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment"> *</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment"> */</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aeb28df5b8566fa5007e866bb899ee765"> 2832</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae5f25423f44643c4d76165f8d0ce2917"> 2833</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad63b48f3c39d91905a19d21002edceac"> 2834</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC15_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC15_MASK)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab0b98115f34f21e1fcdd037b2f509834"> 2835</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span> </div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">/*</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC14 (RW)</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment"> *</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment"> */</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae2c9155da58b35cbb05cf34bc1bcd6cc"> 2842</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a398d0f95e5aad7c39a0630fe461d87ad"> 2843</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a88e732557c1c209d5900d8cd00fd8654"> 2844</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC14_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC14_MASK)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa51ab688238b67e4a759693b6b5803ee"> 2845</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span> </div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="comment">/*</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC13 (RW)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment"> *</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment"> */</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4400ce13747c570e5f9dd27849981e0a"> 2852</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a162edafa263f1f525f8cf96f9205b89b"> 2853</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad5356da161dd73c261750c1b664bcb01"> 2854</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC13_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC13_MASK)</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0d27894312231b48b1f96107169141c2"> 2855</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span> </div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="comment">/*</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC12 (RW)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment"> *</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment"> */</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a23fa8f6471a0cd5fa667f3b1ab125d7a"> 2862</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae27bdba94db0981bd6b18a1e077e0f5a"> 2863</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7535d8777cbb6ee5bcd85376a7d296b2"> 2864</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC12_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC12_MASK)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ace3278f2b3370a5ee5be2aec3481f213"> 2865</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span> </div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment">/*</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC11 (RW)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="comment"> *</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment"> */</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0e69adaa44cf2ef1c631f8aeaeea7b71"> 2872</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abe4e40ce3edaf220f778a88b4422a7de"> 2873</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a45d96e3cd4f15e4a58c8e336ca6d6c44"> 2874</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC11_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC11_MASK)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae0cfd25cbc3e368326b11813e77d5b48"> 2875</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span> </div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment">/*</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC10 (RW)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="comment"> *</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment"> */</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af1e0a7999ee9a9c10aec04e541bf5119"> 2882</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa458e861fa5368440a646f5f4cfba90d"> 2883</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2b0b3ec30b0f9f9d434df927b47b6321"> 2884</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC10_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC10_MASK)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8f5a7ee7c686426ccc0458200118f895"> 2885</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span> </div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="comment">/*</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC9 (RW)</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="comment"> *</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment"> */</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9d8194958871cbe12da4f5300fdfad16"> 2892</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a453362b41cef6017550f48da9ed61e17"> 2893</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad0e4133040c9c43b084c75f88c9f3f0e"> 2894</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC9_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC9_MASK)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad31e5f3a8529f8b2652fb42f7bf8de55"> 2895</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span> </div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="comment">/*</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC8 (RW)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment"> *</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment"> */</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1a02ec6fffd936ef5765a3e9b500bff5"> 2902</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af0f3679b0841b3a507c3f261bb7d2462"> 2903</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8465f84aeea99295c7cf75f3e3f12d6a"> 2904</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC8_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC8_MASK)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6c562f90fa4b7a41f04e473416991bbf"> 2905</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span> </div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">/*</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC7 (RW)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment"> *</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment"> */</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad5d79a60de2add8433df8f82b15b982d"> 2912</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afa7364c9e32906f2701127356c1aae21"> 2913</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae20bf6881efed09931b32242cf4d8cc4"> 2914</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC7_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC7_MASK)</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aeee9d814a3bb2e5bdf7d849af26492fc"> 2915</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span> </div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment">/*</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC6 (RW)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment"> *</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment"> */</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab515154fc5778de9741c787ffb864882"> 2922</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3eff1c40eb9ca316dad5bf9bca8d728e"> 2923</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ada81e3319550ba4ff114859d980b885f"> 2924</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC6_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC6_MASK)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa2d6fceea9e5f544b393d9281a95bd37"> 2925</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span> </div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment">/*</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC5 (RW)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment"> *</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment"> */</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a896bd1b674ea151c38bbf1d0d3c72781"> 2932</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9ac5409c4f7983847fb1fd0487276ace"> 2933</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac2d1c6d6540b36e573117ab8da88949e"> 2934</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC5_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC5_MASK)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae0444f366ed72ed55bb126aa577d7622"> 2935</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span> </div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment">/*</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC4 (RW)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment"> *</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment"> */</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad670c1c112e37f22d5a29b7cd2535d97"> 2942</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a124fafc16f8e4fc29bce1ccc8aede126"> 2943</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8db992625a0cf50e865e3f88ece103d2"> 2944</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC4_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC4_MASK)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3bf0c65abe5f1a9a2c3facb979f10a28"> 2945</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span> </div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><span class="comment">/*</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC3 (RW)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="comment"> *</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment"> */</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a577a065bf60335364030302e542c4580"> 2952</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3f2ca3c3079ca6b26ffcf9300fc3671c"> 2953</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1b4d77ef3318c27ed527304aa395fecf"> 2954</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC3_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC3_MASK)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adb0cf6e1025cb030dada143a8619d831"> 2955</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span> </div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><span class="comment">/*</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC2 (RW)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="comment"> *</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment"> */</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6a34299b08965c265c6d499385948d72"> 2962</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aad7317542200096e1bd9c71b7b06b4ef"> 2963</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a054b3076a5b2feb1707ece6c4b285815"> 2964</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC2_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC2_MASK)</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad65bba825a2d4a30071e3f188d9458b4"> 2965</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span> </div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="comment">/*</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC1 (RW)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment"> *</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="comment"> */</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa775f5cf907f286a00bdc1acc7879550"> 2972</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a69f12dd4957c74f1cda477fbfa65afe1"> 2973</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a46cbda7541edce922e29422ca6f1720f"> 2974</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC1_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC1_MASK)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a25cbad21e38693d0e1f6616206450540"> 2975</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span> </div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment">/*</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment"> * MSK_ERR_F_CRC_MATCH_VC0 (RW)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="comment"> *</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="comment"> */</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2c988d9e4f5cc2813512991addccb195"> 2982</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab16b0ff03395732f155f43342aa8011e"> 2983</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a75172642f4891e508eaf5b5c653f7743"> 2984</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC0_SHIFT) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC0_MASK)</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0a054b71a38185843bb07c5af4a59d9f"> 2985</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_MSK_CRC_FRAME_FATAL_MSK_ERR_F_CRC_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span> </div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="comment">/* Bitfield definition for register: INT_FORCE_CRC_FRAME_FATAL */</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="comment">/*</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC15 (RW)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span><span class="comment"> *</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment"> */</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab7f3991ac4c6fa662c2cd69f01e3035c"> 2993</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac37aa3acb8db1cd6eec01ae2f9375478"> 2994</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad7bba18fb0f7a7a4e0aab1d6917245f8"> 2995</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC15_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC15_MASK)</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa4cb9c9ec620f2f0fbb098135970834b"> 2996</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span> </div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment">/*</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC14 (RW)</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment"> *</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment"> */</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a51329e9ab2afc879f7520cbac06fe8ed"> 3003</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a93d763a1cc093ed1c35a2015a494f36e"> 3004</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae2cd6d2c628e29f042896eb18c4f002d"> 3005</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC14_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC14_MASK)</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a06d9c725b7c3936b213ea5b56904b871"> 3006</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span> </div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">/*</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC13 (RW)</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="comment"> *</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment"> */</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a74e94609bdaa4af3c50946595e35e6e6"> 3013</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a684c3c3e0925e2bbcff0f62825ca0795"> 3014</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a73a44a0e880e805ec4e64c50ca29f836"> 3015</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC13_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC13_MASK)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaef306faea1ea8c83238a3d4291bc19f"> 3016</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span> </div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment">/*</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC12 (RW)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment"> *</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment"> */</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abfc0d47491a05c679a60c18036e1398f"> 3023</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2d5c7b82b616defd4de7671167bae90f"> 3024</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aad80819f489305528173c46c180df3d8"> 3025</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC12_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC12_MASK)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad5fa632e45cde6c7eb52b50f76ef350a"> 3026</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span> </div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="comment">/*</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC11 (RW)</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment"> *</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="comment"> */</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a49dc514350ffac74c71c7fdaf56d7416"> 3033</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae8eb755a1846de24c2d9c9497a721493"> 3034</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac07baecc42346811dd771c21999da022"> 3035</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC11_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC11_MASK)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a96cecb35ba41ac53f932080bdf784ebe"> 3036</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span> </div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="comment">/*</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC10 (RW)</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment"> *</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment"> */</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0a1173ced5c8f0c136b9f2f92602e4d3"> 3043</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa083bc634612555ed5cf8203fc82f218"> 3044</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7499ec147fb19fe9259729c288240338"> 3045</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC10_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC10_MASK)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a125b0396171ddd5a4d4f10e598e59269"> 3046</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span> </div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment">/*</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC9 (RW)</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment"> *</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment"> */</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1da313050fe50ca7d74bf07829563673"> 3053</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa0d3ddc4c5eaf1defbdcf2dff635b262"> 3054</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a775c9218ce45770c88a5ec2b488e6e56"> 3055</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC9_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC9_MASK)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a12afa5884c992334f19591003af71067"> 3056</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span> </div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment">/*</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC8 (RW)</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment"> *</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment"> */</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa047dca7c7c25ce728057598031500bb"> 3063</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a725f2f4fd636541fa79b6bba4be54154"> 3064</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abebc91eacee15739689af9066b448828"> 3065</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC8_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC8_MASK)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab163bf2e3c9072e04868c3cf59aa075d"> 3066</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span> </div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="comment">/*</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC7 (RW)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment"> *</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment"> */</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5a47ae45af9e9ed3260d51286b4857e2"> 3073</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a80469b766630bc353f4f87d652660fab"> 3074</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7ab34f1d0a9bec55c5536139ef0e13f5"> 3075</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC7_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC7_MASK)</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a75c6618431ebcec69810092edd3989ff"> 3076</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span> </div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><span class="comment">/*</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC6 (RW)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment"> *</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment"> */</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a96e39de597b3f26f3eeaf7d65a40340b"> 3083</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a71ff8e1f703cc0261cb4f120a4ec858f"> 3084</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9cc45e59a4457d08be0bc1639da564ce"> 3085</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC6_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC6_MASK)</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9c455a28f717e9e50c2307c6b6a48983"> 3086</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span> </div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><span class="comment">/*</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC5 (RW)</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment"> *</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment"> */</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4ab4f9a5b96783b038690699cd6f874c"> 3093</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a96bd1129998e6ea2e081928bcd6fbba7"> 3094</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a12aa97a0208532a3d04a984744a6a164"> 3095</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC5_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC5_MASK)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a829a03723e481b63ead1af541410958e"> 3096</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span> </div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span><span class="comment">/*</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC4 (RW)</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment"> *</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment"> */</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a68d4edaec897c549d06588e4af1ab8f2"> 3103</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afcd8e5526c47fb0c959066b6ba6a849b"> 3104</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9eec7118c50656bb831d57a937732842"> 3105</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC4_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC4_MASK)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a693113b501fd9bf13f7c1ce555baf94c"> 3106</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span> </div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="comment">/*</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC3 (RW)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><span class="comment"> *</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment"> */</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aabf5ffb5374bf6e666d66a308c361adf"> 3113</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a660e0ab680a594b479d70d216b1aa21f"> 3114</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9f5a828050e1bb74e14ea167e058be91"> 3115</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC3_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC3_MASK)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6886785cb303ae2484129bcca746ff3b"> 3116</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span> </div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment">/*</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC2 (RW)</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="comment"> *</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment"> */</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a53ae1ce1df9b388304188f75fa1c39b3"> 3123</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a33540c6ec21191efd48d4db15b0cf4da"> 3124</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae276ec6fe371d48214989b13898218e6"> 3125</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC2_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC2_MASK)</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a870cf263e1a76b87e29271190598ebf2"> 3126</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span> </div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span><span class="comment">/*</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC1 (RW)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span><span class="comment"> *</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment"> */</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aefddd553655e86bdf0e0ccc1580bd3ec"> 3133</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abbedb7482bf5318350bdd2e596493188"> 3134</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a10f91dfcb15b6f94c9dcbdbd7ae81058"> 3135</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC1_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC1_MASK)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad14e50fbfc28b6d8de3410204cd9f7b7"> 3136</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span> </div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="comment">/*</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="comment"> * FORCE_ERR_F_CRC_MATCH_VC0 (RW)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><span class="comment"> *</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="comment"> */</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab00048d76e52e652745422ebc1372ddc"> 3143</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4448c7194aaf5cf972e23f6ec6db9503"> 3144</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a89019ad1627a24adb2c5eba40febc612"> 3145</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC0_SHIFT) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC0_MASK)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae4879e4afa64302bf4c0e9310d8088ff"> 3146</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_CRC_FRAME_FATAL_FORCE_ERR_F_CRC_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span> </div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="comment">/* Bitfield definition for register: INT_ST_PLD_CRC_FRAME_FATAL */</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment">/*</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment"> * ERR_CRC_MATCH_VC15 (RC)</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment"> *</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="comment"> */</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a923c2cc133474e7a90f23e34ae538013"> 3154</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa47f962f4fd26da7103eb7372521db3c"> 3155</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa3707d658e68bbec38964bbf8d814407"> 3156</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span> </div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment">/*</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment"> * ERR_CRC_MATCH_VC14 (RC)</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment"> *</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment"> */</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3769d49a31d4d927d8425c3c8383e1c5"> 3163</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af7782c7076bcfd64baf72ae6df61bafd"> 3164</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a58aca866a6f45029acf598841c39ecad"> 3165</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span> </div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="comment">/*</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="comment"> * ERR_CRC_MATCH_VC13 (RC)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment"> *</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment"> */</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0743a7a2102dfe303ef81ff04182092c"> 3172</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aef9bb7f245417c1b0664b6f6147ad8e8"> 3173</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af27271fe9285a9841a4feafd84c8ee81"> 3174</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span> </div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="comment">/*</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="comment"> * ERR_CRC_MATCH_VC12 (RC)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span><span class="comment"> *</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment"> */</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abe53861067c5f79ebf71ddecf722176a"> 3181</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a919f349315d601823088462cb9a2f22f"> 3182</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aec11c0681ef46e86379b969077d1d96d"> 3183</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span> </div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment">/*</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="comment"> * ERR_CRC_MATCH_VC11 (RC)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="comment"> *</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="comment"> */</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afd6d1fec5a71f2dc8308ae6681549911"> 3190</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af8084976d181d64c51a650bd31988124"> 3191</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6b92985d7f1d30aef37597e21b3ab99a"> 3192</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span> </div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment">/*</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="comment"> * ERR_CRC_MATCH_VC10 (RC)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="comment"> *</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span><span class="comment"> */</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7b28436868413a92a4e84b7a4aa3924f"> 3199</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac076503347c3611c3a866a65bbaf4100"> 3200</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2407a8c14ce2e21a5b51cffe3162bab1"> 3201</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span> </div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment">/*</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="comment"> * ERR_CRC_MATCH_VC9 (RC)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment"> *</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment"> */</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afcf8aea18be3f9e88b0f3159e19ca115"> 3208</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2351ae257a8563bf7b646d9eeeb6f17c"> 3209</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1df724e2b4fe80be1812bb6eea31a8d0"> 3210</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span> </div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="comment">/*</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment"> * ERR_CRC_MATCH_VC8 (RC)</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment"> *</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment"> */</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9e4edda2ffd3fd704850e497574ef4e8"> 3217</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a12818406e7fb0412c1e2aac856e1fef4"> 3218</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5de3ade40f6767057dae6d01581c67d9"> 3219</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span> </div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="comment">/*</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="comment"> * ERR_CRC_MATCH_VC7 (RC)</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment"> *</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment"> */</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6b7e954bc38e9a369619e405cadfa308"> 3226</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a52633f3035630083ae23160e4f2530bc"> 3227</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a031150e7535cd3bf6a33b28545978afc"> 3228</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span> </div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="comment">/*</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span><span class="comment"> * ERR_CRC_MATCH_VC6 (RC)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="comment"> *</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment"> */</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a14517e6631f23de880c3579c2b59b3a6"> 3235</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0edff76943c042a570103bd6fcd25897"> 3236</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adb5eec6ae59cee6b1730278f8b5da41d"> 3237</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span> </div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="comment">/*</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><span class="comment"> * ERR_CRC_MATCH_VC5 (RC)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="comment"> *</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment"> */</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad34da9698aed266dbca41e53c4d7e4bb"> 3244</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a08250396fa536874ca5140b778e5e812"> 3245</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2d189b586958d2a2f3f2a685da526e79"> 3246</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span> </div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="comment">/*</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment"> * ERR_CRC_MATCH_VC4 (RC)</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment"> *</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="comment"> */</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0d58cab8b2d11c5c2e37dc5026fd578a"> 3253</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6f39e32b18de9d3ef6d82e286894d511"> 3254</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a06067aab3811a7431f38cfdb157ffbed"> 3255</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span> </div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment">/*</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment"> * ERR_CRC_MATCH_VC3 (RC)</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment"> *</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment"> */</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2510f8ab76676c7c10319855df224890"> 3262</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aea71204c1b498940434563773af74d4c"> 3263</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abf2297609579f5b4fb37e818ae3f370e"> 3264</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span> </div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="comment">/*</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment"> * ERR_CRC_MATCH_VC2 (RC)</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment"> *</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment"> */</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a13f19cb17956eceb3c8c632fb64f607a"> 3271</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a13c42f08fd63b17e1f9b14069a35ecb0"> 3272</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acc51283525b548b50163aa6e378f2b59"> 3273</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span> </div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="comment">/*</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment"> * ERR_CRC_MATCH_VC1 (RC)</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="comment"> *</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="comment"> */</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a34c0737983dc60429e556621adf99e63"> 3280</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa638eb8e327e3b32a0ed982ec5e9dc0b"> 3281</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9513ee4762d8c8be7ea5f9551b706f21"> 3282</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span> </div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="comment">/*</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="comment"> * ERR_CRC_MATCH_VC0 (RC)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="comment"> *</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="comment"> */</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4955e5a5d34d6abbbe4a89ab3c01dd02"> 3289</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac438157936b5cf61ef541080ee927946"> 3290</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae63d35d7b7f5b0dac03b31637c91ceb6"> 3291</a></span><span class="preprocessor">#define MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_ST_PLD_CRC_FRAME_FATAL_ERR_CRC_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span> </div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment">/* Bitfield definition for register: INT_MSK_PLD_CRC_FRAME_FATAL */</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">/*</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC15 (RW)</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="comment"> *</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="comment"> */</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a72a769dcd7c3acd52bb512dc2995be14"> 3299</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af237f842dc316ee6c9fc524a3652afdb"> 3300</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7a447549dcbb8e2ac9cd16d0f5c0b061"> 3301</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC15_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC15_MASK)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adb092e9dad62a634e04a3e7444949f36"> 3302</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span> </div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment">/*</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC14 (RW)</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment"> *</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="comment"> */</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a69cc0038a17a9f6d7d34739d58353f08"> 3309</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a30d2360619d4c2a6134495206a463b4a"> 3310</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad2838265028b0be0668d1356db344a96"> 3311</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC14_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC14_MASK)</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4c31b431e820d864cb2390ba9aed423b"> 3312</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span> </div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="comment">/*</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC13 (RW)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="comment"> *</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span><span class="comment"> */</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aecc50985ad2f6f95bae6d859692b2dd1"> 3319</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8368d3304f17864b744b2c3773551721"> 3320</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a804efff44428e1cfb17c4bffcf4feee2"> 3321</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC13_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC13_MASK)</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3e55ba2ad48b70de22826801e5020fa7"> 3322</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span> </div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="comment">/*</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC12 (RW)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment"> *</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment"> */</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad3ed4c81f6e321e911401f3b3c5bbda1"> 3329</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9bef912059f3b051b01064c8b7c4c4fd"> 3330</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aae688eb9e7c036de955b3a2105126ca2"> 3331</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC12_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC12_MASK)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac06fe6ca3a31b0f0b40117a9adb6c55f"> 3332</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span> </div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="comment">/*</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC11 (RW)</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment"> *</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="comment"> */</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6e47832eb4a282131c29e060b6287ae6"> 3339</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad3d308db9d6e224c1a424fe1ceb56e79"> 3340</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e9c055b726beb1177b95e78a59e37a3"> 3341</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC11_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC11_MASK)</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa916b0f637df234b49d53e888f6c47cd"> 3342</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span> </div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="comment">/*</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC10 (RW)</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment"> *</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment"> */</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0c0f71dcad479ef87acf7d0b47da5ddd"> 3349</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2c1117e92896fa48f4ebc86da855ccc8"> 3350</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a745b86dd65de093d17f641a8f7613c77"> 3351</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC10_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC10_MASK)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a693b0d6456251b5b51d031a0a4d22752"> 3352</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span> </div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="comment">/*</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC9 (RW)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment"> *</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment"> */</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa674c3fd2be965a0e6d240de5f4a4738"> 3359</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4964203f1c9e6500c1b4984fce3025de"> 3360</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5d00ec45bcd485b75f075099d203d3c7"> 3361</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC9_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC9_MASK)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abe207e07cdb0281d604b3867a2303270"> 3362</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span> </div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="comment">/*</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC8 (RW)</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment"> *</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment"> */</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab558fd3fca0f886843d887503a7f5f56"> 3369</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae3bec597c95b1c5d5dd5d37cb12ff5f4"> 3370</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a884a23fe2c822882736d44c5a67cba06"> 3371</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC8_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC8_MASK)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a556ad20492c79adc70936ba63c4936dc"> 3372</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span> </div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment">/*</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC7 (RW)</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment"> *</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="comment"> */</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9a94e1781eda20e25261ba5b0e784a52"> 3379</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a59aa5c445d95d0b9632326a6798eb72d"> 3380</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afb1c49b55cf84e6df5a3f7520ade467f"> 3381</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC7_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC7_MASK)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad12d643bb7a3ff0b11a0951d0525b9f6"> 3382</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span> </div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="comment">/*</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC6 (RW)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="comment"> *</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="comment"> */</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a422f6ba2a9d7b00fbda22414ba6da57c"> 3389</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a99b6bbf57143b9c4ca7f0905cf189219"> 3390</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4ad67fb8954c4bbaea45e93f7b2fc7c2"> 3391</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC6_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC6_MASK)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a35d53ce1d66b863b0e33a40093679193"> 3392</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span> </div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment">/*</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC5 (RW)</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment"> *</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="comment"> */</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5c0039167cd4e515dc4f151c13cc44b9"> 3399</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3599aae0a81b49a15b4bc3b02b60033d"> 3400</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa5eee38cd9c389bbdad9c998eb362689"> 3401</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC5_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC5_MASK)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a21111f592c528520c9677d775e259657"> 3402</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span> </div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment">/*</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC4 (RW)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span><span class="comment"> *</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="comment"> */</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abe916d5be0ac4e6802aea9dbfbd2f632"> 3409</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5f2966ababaee7ea0f0b763d4bcab11a"> 3410</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6f6d92c6ad1ae2ce51a8efd8b9761830"> 3411</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC4_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC4_MASK)</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a66ab07c0dd07a562c244c84c9705637c"> 3412</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span> </div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="comment">/*</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC3 (RW)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span><span class="comment"> *</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment"> */</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab4051c63a6807e3e18257155cb09c2b6"> 3419</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac97d3077791870c1a87c02ca01854aa0"> 3420</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a435857efe22113f8278a4f25cb3d5c46"> 3421</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC3_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC3_MASK)</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#af8e40e496228a03a07e4d46784d84880"> 3422</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span> </div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="comment">/*</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC2 (RW)</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="comment"> *</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="comment"> */</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8ff4a458581e00314f94d51a0675f5cf"> 3429</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#afce5328f3f8bdaca284044e401795fd2"> 3430</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a087df0ad330729bfb0a05d7dd3962dab"> 3431</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC2_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC2_MASK)</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a63425d28263414da106b0accfe629e69"> 3432</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span> </div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment">/*</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC1 (RW)</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment"> *</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment"> */</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4f54332f9b815d09affa1d6b1e407d51"> 3439</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ac57ee5f1ec2bb4b541af986b1b52b329"> 3440</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a77880b4515da8bd6f6f2dbec05c78ad3"> 3441</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC1_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC1_MASK)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6bf825d8cc75c63040e5f9f885e5fce2"> 3442</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span> </div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment">/*</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment"> * MSK_ERR_CRC_MATCH_VC0 (RW)</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="comment"> *</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span><span class="comment"> */</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4d39b788e782bdd7794c163e28546ace"> 3449</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8a553e690bc3b0bd611ac74e2ba50644"> 3450</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#abb804bc1db63a2697afb9ff52a2eb6ac"> 3451</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC0_SHIFT) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC0_MASK)</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a85aa7494f08ed638f03c4c3e8ddd999e"> 3452</a></span><span class="preprocessor">#define MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_MSK_PLD_CRC_FRAME_FATAL_MSK_ERR_CRC_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span> </div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span><span class="comment">/* Bitfield definition for register: INT_FORCE_PLD_CRC_FRAME_FATAL */</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span><span class="comment">/*</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC15 (RW)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="comment"> *</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="comment"> * error matching frame start with frame end for virtual channel 15</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment"> */</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a843ae28c5cdb08c9554150177973393e"> 3460</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC15_MASK (0x8000U)</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6d369945f8a26b388daeb45dbdcfd67f"> 3461</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC15_SHIFT (15U)</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa5576c9f43066bc8f33be017b7f21457"> 3462</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC15_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC15_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC15_MASK)</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab0974eebe7c56e4e0123019250ea1cb0"> 3463</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC15_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC15_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC15_SHIFT)</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span> </div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="comment">/*</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC14 (RW)</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="comment"> *</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment"> * error matching frame start with frame end for virtual channel 14</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="comment"> */</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a804a38a31072fd00a95483c3a871a44c"> 3470</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC14_MASK (0x4000U)</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aba89f1d9f845fbdd569491bff86f4d08"> 3471</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC14_SHIFT (14U)</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4e0edefde3435d0d14b31472da366efc"> 3472</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC14_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC14_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC14_MASK)</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3eccbbeb8aa2e375494413b1bb9a5891"> 3473</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC14_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC14_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC14_SHIFT)</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span> </div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span><span class="comment">/*</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC13 (RW)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="comment"> *</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="comment"> * error matching frame start with frame end for virtual channel 13</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment"> */</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a617e59012f7d1e9f9e1014eff7524f72"> 3480</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC13_MASK (0x2000U)</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a071af0954b128d9eb90911c30041fc9c"> 3481</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC13_SHIFT (13U)</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0ee4464ce4cf485e7b50fb54f686946f"> 3482</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC13_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC13_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC13_MASK)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a853c30be6e4e466af2b9c7a809a81f12"> 3483</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC13_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC13_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC13_SHIFT)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span> </div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span><span class="comment">/*</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC12 (RW)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="comment"> *</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment"> * error matching frame start with frame end for virtual channel 12</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment"> */</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aaaf2ec2f306b56866951a5b2ec73af9f"> 3490</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC12_MASK (0x1000U)</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a3e8a0d89eea594c32342f1bfb48aae37"> 3491</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC12_SHIFT (12U)</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a2869216158de4f56e60388800d42103e"> 3492</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC12_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC12_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC12_MASK)</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9cee02eb46f8419148d2143e6df67fe0"> 3493</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC12_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC12_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC12_SHIFT)</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span> </div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span><span class="comment">/*</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC11 (RW)</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="comment"> *</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="comment"> * error matching frame start with frame end for virtual channel 11</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment"> */</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acc3d883e75d71b3aea1363d9b3cf7cd8"> 3500</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC11_MASK (0x800U)</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa798870469d1776fb4e845726d70419f"> 3501</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC11_SHIFT (11U)</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a96d76cdf384e8fad602cb33ae105a86f"> 3502</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC11_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC11_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC11_MASK)</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ade4b50334850ebed637c3e02cc3c8f62"> 3503</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC11_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC11_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC11_SHIFT)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span> </div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span><span class="comment">/*</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC10 (RW)</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="comment"> *</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment"> * error matching frame start with frame end for virtual channel 10</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="comment"> */</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9a8715b0199c03e02d7f4779efd1ed69"> 3510</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC10_MASK (0x400U)</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ab4c83995daac52ac4781c5a619a4b56f"> 3511</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC10_SHIFT (10U)</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a1e73b8bb901a77d33b85996eed05db43"> 3512</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC10_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC10_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC10_MASK)</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae2e82213cfbbd515ba4a10e15e618442"> 3513</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC10_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC10_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC10_SHIFT)</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span> </div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment">/*</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC9 (RW)</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="comment"> *</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="comment"> * error matching frame start with frame end for virtual channel 9</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span><span class="comment"> */</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a546acfd7b3f0b533e2159c54065334cf"> 3520</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC9_MASK (0x200U)</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#adfa5c0fdbb68a89bc16c57f219375009"> 3521</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC9_SHIFT (9U)</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a6126723a0b11055e81382c0ca01e8024"> 3522</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC9_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC9_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC9_MASK)</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a12be6b53bbb8b1e458c163f10dfee4e4"> 3523</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC9_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC9_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC9_SHIFT)</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span> </div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment">/*</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC8 (RW)</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="comment"> *</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="comment"> * error matching frame start with frame end for virtual channel 8</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="comment"> */</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7b30ffdc3aae8499374427d8622440d7"> 3530</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC8_MASK (0x100U)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a38b6630186042883d2470a1f42c48b68"> 3531</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC8_SHIFT (8U)</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a7964d2cd9882e77e8c881ee1dd3e1a55"> 3532</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC8_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC8_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC8_MASK)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aad320db7a506704bb6fc03839b826c49"> 3533</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC8_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC8_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC8_SHIFT)</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span> </div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment">/*</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC7 (RW)</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment"> *</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="comment"> * error matching frame start with frame end for virtual channel 7</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="comment"> */</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a29b15e6be42572d1399d626264a9229d"> 3540</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC7_MASK (0x80U)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a388b7dcfeac84fa0cc24296409d12c69"> 3541</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC7_SHIFT (7U)</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a47c46897d55c8d3d38815753c2c7f484"> 3542</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC7_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC7_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC7_MASK)</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a77f07e239a4933bab4349f389ff0c346"> 3543</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC7_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC7_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC7_SHIFT)</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span> </div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="comment">/*</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC6 (RW)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span><span class="comment"> *</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment"> * error matching frame start with frame end for virtual channel 6</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment"> */</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9e28070a1e58096fea0a48871c484908"> 3550</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC6_MASK (0x40U)</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9d1aad08adbb39a542ce8c7723043733"> 3551</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC6_SHIFT (6U)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8921c9235c2e8bffd92bdd048b7a2f9e"> 3552</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC6_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC6_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC6_MASK)</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a33ad24958bb0313339b60a5636c4bd9b"> 3553</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC6_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC6_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC6_SHIFT)</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span> </div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span><span class="comment">/*</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC5 (RW)</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="comment"> *</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="comment"> * error matching frame start with frame end for virtual channel 5</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment"> */</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a77459b1a78bf4a297724190fc4d5dffa"> 3560</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC5_MASK (0x20U)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad648a2d787ffe067be9ecf07ce4bab2b"> 3561</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC5_SHIFT (5U)</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae32a2877e290f3e9d126f9418219b9cc"> 3562</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC5_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC5_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC5_MASK)</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#acf164de610a3c73851cf9a6642d7742f"> 3563</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC5_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC5_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC5_SHIFT)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span> </div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span><span class="comment">/*</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC4 (RW)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="comment"> *</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="comment"> * error matching frame start with frame end for virtual channel 4</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment"> */</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0af910a713106ffe421171b0759cd3c2"> 3570</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC4_MASK (0x10U)</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4d1e334c44447b3b2eb417c07684a44b"> 3571</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC4_SHIFT (4U)</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aee81fd6ffe8db32facb746e35a0f09c1"> 3572</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC4_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC4_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC4_MASK)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a713d508f3499de83fcaa3ad96cec5b0c"> 3573</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC4_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC4_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC4_SHIFT)</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span> </div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><span class="comment">/*</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC3 (RW)</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="comment"> *</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="comment"> * error matching frame start with frame end for virtual channel 3</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="comment"> */</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a727718118e1765d32f432b0a231b5dd1"> 3580</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC3_MASK (0x8U)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a953873f045c0595098fa1680eb4ba1c9"> 3581</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC3_SHIFT (3U)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8104adedcaab49fb5d03c8b61ba01d6b"> 3582</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC3_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC3_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC3_MASK)</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a92a33c7860f4091e33597bb5ae8e129b"> 3583</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC3_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC3_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC3_SHIFT)</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span> </div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment">/*</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC2 (RW)</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="comment"> *</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="comment"> * error matching frame start with frame end for virtual channel 2</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="comment"> */</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ae815e26f1c0c6052aff08441352d0b74"> 3590</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC2_MASK (0x4U)</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a06f8184d81fab56fb194b085fddaea9b"> 3591</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC2_SHIFT (2U)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a0c0a011440fa0ad400d755e04f095f9e"> 3592</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC2_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC2_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC2_MASK)</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a4fa4bb76f6fce5c130523361391f789d"> 3593</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC2_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC2_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC2_SHIFT)</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span> </div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment">/*</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC1 (RW)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="comment"> *</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="comment"> * error matching frame start with frame end for virtual channel 1</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="comment"> */</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#aa4118bc5418dcf3c8f47028672c12647"> 3600</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC1_MASK (0x2U)</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a8425534a5b91a1ff4d0cce25a4fce07c"> 3601</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC1_SHIFT (1U)</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad855420ee4d4954823cd44182527a2b9"> 3602</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC1_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC1_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC1_MASK)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#ad606760d618f7631cb248a46979e29e8"> 3603</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC1_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC1_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC1_SHIFT)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span> </div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="comment">/*</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span><span class="comment"> * FORCE_ERR_CRC_MATCH_VC0 (RW)</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span><span class="comment"> *</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span><span class="comment"> * error matching frame start with frame end for virtual channel 0</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span><span class="comment"> */</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a56465328fe5cf72a2b0893596ba3aede"> 3610</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC0_MASK (0x1U)</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a9e22ac6c03cc284a9c832e0b084fabc5"> 3611</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC0_SHIFT (0U)</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a925dc1286010151d404686bba05b9a93"> 3612</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC0_SET(x) (((uint32_t)(x) &lt;&lt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC0_SHIFT) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC0_MASK)</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="hpm__mipi__csi__regs_8h.html#a5a554795692c3399fecaccf22b3d762a"> 3613</a></span><span class="preprocessor">#define MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC0_GET(x) (((uint32_t)(x) &amp; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC0_MASK) &gt;&gt; MIPI_CSI_INT_FORCE_PLD_CRC_FRAME_FATAL_FORCE_ERR_CRC_MATCH_VC0_SHIFT)</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span> </div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span> </div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span> </div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span> </div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_MIPI_CSI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructMIPI__CSI__Type_html"><div class="ttname"><a href="structMIPI__CSI__Type.html">MIPI_CSI_Type</a></div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:12</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a016ebd186b431cdab376c1717e6566b3"><div class="ttname"><a href="structMIPI__CSI__Type.html#a016ebd186b431cdab376c1717e6566b3">MIPI_CSI_Type::RESERVED3</a></div><div class="ttdeci">__R uint8_t RESERVED3[8]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:36</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a02d8a8b6e2640dbb3c5d96fc381b160b"><div class="ttname"><a href="structMIPI__CSI__Type.html#a02d8a8b6e2640dbb3c5d96fc381b160b">MIPI_CSI_Type::INT_MSK_PLD_CRC_FRAME_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_MSK_PLD_CRC_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:83</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a03ff6a1b4c137f0e7726149bc9d5cf31"><div class="ttname"><a href="structMIPI__CSI__Type.html#a03ff6a1b4c137f0e7726149bc9d5cf31">MIPI_CSI_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[16]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:21</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a0593597f450e6bbaff6a80d04632d7af"><div class="ttname"><a href="structMIPI__CSI__Type.html#a0593597f450e6bbaff6a80d04632d7af">MIPI_CSI_Type::IPI_MEM_FLASH</a></div><div class="ttdeci">__RW uint32_t IPI_MEM_FLASH</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:30</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a09da66afe4b3fdf3944882afc46084a0"><div class="ttname"><a href="structMIPI__CSI__Type.html#a09da66afe4b3fdf3944882afc46084a0">MIPI_CSI_Type::RESERVED13</a></div><div class="ttdeci">__R uint8_t RESERVED13[4]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:77</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a12b7d67ecd7462cc68039b659bcb8049"><div class="ttname"><a href="structMIPI__CSI__Type.html#a12b7d67ecd7462cc68039b659bcb8049">MIPI_CSI_Type::IPI_HSA_TIME</a></div><div class="ttdeci">__RW uint32_t IPI_HSA_TIME</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:31</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a1939313b4a40adafeff8c4da146f86be"><div class="ttname"><a href="structMIPI__CSI__Type.html#a1939313b4a40adafeff8c4da146f86be">MIPI_CSI_Type::IPI_VFP_LINES</a></div><div class="ttdeci">__RW uint32_t IPI_VFP_LINES</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:40</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a1ed51260aed426a30808cbaebf4b19dc"><div class="ttname"><a href="structMIPI__CSI__Type.html#a1ed51260aed426a30808cbaebf4b19dc">MIPI_CSI_Type::INT_ST_AP_GENERIC</a></div><div class="ttdeci">__R uint32_t INT_ST_AP_GENERIC</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:62</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a2006c7429429ee68e28b22d026242d29"><div class="ttname"><a href="structMIPI__CSI__Type.html#a2006c7429429ee68e28b22d026242d29">MIPI_CSI_Type::RESERVED11</a></div><div class="ttdeci">__R uint8_t RESERVED11[228]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:69</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a201ea583458aaeda4a476f6a8b52df12"><div class="ttname"><a href="structMIPI__CSI__Type.html#a201ea583458aaeda4a476f6a8b52df12">MIPI_CSI_Type::INT_MSK_IPI_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_MSK_IPI_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:59</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a2055c55ae1b50c23132a4fe48583e336"><div class="ttname"><a href="structMIPI__CSI__Type.html#a2055c55ae1b50c23132a4fe48583e336">MIPI_CSI_Type::INT_MSK_SEQ_FRAME_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_MSK_SEQ_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:75</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a207decf1695c7acf65a56897a0d25681"><div class="ttname"><a href="structMIPI__CSI__Type.html#a207decf1695c7acf65a56897a0d25681">MIPI_CSI_Type::CSI2_RESETN</a></div><div class="ttdeci">__RW uint32_t CSI2_RESETN</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:15</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a21f26965fd7fbf472e59aacb944c72df"><div class="ttname"><a href="structMIPI__CSI__Type.html#a21f26965fd7fbf472e59aacb944c72df">MIPI_CSI_Type::INT_FORCE_SEQ_FRAME_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_SEQ_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:76</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a26e4d2f897deee1f001895b69d93156e"><div class="ttname"><a href="structMIPI__CSI__Type.html#a26e4d2f897deee1f001895b69d93156e">MIPI_CSI_Type::INT_ST_PLD_CRC_FRAME_FATAL</a></div><div class="ttdeci">__R uint32_t INT_ST_PLD_CRC_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:82</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a2cd1e72c524410128aa40cb54fd1dd14"><div class="ttname"><a href="structMIPI__CSI__Type.html#a2cd1e72c524410128aa40cb54fd1dd14">MIPI_CSI_Type::PHY_CAL</a></div><div class="ttdeci">__R uint32_t PHY_CAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:44</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a2fd9dc1008d94a7a71d2e47496f5413b"><div class="ttname"><a href="structMIPI__CSI__Type.html#a2fd9dc1008d94a7a71d2e47496f5413b">MIPI_CSI_Type::IPI_HBP_TIME</a></div><div class="ttdeci">__RW uint32_t IPI_HBP_TIME</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:32</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a308deb2500bd717c9453c02623149f54"><div class="ttname"><a href="structMIPI__CSI__Type.html#a308deb2500bd717c9453c02623149f54">MIPI_CSI_Type::IPI_VACTIVE_LINES</a></div><div class="ttdeci">__RW uint32_t IPI_VACTIVE_LINES</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:41</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a348bcd711305d362ac81a6b63e87b181"><div class="ttname"><a href="structMIPI__CSI__Type.html#a348bcd711305d362ac81a6b63e87b181">MIPI_CSI_Type::INT_MSK_AP_IPI_FATAL</a></div><div class="ttdeci">__R uint32_t INT_MSK_AP_IPI_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:67</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a368fbb5a28b25e8d887ac01530214aa7"><div class="ttname"><a href="structMIPI__CSI__Type.html#a368fbb5a28b25e8d887ac01530214aa7">MIPI_CSI_Type::INT_FORCE_BNDRY_FRAME_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_BNDRY_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:72</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a39b518e0c5fd91d8b85f1ef5eac077c9"><div class="ttname"><a href="structMIPI__CSI__Type.html#a39b518e0c5fd91d8b85f1ef5eac077c9">MIPI_CSI_Type::INT_FORCE_AP_GENERIC</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_AP_GENERIC</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:64</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a3a4e16c54442a8d9f2006295f99e93c7"><div class="ttname"><a href="structMIPI__CSI__Type.html#a3a4e16c54442a8d9f2006295f99e93c7">MIPI_CSI_Type::IPI_DATA_TYPE</a></div><div class="ttdeci">__RW uint32_t IPI_DATA_TYPE</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:29</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a42a91b609f0a7704bcfa6307e7a83b70"><div class="ttname"><a href="structMIPI__CSI__Type.html#a42a91b609f0a7704bcfa6307e7a83b70">MIPI_CSI_Type::INT_MSK_BNDRY_FRAME_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_MSK_BNDRY_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:71</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a49d664588512f82bdce7d712966dc0a8"><div class="ttname"><a href="structMIPI__CSI__Type.html#a49d664588512f82bdce7d712966dc0a8">MIPI_CSI_Type::PHY_STOPSTATE</a></div><div class="ttdeci">__R uint32_t PHY_STOPSTATE</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:25</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a4c2e2fcd26d7e638cb4dc1acc8057450"><div class="ttname"><a href="structMIPI__CSI__Type.html#a4c2e2fcd26d7e638cb4dc1acc8057450">MIPI_CSI_Type::INT_ST_IPI_FATAL</a></div><div class="ttdeci">__R uint32_t INT_ST_IPI_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:58</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a50ae4de58fddb1a9e8208a66931148a4"><div class="ttname"><a href="structMIPI__CSI__Type.html#a50ae4de58fddb1a9e8208a66931148a4">MIPI_CSI_Type::RESERVED7</a></div><div class="ttdeci">__R uint8_t RESERVED7[20]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:53</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a553e98a44b2befe84010a952384caef5"><div class="ttname"><a href="structMIPI__CSI__Type.html#a553e98a44b2befe84010a952384caef5">MIPI_CSI_Type::RESERVED14</a></div><div class="ttdeci">__R uint8_t RESERVED14[4]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:81</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a591fd85de84ff4d4eaa84565c8044eda"><div class="ttname"><a href="structMIPI__CSI__Type.html#a591fd85de84ff4d4eaa84565c8044eda">MIPI_CSI_Type::IPI_VBP_LINES</a></div><div class="ttdeci">__RW uint32_t IPI_VBP_LINES</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:39</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a5be4595a66c74e33889811d3e58efa0e"><div class="ttname"><a href="structMIPI__CSI__Type.html#a5be4595a66c74e33889811d3e58efa0e">MIPI_CSI_Type::RESERVED5</a></div><div class="ttdeci">__R uint8_t RESERVED5[16]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:45</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a5c2044f62543a51cf695406e3264770a"><div class="ttname"><a href="structMIPI__CSI__Type.html#a5c2044f62543a51cf695406e3264770a">MIPI_CSI_Type::INT_ST_CRC_FRAME_FATAL</a></div><div class="ttdeci">__R uint32_t INT_ST_CRC_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:78</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a5dc918a783fcef1b4b2c6635d8a2a566"><div class="ttname"><a href="structMIPI__CSI__Type.html#a5dc918a783fcef1b4b2c6635d8a2a566">MIPI_CSI_Type::INT_MSK_AP_GENERIC</a></div><div class="ttdeci">__RW uint32_t INT_MSK_AP_GENERIC</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:63</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a604bce34aa7b68a9256c5b15d689d7f6"><div class="ttname"><a href="structMIPI__CSI__Type.html#a604bce34aa7b68a9256c5b15d689d7f6">MIPI_CSI_Type::INT_ST_SEQ_FRAME_FATAL</a></div><div class="ttdeci">__R uint32_t INT_ST_SEQ_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:74</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a6227ee086878c5988558835150685485"><div class="ttname"><a href="structMIPI__CSI__Type.html#a6227ee086878c5988558835150685485">MIPI_CSI_Type::PHY_RX</a></div><div class="ttdeci">__R uint32_t PHY_RX</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:24</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a69bd535d0e0ad527b9e4051d0dcc451f"><div class="ttname"><a href="structMIPI__CSI__Type.html#a69bd535d0e0ad527b9e4051d0dcc451f">MIPI_CSI_Type::INT_FORCE_AP_IPI_FATAL</a></div><div class="ttdeci">__R uint32_t INT_FORCE_AP_IPI_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:68</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a6e738326f59bb8ca0c35fb12f403dfdc"><div class="ttname"><a href="structMIPI__CSI__Type.html#a6e738326f59bb8ca0c35fb12f403dfdc">MIPI_CSI_Type::INT_MSK_PHY_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_MSK_PHY_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:47</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a7071cc79eac3deeb22e46806f7e708c5"><div class="ttname"><a href="structMIPI__CSI__Type.html#a7071cc79eac3deeb22e46806f7e708c5">MIPI_CSI_Type::IPI_HLINE_TIME</a></div><div class="ttdeci">__RW uint32_t IPI_HLINE_TIME</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:34</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a731cc08610b8683d5563204fb6a351e6"><div class="ttname"><a href="structMIPI__CSI__Type.html#a731cc08610b8683d5563204fb6a351e6">MIPI_CSI_Type::INT_FORCE_CRC_FRAME_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_CRC_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:80</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a7ad1f3d614a6bb91dff82c3272751478"><div class="ttname"><a href="structMIPI__CSI__Type.html#a7ad1f3d614a6bb91dff82c3272751478">MIPI_CSI_Type::INT_FORCE_PLD_CRC_FRAME_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_PLD_CRC_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:84</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a7fe4e5d894e82d8658835b29c8cc7b08"><div class="ttname"><a href="structMIPI__CSI__Type.html#a7fe4e5d894e82d8658835b29c8cc7b08">MIPI_CSI_Type::RESERVED6</a></div><div class="ttdeci">__R uint8_t RESERVED6[4]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:49</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a80b011cfb7c5055b800d512e176ffdf4"><div class="ttname"><a href="structMIPI__CSI__Type.html#a80b011cfb7c5055b800d512e176ffdf4">MIPI_CSI_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[20]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:19</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a8673baf2e6251d3f6a05408783cee702"><div class="ttname"><a href="structMIPI__CSI__Type.html#a8673baf2e6251d3f6a05408783cee702">MIPI_CSI_Type::INT_ST_MAIN</a></div><div class="ttdeci">__R uint32_t INT_ST_MAIN</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:16</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a873102f08eedf44e9f4e2fa197f151e6"><div class="ttname"><a href="structMIPI__CSI__Type.html#a873102f08eedf44e9f4e2fa197f151e6">MIPI_CSI_Type::INT_FORCE_PHY_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_PHY_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:48</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a88f1df1daf36b8f1d8fd0f33f0734363"><div class="ttname"><a href="structMIPI__CSI__Type.html#a88f1df1daf36b8f1d8fd0f33f0734363">MIPI_CSI_Type::INT_ST_PKT_FATAL</a></div><div class="ttdeci">__R uint32_t INT_ST_PKT_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:50</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a89ad1fbed2b77cf34644c140fc420669"><div class="ttname"><a href="structMIPI__CSI__Type.html#a89ad1fbed2b77cf34644c140fc420669">MIPI_CSI_Type::DPHY_RSTZ</a></div><div class="ttdeci">__RW uint32_t DPHY_RSTZ</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:23</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a902942fa0ce102819eaec8968d556564"><div class="ttname"><a href="structMIPI__CSI__Type.html#a902942fa0ce102819eaec8968d556564">MIPI_CSI_Type::INT_ST_BNDRY_FRAME_FATAL</a></div><div class="ttdeci">__R uint32_t INT_ST_BNDRY_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:70</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a933627b7048c9f1f43ac534b09b126fd"><div class="ttname"><a href="structMIPI__CSI__Type.html#a933627b7048c9f1f43ac534b09b126fd">MIPI_CSI_Type::VC_EXTENSION</a></div><div class="ttdeci">__RW uint32_t VC_EXTENSION</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:43</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_a9bdf3230454291ad959b32be664205fa"><div class="ttname"><a href="structMIPI__CSI__Type.html#a9bdf3230454291ad959b32be664205fa">MIPI_CSI_Type::RESERVED12</a></div><div class="ttdeci">__R uint8_t RESERVED12[4]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:73</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_aa10c23fd4e9c051ea46bb9896c3b1043"><div class="ttname"><a href="structMIPI__CSI__Type.html#aa10c23fd4e9c051ea46bb9896c3b1043">MIPI_CSI_Type::RESERVED9</a></div><div class="ttdeci">__R uint8_t RESERVED9[52]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:61</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_aa498711f796d2eb14e9b4057fbf7f8c7"><div class="ttname"><a href="structMIPI__CSI__Type.html#aa498711f796d2eb14e9b4057fbf7f8c7">MIPI_CSI_Type::INT_FORCE_PKT_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_PKT_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:52</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_aa5a169e6081a8b59f13012ce11027e61"><div class="ttname"><a href="structMIPI__CSI__Type.html#aa5a169e6081a8b59f13012ce11027e61">MIPI_CSI_Type::IPI_HSD_TIME</a></div><div class="ttdeci">__RW uint32_t IPI_HSD_TIME</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:33</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_aabc2ee33c5fb0bff4f3d9f39bfc8819c"><div class="ttname"><a href="structMIPI__CSI__Type.html#aabc2ee33c5fb0bff4f3d9f39bfc8819c">MIPI_CSI_Type::PHY_SHUTDOWNZ</a></div><div class="ttdeci">__RW uint32_t PHY_SHUTDOWNZ</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:22</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_aacdeec15b43b6b345c4de6a1bde8f7ac"><div class="ttname"><a href="structMIPI__CSI__Type.html#aacdeec15b43b6b345c4de6a1bde8f7ac">MIPI_CSI_Type::RESERVED4</a></div><div class="ttdeci">__R uint8_t RESERVED4[8]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:42</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_aad0b41594038c7aa78bd2c57aae87a04"><div class="ttname"><a href="structMIPI__CSI__Type.html#aad0b41594038c7aa78bd2c57aae87a04">MIPI_CSI_Type::INT_MSK_CRC_FRAME_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_MSK_CRC_FRAME_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:79</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_aad7854f2d50fa712567470316c2b16b7"><div class="ttname"><a href="structMIPI__CSI__Type.html#aad7854f2d50fa712567470316c2b16b7">MIPI_CSI_Type::INT_FORCE_PHY</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_PHY</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:56</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ab3e096be7df2ce613ffd2c9af3721e69"><div class="ttname"><a href="structMIPI__CSI__Type.html#ab3e096be7df2ce613ffd2c9af3721e69">MIPI_CSI_Type::INT_ST_PHY</a></div><div class="ttdeci">__R uint32_t INT_ST_PHY</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:54</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ab6bcee668a080419b550f248a303b0b1"><div class="ttname"><a href="structMIPI__CSI__Type.html#ab6bcee668a080419b550f248a303b0b1">MIPI_CSI_Type::IPI_SOFTRSTN</a></div><div class="ttdeci">__RW uint32_t IPI_SOFTRSTN</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:35</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_abac445c86424596bfa52d66b1edfa417"><div class="ttname"><a href="structMIPI__CSI__Type.html#abac445c86424596bfa52d66b1edfa417">MIPI_CSI_Type::VERSION</a></div><div class="ttdeci">__R uint32_t VERSION</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:13</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_abc26ffee32f3fd5ed99f49dd4c8310b1"><div class="ttname"><a href="structMIPI__CSI__Type.html#abc26ffee32f3fd5ed99f49dd4c8310b1">MIPI_CSI_Type::INT_MSK_PHY</a></div><div class="ttdeci">__RW uint32_t INT_MSK_PHY</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:55</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_abe3fa1c2bf98306843ba5e80b246155b"><div class="ttname"><a href="structMIPI__CSI__Type.html#abe3fa1c2bf98306843ba5e80b246155b">MIPI_CSI_Type::IPI_VSA_LINES</a></div><div class="ttdeci">__RW uint32_t IPI_VSA_LINES</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:38</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_abf5dcf5de88ddf73cd61575130e17ebb"><div class="ttname"><a href="structMIPI__CSI__Type.html#abf5dcf5de88ddf73cd61575130e17ebb">MIPI_CSI_Type::DATA_IDS_2</a></div><div class="ttdeci">__RW uint32_t DATA_IDS_2</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:18</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ac8210f4d96c3d49643a86f5ae39a8ff7"><div class="ttname"><a href="structMIPI__CSI__Type.html#ac8210f4d96c3d49643a86f5ae39a8ff7">MIPI_CSI_Type::RESERVED10</a></div><div class="ttdeci">__R uint8_t RESERVED10[4]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:65</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_acbc320ac56aefd9da85edc61f04c4836"><div class="ttname"><a href="structMIPI__CSI__Type.html#acbc320ac56aefd9da85edc61f04c4836">MIPI_CSI_Type::INT_ST_PHY_FATAL</a></div><div class="ttdeci">__R uint32_t INT_ST_PHY_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:46</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_acc8d89ee4ebf54b403317c558a8b0b8d"><div class="ttname"><a href="structMIPI__CSI__Type.html#acc8d89ee4ebf54b403317c558a8b0b8d">MIPI_CSI_Type::IPI_MODE</a></div><div class="ttdeci">__RW uint32_t IPI_MODE</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:27</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ad09691499a74f00a437fd378c3be4ada"><div class="ttname"><a href="structMIPI__CSI__Type.html#ad09691499a74f00a437fd378c3be4ada">MIPI_CSI_Type::RESERVED2</a></div><div class="ttdeci">__R uint8_t RESERVED2[48]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:26</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ad1e4bb64da88667fa97853ae1367d31e"><div class="ttname"><a href="structMIPI__CSI__Type.html#ad1e4bb64da88667fa97853ae1367d31e">MIPI_CSI_Type::INT_ST_AP_IPI_FATAL</a></div><div class="ttdeci">__R uint32_t INT_ST_AP_IPI_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:66</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ad4f28f0f2c73644cc6c3e8ffb8aa67ca"><div class="ttname"><a href="structMIPI__CSI__Type.html#ad4f28f0f2c73644cc6c3e8ffb8aa67ca">MIPI_CSI_Type::IPI_VCID</a></div><div class="ttdeci">__RW uint32_t IPI_VCID</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:28</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ad5286fd63de15dbc48a1ee963de1e989"><div class="ttname"><a href="structMIPI__CSI__Type.html#ad5286fd63de15dbc48a1ee963de1e989">MIPI_CSI_Type::RESERVED8</a></div><div class="ttdeci">__R uint8_t RESERVED8[36]</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:57</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ad58a1b1994adc1a017e22afa60cc88ff"><div class="ttname"><a href="structMIPI__CSI__Type.html#ad58a1b1994adc1a017e22afa60cc88ff">MIPI_CSI_Type::INT_FORCE_IPI_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_FORCE_IPI_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:60</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_adced6a0363ab4c2e89b4001ce05fae6b"><div class="ttname"><a href="structMIPI__CSI__Type.html#adced6a0363ab4c2e89b4001ce05fae6b">MIPI_CSI_Type::N_LANES</a></div><div class="ttdeci">__RW uint32_t N_LANES</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:14</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ae5ca260f8ed9d876ef653445b58711ee"><div class="ttname"><a href="structMIPI__CSI__Type.html#ae5ca260f8ed9d876ef653445b58711ee">MIPI_CSI_Type::INT_ST_AP_MAIN</a></div><div class="ttdeci">__R uint32_t INT_ST_AP_MAIN</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:20</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_ae7608b75ca6cdb8d463c07e098f84d30"><div class="ttname"><a href="structMIPI__CSI__Type.html#ae7608b75ca6cdb8d463c07e098f84d30">MIPI_CSI_Type::IPI_ADV_FEATURES</a></div><div class="ttdeci">__RW uint32_t IPI_ADV_FEATURES</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:37</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_af01fa0f5998d8efefe6c47419f775009"><div class="ttname"><a href="structMIPI__CSI__Type.html#af01fa0f5998d8efefe6c47419f775009">MIPI_CSI_Type::DATA_IDS_1</a></div><div class="ttdeci">__RW uint32_t DATA_IDS_1</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:17</div></div>
<div class="ttc" id="astructMIPI__CSI__Type_html_afbdbc3f764adc67780b603b26169d581"><div class="ttname"><a href="structMIPI__CSI__Type.html#afbdbc3f764adc67780b603b26169d581">MIPI_CSI_Type::INT_MSK_PKT_FATAL</a></div><div class="ttdeci">__RW uint32_t INT_MSK_PKT_FATAL</div><div class="ttdef"><b>Definition</b> hpm_mipi_csi_regs.h:51</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__mipi__csi__regs_8h.html">hpm_mipi_csi_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:01 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
