{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708537255589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708537255590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 17:40:55 2024 " "Processing started: Wed Feb 21 17:40:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708537255590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708537255590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300 -c PROJ300 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300 -c PROJ300" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708537255590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708537255841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708537255841 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPA_ADD_SUB.sv " "Can't analyze file -- file FPA_ADD_SUB.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708537259691 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPA_ADD_SUB_MK2.sv " "Can't analyze file -- file FPA_ADD_SUB_MK2.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708537259694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpa_add_sub_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpa_add_sub_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPA_ADD_SUB_TB " "Found entity 1: FPA_ADD_SUB_TB" {  } { { "FPA_ADD_SUB_TB.sv" "" { Text "C:/GitHub/PROJ300/Quartus/FPA_ADD_SUB_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708537259716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708537259716 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "errorwarning FPA_ADD_SUB_TB.sv(10) " "Verilog HDL Implicit Net warning at FPA_ADD_SUB_TB.sv(10): created implicit net for \"errorwarning\"" {  } { { "FPA_ADD_SUB_TB.sv" "" { Text "C:/GitHub/PROJ300/Quartus/FPA_ADD_SUB_TB.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708537259718 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "PROJ300 " "Top-level design entity \"PROJ300\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1708537259748 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708537259800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 21 17:40:59 2024 " "Processing ended: Wed Feb 21 17:40:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708537259800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708537259800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708537259800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708537259800 ""}
