<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PSR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PSR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PSR.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_procesador_conectado_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_procesador_conectado_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Unidad_Control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Unidad_Control_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Unidad_Control_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525135146" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525135146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525136207" xil_pn:in_ck="2273981379160861891" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525136206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="MultiPlex.vhd"/>
      <outfile xil_pn:name="PSR.vhd"/>
      <outfile xil_pn:name="PSR_Mod.vhd"/>
      <outfile xil_pn:name="Procesador_conectado.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="TB_Alu.vhd"/>
      <outfile xil_pn:name="TB_MultiPlex.vhd"/>
      <outfile xil_pn:name="TB_PSR_Mod.vhd"/>
      <outfile xil_pn:name="TB_SEU.vhd"/>
      <outfile xil_pn:name="TB_Unidad_Control.vhd"/>
      <outfile xil_pn:name="TB_adder.vhd"/>
      <outfile xil_pn:name="TB_instructionMemory.vhd"/>
      <outfile xil_pn:name="TB_nPc.vhd"/>
      <outfile xil_pn:name="TB_procesador_conectado.vhd"/>
      <outfile xil_pn:name="TB_reg_file.vhd"/>
      <outfile xil_pn:name="Unidad_Control.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="instructionMemory.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="reg_file.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525136211" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5973453816013578292" xil_pn:start_ts="1525136211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525136211" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5746341647978170574" xil_pn:start_ts="1525136211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524806826" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8945058609145129822" xil_pn:start_ts="1524806826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525136211" xil_pn:in_ck="2273981379160861891" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525136211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="MultiPlex.vhd"/>
      <outfile xil_pn:name="PSR.vhd"/>
      <outfile xil_pn:name="PSR_Mod.vhd"/>
      <outfile xil_pn:name="Procesador_conectado.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="TB_Alu.vhd"/>
      <outfile xil_pn:name="TB_MultiPlex.vhd"/>
      <outfile xil_pn:name="TB_PSR_Mod.vhd"/>
      <outfile xil_pn:name="TB_SEU.vhd"/>
      <outfile xil_pn:name="TB_Unidad_Control.vhd"/>
      <outfile xil_pn:name="TB_adder.vhd"/>
      <outfile xil_pn:name="TB_instructionMemory.vhd"/>
      <outfile xil_pn:name="TB_nPc.vhd"/>
      <outfile xil_pn:name="TB_procesador_conectado.vhd"/>
      <outfile xil_pn:name="TB_reg_file.vhd"/>
      <outfile xil_pn:name="Unidad_Control.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="instructionMemory.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="reg_file.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525136220" xil_pn:in_ck="2273981379160861891" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-409350476818339974" xil_pn:start_ts="1525136211">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525136125" xil_pn:in_ck="-9010973435136801591" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4211351906532464210" xil_pn:start_ts="1525136124">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="Unidad_Control_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
